// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Thu Oct 17 12:06:23 2019
// Host        : pudim-flan running 64-bit CentOS Linux release 7.6.1810 (Core)
// Command     : write_verilog -force -mode funcsim
//               /home/vmario/sandbox/iob-soc-e/rtl/ip/axi_interconnect_0/axi_interconnect_0_sim_netlist.v
// Design      : axi_interconnect_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku040-fbva676-1-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "axi_interconnect_0,axi_interconnect_v1_7_13_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_interconnect_v1_7_13_top,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module axi_interconnect_0
   (INTERCONNECT_ACLK,
    INTERCONNECT_ARESETN,
    S00_AXI_ARESET_OUT_N,
    S00_AXI_ACLK,
    S00_AXI_AWID,
    S00_AXI_AWADDR,
    S00_AXI_AWLEN,
    S00_AXI_AWSIZE,
    S00_AXI_AWBURST,
    S00_AXI_AWLOCK,
    S00_AXI_AWCACHE,
    S00_AXI_AWPROT,
    S00_AXI_AWQOS,
    S00_AXI_AWVALID,
    S00_AXI_AWREADY,
    S00_AXI_WDATA,
    S00_AXI_WSTRB,
    S00_AXI_WLAST,
    S00_AXI_WVALID,
    S00_AXI_WREADY,
    S00_AXI_BID,
    S00_AXI_BRESP,
    S00_AXI_BVALID,
    S00_AXI_BREADY,
    S00_AXI_ARID,
    S00_AXI_ARADDR,
    S00_AXI_ARLEN,
    S00_AXI_ARSIZE,
    S00_AXI_ARBURST,
    S00_AXI_ARLOCK,
    S00_AXI_ARCACHE,
    S00_AXI_ARPROT,
    S00_AXI_ARQOS,
    S00_AXI_ARVALID,
    S00_AXI_ARREADY,
    S00_AXI_RID,
    S00_AXI_RDATA,
    S00_AXI_RRESP,
    S00_AXI_RLAST,
    S00_AXI_RVALID,
    S00_AXI_RREADY,
    M00_AXI_ARESET_OUT_N,
    M00_AXI_ACLK,
    M00_AXI_AWID,
    M00_AXI_AWADDR,
    M00_AXI_AWLEN,
    M00_AXI_AWSIZE,
    M00_AXI_AWBURST,
    M00_AXI_AWLOCK,
    M00_AXI_AWCACHE,
    M00_AXI_AWPROT,
    M00_AXI_AWQOS,
    M00_AXI_AWVALID,
    M00_AXI_AWREADY,
    M00_AXI_WDATA,
    M00_AXI_WSTRB,
    M00_AXI_WLAST,
    M00_AXI_WVALID,
    M00_AXI_WREADY,
    M00_AXI_BID,
    M00_AXI_BRESP,
    M00_AXI_BVALID,
    M00_AXI_BREADY,
    M00_AXI_ARID,
    M00_AXI_ARADDR,
    M00_AXI_ARLEN,
    M00_AXI_ARSIZE,
    M00_AXI_ARBURST,
    M00_AXI_ARLOCK,
    M00_AXI_ARCACHE,
    M00_AXI_ARPROT,
    M00_AXI_ARQOS,
    M00_AXI_ARVALID,
    M00_AXI_ARREADY,
    M00_AXI_RID,
    M00_AXI_RDATA,
    M00_AXI_RRESP,
    M00_AXI_RLAST,
    M00_AXI_RVALID,
    M00_AXI_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 INTERCONNECT_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERCONNECT_CLK, FREQ_HZ 100000000, PHASE 0.000" *) input INTERCONNECT_ACLK;
  input INTERCONNECT_ARESETN;
  output S00_AXI_ARESET_OUT_N;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_CLK, FREQ_HZ 100000000, PHASE 0.000" *) input S00_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWID" *) input [0:0]S00_AXI_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWADDR" *) input [31:0]S00_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLEN" *) input [7:0]S00_AXI_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWSIZE" *) input [2:0]S00_AXI_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWBURST" *) input [1:0]S00_AXI_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLOCK" *) input S00_AXI_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWCACHE" *) input [3:0]S00_AXI_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWPROT" *) input [2:0]S00_AXI_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWQOS" *) input [3:0]S00_AXI_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWVALID" *) input S00_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWREADY" *) output S00_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WDATA" *) input [31:0]S00_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WSTRB" *) input [3:0]S00_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WLAST" *) input S00_AXI_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WVALID" *) input S00_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WREADY" *) output S00_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BID" *) output [0:0]S00_AXI_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BRESP" *) output [1:0]S00_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BVALID" *) output S00_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BREADY" *) input S00_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARID" *) input [0:0]S00_AXI_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARADDR" *) input [31:0]S00_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLEN" *) input [7:0]S00_AXI_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARSIZE" *) input [2:0]S00_AXI_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARBURST" *) input [1:0]S00_AXI_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLOCK" *) input S00_AXI_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARCACHE" *) input [3:0]S00_AXI_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARPROT" *) input [2:0]S00_AXI_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARQOS" *) input [3:0]S00_AXI_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARVALID" *) input S00_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARREADY" *) output S00_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RID" *) output [0:0]S00_AXI_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RDATA" *) output [31:0]S00_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RRESP" *) output [1:0]S00_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RLAST" *) output S00_AXI_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RVALID" *) output S00_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_SLAVE_S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input S00_AXI_RREADY;
  output M00_AXI_ARESET_OUT_N;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M00_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_CLK, FREQ_HZ 100000000, PHASE 0.000" *) input M00_AXI_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWID" *) output [3:0]M00_AXI_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWADDR" *) output [31:0]M00_AXI_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLEN" *) output [7:0]M00_AXI_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWSIZE" *) output [2:0]M00_AXI_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWBURST" *) output [1:0]M00_AXI_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLOCK" *) output M00_AXI_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWCACHE" *) output [3:0]M00_AXI_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWPROT" *) output [2:0]M00_AXI_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWQOS" *) output [3:0]M00_AXI_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWVALID" *) output M00_AXI_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWREADY" *) input M00_AXI_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WDATA" *) output [31:0]M00_AXI_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WSTRB" *) output [3:0]M00_AXI_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WLAST" *) output M00_AXI_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WVALID" *) output M00_AXI_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WREADY" *) input M00_AXI_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BID" *) input [3:0]M00_AXI_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BRESP" *) input [1:0]M00_AXI_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BVALID" *) input M00_AXI_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BREADY" *) output M00_AXI_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARID" *) output [3:0]M00_AXI_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARADDR" *) output [31:0]M00_AXI_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLEN" *) output [7:0]M00_AXI_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARSIZE" *) output [2:0]M00_AXI_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARBURST" *) output [1:0]M00_AXI_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLOCK" *) output M00_AXI_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARCACHE" *) output [3:0]M00_AXI_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARPROT" *) output [2:0]M00_AXI_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARQOS" *) output [3:0]M00_AXI_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARVALID" *) output M00_AXI_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARREADY" *) input M00_AXI_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RID" *) input [3:0]M00_AXI_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RDATA" *) input [31:0]M00_AXI_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RRESP" *) input [1:0]M00_AXI_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RLAST" *) input M00_AXI_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RVALID" *) input M00_AXI_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_MASTER_M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output M00_AXI_RREADY;

  wire INTERCONNECT_ACLK;
  wire INTERCONNECT_ARESETN;
  wire M00_AXI_ACLK;
  wire [31:0]M00_AXI_ARADDR;
  wire [1:0]M00_AXI_ARBURST;
  wire [3:0]M00_AXI_ARCACHE;
  wire M00_AXI_ARESET_OUT_N;
  wire [3:0]M00_AXI_ARID;
  wire [7:0]M00_AXI_ARLEN;
  wire M00_AXI_ARLOCK;
  wire [2:0]M00_AXI_ARPROT;
  wire [3:0]M00_AXI_ARQOS;
  wire M00_AXI_ARREADY;
  wire [2:0]M00_AXI_ARSIZE;
  wire M00_AXI_ARVALID;
  wire [31:0]M00_AXI_AWADDR;
  wire [1:0]M00_AXI_AWBURST;
  wire [3:0]M00_AXI_AWCACHE;
  wire [3:0]M00_AXI_AWID;
  wire [7:0]M00_AXI_AWLEN;
  wire M00_AXI_AWLOCK;
  wire [2:0]M00_AXI_AWPROT;
  wire [3:0]M00_AXI_AWQOS;
  wire M00_AXI_AWREADY;
  wire [2:0]M00_AXI_AWSIZE;
  wire M00_AXI_AWVALID;
  wire [3:0]M00_AXI_BID;
  wire M00_AXI_BREADY;
  wire [1:0]M00_AXI_BRESP;
  wire M00_AXI_BVALID;
  wire [31:0]M00_AXI_RDATA;
  wire [3:0]M00_AXI_RID;
  wire M00_AXI_RLAST;
  wire M00_AXI_RREADY;
  wire [1:0]M00_AXI_RRESP;
  wire M00_AXI_RVALID;
  wire [31:0]M00_AXI_WDATA;
  wire M00_AXI_WLAST;
  wire M00_AXI_WREADY;
  wire [3:0]M00_AXI_WSTRB;
  wire M00_AXI_WVALID;
  wire S00_AXI_ACLK;
  wire [31:0]S00_AXI_ARADDR;
  wire [1:0]S00_AXI_ARBURST;
  wire [3:0]S00_AXI_ARCACHE;
  wire S00_AXI_ARESET_OUT_N;
  wire [0:0]S00_AXI_ARID;
  wire [7:0]S00_AXI_ARLEN;
  wire S00_AXI_ARLOCK;
  wire [2:0]S00_AXI_ARPROT;
  wire [3:0]S00_AXI_ARQOS;
  wire S00_AXI_ARREADY;
  wire [2:0]S00_AXI_ARSIZE;
  wire S00_AXI_ARVALID;
  wire [31:0]S00_AXI_AWADDR;
  wire [1:0]S00_AXI_AWBURST;
  wire [3:0]S00_AXI_AWCACHE;
  wire [0:0]S00_AXI_AWID;
  wire [7:0]S00_AXI_AWLEN;
  wire S00_AXI_AWLOCK;
  wire [2:0]S00_AXI_AWPROT;
  wire [3:0]S00_AXI_AWQOS;
  wire S00_AXI_AWREADY;
  wire [2:0]S00_AXI_AWSIZE;
  wire S00_AXI_AWVALID;
  wire [0:0]S00_AXI_BID;
  wire S00_AXI_BREADY;
  wire [1:0]S00_AXI_BRESP;
  wire S00_AXI_BVALID;
  wire [31:0]S00_AXI_RDATA;
  wire [0:0]S00_AXI_RID;
  wire S00_AXI_RLAST;
  wire S00_AXI_RREADY;
  wire [1:0]S00_AXI_RRESP;
  wire S00_AXI_RVALID;
  wire [31:0]S00_AXI_WDATA;
  wire S00_AXI_WLAST;
  wire S00_AXI_WREADY;
  wire [3:0]S00_AXI_WSTRB;
  wire S00_AXI_WVALID;
  wire NLW_inst_S01_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S01_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S01_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S01_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S01_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S01_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S01_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S02_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S02_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S02_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S02_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S02_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S02_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S03_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S03_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S03_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S03_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S03_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S03_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S04_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S04_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S04_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S04_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S04_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S04_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S05_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S05_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S05_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S05_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S05_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S05_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S06_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S06_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S06_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S06_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S06_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S06_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S07_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S07_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S07_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S07_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S07_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S07_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S08_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S08_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S08_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S08_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S08_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S08_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S09_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S09_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S09_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S09_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S09_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S09_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S10_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S10_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S10_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S10_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S10_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S10_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S11_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S11_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S11_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S11_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S11_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S11_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S12_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S12_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S12_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S12_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S12_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S12_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S13_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S13_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S13_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S13_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S13_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S13_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S14_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S14_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S14_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S14_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S14_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S14_AXI_WREADY_UNCONNECTED;
  wire NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED;
  wire NLW_inst_S15_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_S15_AXI_AWREADY_UNCONNECTED;
  wire NLW_inst_S15_AXI_BVALID_UNCONNECTED;
  wire NLW_inst_S15_AXI_RLAST_UNCONNECTED;
  wire NLW_inst_S15_AXI_RVALID_UNCONNECTED;
  wire NLW_inst_S15_AXI_WREADY_UNCONNECTED;
  wire [0:0]NLW_inst_S01_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S01_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S01_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S01_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S01_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S02_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S02_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S02_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S02_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S02_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S03_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S03_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S03_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S03_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S03_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S04_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S04_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S04_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S04_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S04_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S05_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S05_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S05_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S05_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S05_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S06_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S06_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S06_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S06_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S06_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S07_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S07_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S07_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S07_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S07_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S08_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S08_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S08_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S08_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S08_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S09_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S09_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S09_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S09_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S09_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S10_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S10_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S10_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S10_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S10_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S11_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S11_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S11_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S11_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S11_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S12_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S12_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S12_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S12_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S12_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S13_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S13_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S13_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S13_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S13_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S14_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S14_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S14_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S14_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S14_AXI_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_S15_AXI_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S15_AXI_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S15_AXI_RDATA_UNCONNECTED;
  wire [0:0]NLW_inst_S15_AXI_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S15_AXI_RRESP_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_FAMILY = "kintexu" *) 
  (* C_INTERCONNECT_DATA_WIDTH = "32" *) 
  (* C_M00_AXI_ACLK_RATIO = "1:1" *) 
  (* C_M00_AXI_DATA_WIDTH = "32" *) 
  (* C_M00_AXI_IS_ACLK_ASYNC = "1'b1" *) 
  (* C_M00_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_M00_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_M00_AXI_READ_ISSUING = "1" *) 
  (* C_M00_AXI_REGISTER = "1'b0" *) 
  (* C_M00_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_M00_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_M00_AXI_WRITE_ISSUING = "1" *) 
  (* C_NUM_SLAVE_PORTS = "1" *) 
  (* C_S00_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S00_AXI_ARB_PRIORITY = "0" *) 
  (* C_S00_AXI_DATA_WIDTH = "32" *) 
  (* C_S00_AXI_IS_ACLK_ASYNC = "1'b1" *) 
  (* C_S00_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S00_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S00_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S00_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S00_AXI_REGISTER = "1'b0" *) 
  (* C_S00_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S00_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S00_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S01_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S01_AXI_ARB_PRIORITY = "0" *) 
  (* C_S01_AXI_DATA_WIDTH = "32" *) 
  (* C_S01_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S01_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S01_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S01_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S01_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S01_AXI_REGISTER = "1'b0" *) 
  (* C_S01_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S01_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S01_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S02_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S02_AXI_ARB_PRIORITY = "0" *) 
  (* C_S02_AXI_DATA_WIDTH = "32" *) 
  (* C_S02_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S02_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S02_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S02_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S02_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S02_AXI_REGISTER = "1'b0" *) 
  (* C_S02_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S02_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S02_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S03_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S03_AXI_ARB_PRIORITY = "0" *) 
  (* C_S03_AXI_DATA_WIDTH = "32" *) 
  (* C_S03_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S03_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S03_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S03_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S03_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S03_AXI_REGISTER = "1'b0" *) 
  (* C_S03_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S03_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S03_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S04_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S04_AXI_ARB_PRIORITY = "0" *) 
  (* C_S04_AXI_DATA_WIDTH = "32" *) 
  (* C_S04_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S04_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S04_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S04_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S04_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S04_AXI_REGISTER = "1'b0" *) 
  (* C_S04_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S04_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S04_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S05_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S05_AXI_ARB_PRIORITY = "0" *) 
  (* C_S05_AXI_DATA_WIDTH = "32" *) 
  (* C_S05_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S05_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S05_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S05_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S05_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S05_AXI_REGISTER = "1'b0" *) 
  (* C_S05_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S05_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S05_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S06_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S06_AXI_ARB_PRIORITY = "0" *) 
  (* C_S06_AXI_DATA_WIDTH = "32" *) 
  (* C_S06_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S06_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S06_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S06_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S06_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S06_AXI_REGISTER = "1'b0" *) 
  (* C_S06_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S06_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S06_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S07_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S07_AXI_ARB_PRIORITY = "0" *) 
  (* C_S07_AXI_DATA_WIDTH = "32" *) 
  (* C_S07_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S07_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S07_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S07_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S07_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S07_AXI_REGISTER = "1'b0" *) 
  (* C_S07_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S07_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S07_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S08_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S08_AXI_ARB_PRIORITY = "0" *) 
  (* C_S08_AXI_DATA_WIDTH = "32" *) 
  (* C_S08_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S08_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S08_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S08_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S08_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S08_AXI_REGISTER = "1'b0" *) 
  (* C_S08_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S08_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S08_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S09_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S09_AXI_ARB_PRIORITY = "0" *) 
  (* C_S09_AXI_DATA_WIDTH = "32" *) 
  (* C_S09_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S09_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S09_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S09_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S09_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S09_AXI_REGISTER = "1'b0" *) 
  (* C_S09_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S09_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S09_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S10_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S10_AXI_ARB_PRIORITY = "0" *) 
  (* C_S10_AXI_DATA_WIDTH = "32" *) 
  (* C_S10_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S10_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S10_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S10_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S10_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S10_AXI_REGISTER = "1'b0" *) 
  (* C_S10_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S10_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S10_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S11_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S11_AXI_ARB_PRIORITY = "0" *) 
  (* C_S11_AXI_DATA_WIDTH = "32" *) 
  (* C_S11_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S11_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S11_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S11_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S11_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S11_AXI_REGISTER = "1'b0" *) 
  (* C_S11_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S11_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S11_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S12_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S12_AXI_ARB_PRIORITY = "0" *) 
  (* C_S12_AXI_DATA_WIDTH = "32" *) 
  (* C_S12_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S12_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S12_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S12_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S12_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S12_AXI_REGISTER = "1'b0" *) 
  (* C_S12_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S12_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S12_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S13_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S13_AXI_ARB_PRIORITY = "0" *) 
  (* C_S13_AXI_DATA_WIDTH = "32" *) 
  (* C_S13_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S13_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S13_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S13_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S13_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S13_AXI_REGISTER = "1'b0" *) 
  (* C_S13_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S13_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S13_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S14_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S14_AXI_ARB_PRIORITY = "0" *) 
  (* C_S14_AXI_DATA_WIDTH = "32" *) 
  (* C_S14_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S14_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S14_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S14_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S14_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S14_AXI_REGISTER = "1'b0" *) 
  (* C_S14_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S14_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S14_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_S15_AXI_ACLK_RATIO = "1:1" *) 
  (* C_S15_AXI_ARB_PRIORITY = "0" *) 
  (* C_S15_AXI_DATA_WIDTH = "32" *) 
  (* C_S15_AXI_IS_ACLK_ASYNC = "1'b0" *) 
  (* C_S15_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S15_AXI_READ_FIFO_DELAY = "0" *) 
  (* C_S15_AXI_READ_FIFO_DEPTH = "0" *) 
  (* C_S15_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) 
  (* C_S15_AXI_REGISTER = "1'b0" *) 
  (* C_S15_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* C_S15_AXI_WRITE_FIFO_DELAY = "0" *) 
  (* C_S15_AXI_WRITE_FIFO_DEPTH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_THREAD_ID_PORT_WIDTH = "1" *) 
  (* C_THREAD_ID_WIDTH = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* K = "720720" *) 
  (* P_AXI_DATA_MAX_WIDTH = "32" *) 
  (* P_AXI_ID_WIDTH = "4" *) 
  (* P_M_AXI_ACLK_RATIO = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000" *) 
  (* P_M_AXI_BASE_ADDR = "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_DATA_WIDTH = "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000" *) 
  (* P_M_AXI_HIGH_ADDR = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_M_AXI_READ_ISSUING = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* P_M_AXI_REGISTER = "0" *) 
  (* P_M_AXI_WRITE_ISSUING = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* P_OR_DATA_WIDTHS = "32" *) 
  (* P_S_AXI_ACLK_RATIO = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000" *) 
  (* P_S_AXI_ARB_PRIORITY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_BASE_ID = "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000" *) 
  (* P_S_AXI_DATA_WIDTH = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) 
  (* P_S_AXI_IS_ACLK_ASYNC = "16'b0000000000000001" *) 
  (* P_S_AXI_READ_ACCEPTANCE = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* P_S_AXI_READ_FIFO_DELAY = "16'b0000000000000000" *) 
  (* P_S_AXI_READ_FIFO_DEPTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_REGISTER = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "16'b1111111111111111" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "16'b1111111111111111" *) 
  (* P_S_AXI_THREAD_ID_WIDTH = "0" *) 
  (* P_S_AXI_WRITE_ACCEPTANCE = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* P_S_AXI_WRITE_FIFO_DELAY = "16'b0000000000000000" *) 
  (* P_S_AXI_WRITE_FIFO_DEPTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  axi_interconnect_0axi_interconnect_v1_7_13_top inst
       (.INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .INTERCONNECT_ARESETN(INTERCONNECT_ARESETN),
        .M00_AXI_ACLK(M00_AXI_ACLK),
        .M00_AXI_ARADDR(M00_AXI_ARADDR),
        .M00_AXI_ARBURST(M00_AXI_ARBURST),
        .M00_AXI_ARCACHE(M00_AXI_ARCACHE),
        .M00_AXI_ARESET_OUT_N(M00_AXI_ARESET_OUT_N),
        .M00_AXI_ARID(M00_AXI_ARID),
        .M00_AXI_ARLEN(M00_AXI_ARLEN),
        .M00_AXI_ARLOCK(M00_AXI_ARLOCK),
        .M00_AXI_ARPROT(M00_AXI_ARPROT),
        .M00_AXI_ARQOS(M00_AXI_ARQOS),
        .M00_AXI_ARREADY(M00_AXI_ARREADY),
        .M00_AXI_ARSIZE(M00_AXI_ARSIZE),
        .M00_AXI_ARVALID(M00_AXI_ARVALID),
        .M00_AXI_AWADDR(M00_AXI_AWADDR),
        .M00_AXI_AWBURST(M00_AXI_AWBURST),
        .M00_AXI_AWCACHE(M00_AXI_AWCACHE),
        .M00_AXI_AWID(M00_AXI_AWID),
        .M00_AXI_AWLEN(M00_AXI_AWLEN),
        .M00_AXI_AWLOCK(M00_AXI_AWLOCK),
        .M00_AXI_AWPROT(M00_AXI_AWPROT),
        .M00_AXI_AWQOS(M00_AXI_AWQOS),
        .M00_AXI_AWREADY(M00_AXI_AWREADY),
        .M00_AXI_AWSIZE(M00_AXI_AWSIZE),
        .M00_AXI_AWVALID(M00_AXI_AWVALID),
        .M00_AXI_BID(M00_AXI_BID),
        .M00_AXI_BREADY(M00_AXI_BREADY),
        .M00_AXI_BRESP(M00_AXI_BRESP),
        .M00_AXI_BVALID(M00_AXI_BVALID),
        .M00_AXI_RDATA(M00_AXI_RDATA),
        .M00_AXI_RID(M00_AXI_RID),
        .M00_AXI_RLAST(M00_AXI_RLAST),
        .M00_AXI_RREADY(M00_AXI_RREADY),
        .M00_AXI_RRESP(M00_AXI_RRESP),
        .M00_AXI_RVALID(M00_AXI_RVALID),
        .M00_AXI_WDATA(M00_AXI_WDATA),
        .M00_AXI_WLAST(M00_AXI_WLAST),
        .M00_AXI_WREADY(M00_AXI_WREADY),
        .M00_AXI_WSTRB(M00_AXI_WSTRB),
        .M00_AXI_WVALID(M00_AXI_WVALID),
        .S00_AXI_ACLK(S00_AXI_ACLK),
        .S00_AXI_ARADDR(S00_AXI_ARADDR),
        .S00_AXI_ARBURST(S00_AXI_ARBURST),
        .S00_AXI_ARCACHE(S00_AXI_ARCACHE),
        .S00_AXI_ARESET_OUT_N(S00_AXI_ARESET_OUT_N),
        .S00_AXI_ARID(S00_AXI_ARID),
        .S00_AXI_ARLEN(S00_AXI_ARLEN),
        .S00_AXI_ARLOCK(S00_AXI_ARLOCK),
        .S00_AXI_ARPROT(S00_AXI_ARPROT),
        .S00_AXI_ARQOS(S00_AXI_ARQOS),
        .S00_AXI_ARREADY(S00_AXI_ARREADY),
        .S00_AXI_ARSIZE(S00_AXI_ARSIZE),
        .S00_AXI_ARVALID(S00_AXI_ARVALID),
        .S00_AXI_AWADDR(S00_AXI_AWADDR),
        .S00_AXI_AWBURST(S00_AXI_AWBURST),
        .S00_AXI_AWCACHE(S00_AXI_AWCACHE),
        .S00_AXI_AWID(S00_AXI_AWID),
        .S00_AXI_AWLEN(S00_AXI_AWLEN),
        .S00_AXI_AWLOCK(S00_AXI_AWLOCK),
        .S00_AXI_AWPROT(S00_AXI_AWPROT),
        .S00_AXI_AWQOS(S00_AXI_AWQOS),
        .S00_AXI_AWREADY(S00_AXI_AWREADY),
        .S00_AXI_AWSIZE(S00_AXI_AWSIZE),
        .S00_AXI_AWVALID(S00_AXI_AWVALID),
        .S00_AXI_BID(S00_AXI_BID),
        .S00_AXI_BREADY(S00_AXI_BREADY),
        .S00_AXI_BRESP(S00_AXI_BRESP),
        .S00_AXI_BVALID(S00_AXI_BVALID),
        .S00_AXI_RDATA(S00_AXI_RDATA),
        .S00_AXI_RID(S00_AXI_RID),
        .S00_AXI_RLAST(S00_AXI_RLAST),
        .S00_AXI_RREADY(S00_AXI_RREADY),
        .S00_AXI_RRESP(S00_AXI_RRESP),
        .S00_AXI_RVALID(S00_AXI_RVALID),
        .S00_AXI_WDATA(S00_AXI_WDATA),
        .S00_AXI_WLAST(S00_AXI_WLAST),
        .S00_AXI_WREADY(S00_AXI_WREADY),
        .S00_AXI_WSTRB(S00_AXI_WSTRB),
        .S00_AXI_WVALID(S00_AXI_WVALID),
        .S01_AXI_ACLK(1'b0),
        .S01_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_ARBURST({1'b0,1'b0}),
        .S01_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_ARESET_OUT_N(NLW_inst_S01_AXI_ARESET_OUT_N_UNCONNECTED),
        .S01_AXI_ARID(1'b0),
        .S01_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_ARLOCK(1'b0),
        .S01_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S01_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_ARREADY(NLW_inst_S01_AXI_ARREADY_UNCONNECTED),
        .S01_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S01_AXI_ARVALID(1'b0),
        .S01_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_AWBURST({1'b0,1'b0}),
        .S01_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_AWID(1'b0),
        .S01_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_AWLOCK(1'b0),
        .S01_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S01_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_AWREADY(NLW_inst_S01_AXI_AWREADY_UNCONNECTED),
        .S01_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S01_AXI_AWVALID(1'b0),
        .S01_AXI_BID(NLW_inst_S01_AXI_BID_UNCONNECTED[0]),
        .S01_AXI_BREADY(1'b0),
        .S01_AXI_BRESP(NLW_inst_S01_AXI_BRESP_UNCONNECTED[1:0]),
        .S01_AXI_BVALID(NLW_inst_S01_AXI_BVALID_UNCONNECTED),
        .S01_AXI_RDATA(NLW_inst_S01_AXI_RDATA_UNCONNECTED[31:0]),
        .S01_AXI_RID(NLW_inst_S01_AXI_RID_UNCONNECTED[0]),
        .S01_AXI_RLAST(NLW_inst_S01_AXI_RLAST_UNCONNECTED),
        .S01_AXI_RREADY(1'b0),
        .S01_AXI_RRESP(NLW_inst_S01_AXI_RRESP_UNCONNECTED[1:0]),
        .S01_AXI_RVALID(NLW_inst_S01_AXI_RVALID_UNCONNECTED),
        .S01_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_WLAST(1'b0),
        .S01_AXI_WREADY(NLW_inst_S01_AXI_WREADY_UNCONNECTED),
        .S01_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_WVALID(1'b0),
        .S02_AXI_ACLK(1'b0),
        .S02_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_ARBURST({1'b0,1'b0}),
        .S02_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_ARESET_OUT_N(NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED),
        .S02_AXI_ARID(1'b0),
        .S02_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_ARLOCK(1'b0),
        .S02_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S02_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_ARREADY(NLW_inst_S02_AXI_ARREADY_UNCONNECTED),
        .S02_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S02_AXI_ARVALID(1'b0),
        .S02_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_AWBURST({1'b0,1'b0}),
        .S02_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_AWID(1'b0),
        .S02_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_AWLOCK(1'b0),
        .S02_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S02_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_AWREADY(NLW_inst_S02_AXI_AWREADY_UNCONNECTED),
        .S02_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S02_AXI_AWVALID(1'b0),
        .S02_AXI_BID(NLW_inst_S02_AXI_BID_UNCONNECTED[0]),
        .S02_AXI_BREADY(1'b0),
        .S02_AXI_BRESP(NLW_inst_S02_AXI_BRESP_UNCONNECTED[1:0]),
        .S02_AXI_BVALID(NLW_inst_S02_AXI_BVALID_UNCONNECTED),
        .S02_AXI_RDATA(NLW_inst_S02_AXI_RDATA_UNCONNECTED[31:0]),
        .S02_AXI_RID(NLW_inst_S02_AXI_RID_UNCONNECTED[0]),
        .S02_AXI_RLAST(NLW_inst_S02_AXI_RLAST_UNCONNECTED),
        .S02_AXI_RREADY(1'b0),
        .S02_AXI_RRESP(NLW_inst_S02_AXI_RRESP_UNCONNECTED[1:0]),
        .S02_AXI_RVALID(NLW_inst_S02_AXI_RVALID_UNCONNECTED),
        .S02_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_WLAST(1'b0),
        .S02_AXI_WREADY(NLW_inst_S02_AXI_WREADY_UNCONNECTED),
        .S02_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_WVALID(1'b0),
        .S03_AXI_ACLK(1'b0),
        .S03_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_ARBURST({1'b0,1'b0}),
        .S03_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_ARESET_OUT_N(NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED),
        .S03_AXI_ARID(1'b0),
        .S03_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_ARLOCK(1'b0),
        .S03_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S03_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_ARREADY(NLW_inst_S03_AXI_ARREADY_UNCONNECTED),
        .S03_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S03_AXI_ARVALID(1'b0),
        .S03_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_AWBURST({1'b0,1'b0}),
        .S03_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_AWID(1'b0),
        .S03_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_AWLOCK(1'b0),
        .S03_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S03_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_AWREADY(NLW_inst_S03_AXI_AWREADY_UNCONNECTED),
        .S03_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S03_AXI_AWVALID(1'b0),
        .S03_AXI_BID(NLW_inst_S03_AXI_BID_UNCONNECTED[0]),
        .S03_AXI_BREADY(1'b0),
        .S03_AXI_BRESP(NLW_inst_S03_AXI_BRESP_UNCONNECTED[1:0]),
        .S03_AXI_BVALID(NLW_inst_S03_AXI_BVALID_UNCONNECTED),
        .S03_AXI_RDATA(NLW_inst_S03_AXI_RDATA_UNCONNECTED[31:0]),
        .S03_AXI_RID(NLW_inst_S03_AXI_RID_UNCONNECTED[0]),
        .S03_AXI_RLAST(NLW_inst_S03_AXI_RLAST_UNCONNECTED),
        .S03_AXI_RREADY(1'b0),
        .S03_AXI_RRESP(NLW_inst_S03_AXI_RRESP_UNCONNECTED[1:0]),
        .S03_AXI_RVALID(NLW_inst_S03_AXI_RVALID_UNCONNECTED),
        .S03_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_WLAST(1'b0),
        .S03_AXI_WREADY(NLW_inst_S03_AXI_WREADY_UNCONNECTED),
        .S03_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_WVALID(1'b0),
        .S04_AXI_ACLK(1'b0),
        .S04_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_ARBURST({1'b0,1'b0}),
        .S04_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_ARESET_OUT_N(NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED),
        .S04_AXI_ARID(1'b0),
        .S04_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_ARLOCK(1'b0),
        .S04_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S04_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_ARREADY(NLW_inst_S04_AXI_ARREADY_UNCONNECTED),
        .S04_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S04_AXI_ARVALID(1'b0),
        .S04_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_AWBURST({1'b0,1'b0}),
        .S04_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_AWID(1'b0),
        .S04_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_AWLOCK(1'b0),
        .S04_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S04_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_AWREADY(NLW_inst_S04_AXI_AWREADY_UNCONNECTED),
        .S04_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S04_AXI_AWVALID(1'b0),
        .S04_AXI_BID(NLW_inst_S04_AXI_BID_UNCONNECTED[0]),
        .S04_AXI_BREADY(1'b0),
        .S04_AXI_BRESP(NLW_inst_S04_AXI_BRESP_UNCONNECTED[1:0]),
        .S04_AXI_BVALID(NLW_inst_S04_AXI_BVALID_UNCONNECTED),
        .S04_AXI_RDATA(NLW_inst_S04_AXI_RDATA_UNCONNECTED[31:0]),
        .S04_AXI_RID(NLW_inst_S04_AXI_RID_UNCONNECTED[0]),
        .S04_AXI_RLAST(NLW_inst_S04_AXI_RLAST_UNCONNECTED),
        .S04_AXI_RREADY(1'b0),
        .S04_AXI_RRESP(NLW_inst_S04_AXI_RRESP_UNCONNECTED[1:0]),
        .S04_AXI_RVALID(NLW_inst_S04_AXI_RVALID_UNCONNECTED),
        .S04_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_WLAST(1'b0),
        .S04_AXI_WREADY(NLW_inst_S04_AXI_WREADY_UNCONNECTED),
        .S04_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_WVALID(1'b0),
        .S05_AXI_ACLK(1'b0),
        .S05_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_ARBURST({1'b0,1'b0}),
        .S05_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_ARESET_OUT_N(NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED),
        .S05_AXI_ARID(1'b0),
        .S05_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_ARLOCK(1'b0),
        .S05_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S05_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_ARREADY(NLW_inst_S05_AXI_ARREADY_UNCONNECTED),
        .S05_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S05_AXI_ARVALID(1'b0),
        .S05_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_AWBURST({1'b0,1'b0}),
        .S05_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_AWID(1'b0),
        .S05_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_AWLOCK(1'b0),
        .S05_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S05_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_AWREADY(NLW_inst_S05_AXI_AWREADY_UNCONNECTED),
        .S05_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S05_AXI_AWVALID(1'b0),
        .S05_AXI_BID(NLW_inst_S05_AXI_BID_UNCONNECTED[0]),
        .S05_AXI_BREADY(1'b0),
        .S05_AXI_BRESP(NLW_inst_S05_AXI_BRESP_UNCONNECTED[1:0]),
        .S05_AXI_BVALID(NLW_inst_S05_AXI_BVALID_UNCONNECTED),
        .S05_AXI_RDATA(NLW_inst_S05_AXI_RDATA_UNCONNECTED[31:0]),
        .S05_AXI_RID(NLW_inst_S05_AXI_RID_UNCONNECTED[0]),
        .S05_AXI_RLAST(NLW_inst_S05_AXI_RLAST_UNCONNECTED),
        .S05_AXI_RREADY(1'b0),
        .S05_AXI_RRESP(NLW_inst_S05_AXI_RRESP_UNCONNECTED[1:0]),
        .S05_AXI_RVALID(NLW_inst_S05_AXI_RVALID_UNCONNECTED),
        .S05_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_WLAST(1'b0),
        .S05_AXI_WREADY(NLW_inst_S05_AXI_WREADY_UNCONNECTED),
        .S05_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_WVALID(1'b0),
        .S06_AXI_ACLK(1'b0),
        .S06_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_ARBURST({1'b0,1'b0}),
        .S06_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_ARESET_OUT_N(NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED),
        .S06_AXI_ARID(1'b0),
        .S06_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_ARLOCK(1'b0),
        .S06_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S06_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_ARREADY(NLW_inst_S06_AXI_ARREADY_UNCONNECTED),
        .S06_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S06_AXI_ARVALID(1'b0),
        .S06_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_AWBURST({1'b0,1'b0}),
        .S06_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_AWID(1'b0),
        .S06_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_AWLOCK(1'b0),
        .S06_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S06_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_AWREADY(NLW_inst_S06_AXI_AWREADY_UNCONNECTED),
        .S06_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S06_AXI_AWVALID(1'b0),
        .S06_AXI_BID(NLW_inst_S06_AXI_BID_UNCONNECTED[0]),
        .S06_AXI_BREADY(1'b0),
        .S06_AXI_BRESP(NLW_inst_S06_AXI_BRESP_UNCONNECTED[1:0]),
        .S06_AXI_BVALID(NLW_inst_S06_AXI_BVALID_UNCONNECTED),
        .S06_AXI_RDATA(NLW_inst_S06_AXI_RDATA_UNCONNECTED[31:0]),
        .S06_AXI_RID(NLW_inst_S06_AXI_RID_UNCONNECTED[0]),
        .S06_AXI_RLAST(NLW_inst_S06_AXI_RLAST_UNCONNECTED),
        .S06_AXI_RREADY(1'b0),
        .S06_AXI_RRESP(NLW_inst_S06_AXI_RRESP_UNCONNECTED[1:0]),
        .S06_AXI_RVALID(NLW_inst_S06_AXI_RVALID_UNCONNECTED),
        .S06_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_WLAST(1'b0),
        .S06_AXI_WREADY(NLW_inst_S06_AXI_WREADY_UNCONNECTED),
        .S06_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_WVALID(1'b0),
        .S07_AXI_ACLK(1'b0),
        .S07_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_ARBURST({1'b0,1'b0}),
        .S07_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_ARESET_OUT_N(NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED),
        .S07_AXI_ARID(1'b0),
        .S07_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_ARLOCK(1'b0),
        .S07_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S07_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_ARREADY(NLW_inst_S07_AXI_ARREADY_UNCONNECTED),
        .S07_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S07_AXI_ARVALID(1'b0),
        .S07_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_AWBURST({1'b0,1'b0}),
        .S07_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_AWID(1'b0),
        .S07_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_AWLOCK(1'b0),
        .S07_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S07_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_AWREADY(NLW_inst_S07_AXI_AWREADY_UNCONNECTED),
        .S07_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S07_AXI_AWVALID(1'b0),
        .S07_AXI_BID(NLW_inst_S07_AXI_BID_UNCONNECTED[0]),
        .S07_AXI_BREADY(1'b0),
        .S07_AXI_BRESP(NLW_inst_S07_AXI_BRESP_UNCONNECTED[1:0]),
        .S07_AXI_BVALID(NLW_inst_S07_AXI_BVALID_UNCONNECTED),
        .S07_AXI_RDATA(NLW_inst_S07_AXI_RDATA_UNCONNECTED[31:0]),
        .S07_AXI_RID(NLW_inst_S07_AXI_RID_UNCONNECTED[0]),
        .S07_AXI_RLAST(NLW_inst_S07_AXI_RLAST_UNCONNECTED),
        .S07_AXI_RREADY(1'b0),
        .S07_AXI_RRESP(NLW_inst_S07_AXI_RRESP_UNCONNECTED[1:0]),
        .S07_AXI_RVALID(NLW_inst_S07_AXI_RVALID_UNCONNECTED),
        .S07_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_WLAST(1'b0),
        .S07_AXI_WREADY(NLW_inst_S07_AXI_WREADY_UNCONNECTED),
        .S07_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_WVALID(1'b0),
        .S08_AXI_ACLK(1'b0),
        .S08_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_ARBURST({1'b0,1'b0}),
        .S08_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_ARESET_OUT_N(NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED),
        .S08_AXI_ARID(1'b0),
        .S08_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_ARLOCK(1'b0),
        .S08_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S08_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_ARREADY(NLW_inst_S08_AXI_ARREADY_UNCONNECTED),
        .S08_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S08_AXI_ARVALID(1'b0),
        .S08_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_AWBURST({1'b0,1'b0}),
        .S08_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_AWID(1'b0),
        .S08_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_AWLOCK(1'b0),
        .S08_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S08_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_AWREADY(NLW_inst_S08_AXI_AWREADY_UNCONNECTED),
        .S08_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S08_AXI_AWVALID(1'b0),
        .S08_AXI_BID(NLW_inst_S08_AXI_BID_UNCONNECTED[0]),
        .S08_AXI_BREADY(1'b0),
        .S08_AXI_BRESP(NLW_inst_S08_AXI_BRESP_UNCONNECTED[1:0]),
        .S08_AXI_BVALID(NLW_inst_S08_AXI_BVALID_UNCONNECTED),
        .S08_AXI_RDATA(NLW_inst_S08_AXI_RDATA_UNCONNECTED[31:0]),
        .S08_AXI_RID(NLW_inst_S08_AXI_RID_UNCONNECTED[0]),
        .S08_AXI_RLAST(NLW_inst_S08_AXI_RLAST_UNCONNECTED),
        .S08_AXI_RREADY(1'b0),
        .S08_AXI_RRESP(NLW_inst_S08_AXI_RRESP_UNCONNECTED[1:0]),
        .S08_AXI_RVALID(NLW_inst_S08_AXI_RVALID_UNCONNECTED),
        .S08_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_WLAST(1'b0),
        .S08_AXI_WREADY(NLW_inst_S08_AXI_WREADY_UNCONNECTED),
        .S08_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S08_AXI_WVALID(1'b0),
        .S09_AXI_ACLK(1'b0),
        .S09_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_ARBURST({1'b0,1'b0}),
        .S09_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_ARESET_OUT_N(NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED),
        .S09_AXI_ARID(1'b0),
        .S09_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_ARLOCK(1'b0),
        .S09_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S09_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_ARREADY(NLW_inst_S09_AXI_ARREADY_UNCONNECTED),
        .S09_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S09_AXI_ARVALID(1'b0),
        .S09_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_AWBURST({1'b0,1'b0}),
        .S09_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_AWID(1'b0),
        .S09_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_AWLOCK(1'b0),
        .S09_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S09_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_AWREADY(NLW_inst_S09_AXI_AWREADY_UNCONNECTED),
        .S09_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S09_AXI_AWVALID(1'b0),
        .S09_AXI_BID(NLW_inst_S09_AXI_BID_UNCONNECTED[0]),
        .S09_AXI_BREADY(1'b0),
        .S09_AXI_BRESP(NLW_inst_S09_AXI_BRESP_UNCONNECTED[1:0]),
        .S09_AXI_BVALID(NLW_inst_S09_AXI_BVALID_UNCONNECTED),
        .S09_AXI_RDATA(NLW_inst_S09_AXI_RDATA_UNCONNECTED[31:0]),
        .S09_AXI_RID(NLW_inst_S09_AXI_RID_UNCONNECTED[0]),
        .S09_AXI_RLAST(NLW_inst_S09_AXI_RLAST_UNCONNECTED),
        .S09_AXI_RREADY(1'b0),
        .S09_AXI_RRESP(NLW_inst_S09_AXI_RRESP_UNCONNECTED[1:0]),
        .S09_AXI_RVALID(NLW_inst_S09_AXI_RVALID_UNCONNECTED),
        .S09_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_WLAST(1'b0),
        .S09_AXI_WREADY(NLW_inst_S09_AXI_WREADY_UNCONNECTED),
        .S09_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S09_AXI_WVALID(1'b0),
        .S10_AXI_ACLK(1'b0),
        .S10_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_ARBURST({1'b0,1'b0}),
        .S10_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_ARESET_OUT_N(NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED),
        .S10_AXI_ARID(1'b0),
        .S10_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_ARLOCK(1'b0),
        .S10_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S10_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_ARREADY(NLW_inst_S10_AXI_ARREADY_UNCONNECTED),
        .S10_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S10_AXI_ARVALID(1'b0),
        .S10_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_AWBURST({1'b0,1'b0}),
        .S10_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_AWID(1'b0),
        .S10_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_AWLOCK(1'b0),
        .S10_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S10_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_AWREADY(NLW_inst_S10_AXI_AWREADY_UNCONNECTED),
        .S10_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S10_AXI_AWVALID(1'b0),
        .S10_AXI_BID(NLW_inst_S10_AXI_BID_UNCONNECTED[0]),
        .S10_AXI_BREADY(1'b0),
        .S10_AXI_BRESP(NLW_inst_S10_AXI_BRESP_UNCONNECTED[1:0]),
        .S10_AXI_BVALID(NLW_inst_S10_AXI_BVALID_UNCONNECTED),
        .S10_AXI_RDATA(NLW_inst_S10_AXI_RDATA_UNCONNECTED[31:0]),
        .S10_AXI_RID(NLW_inst_S10_AXI_RID_UNCONNECTED[0]),
        .S10_AXI_RLAST(NLW_inst_S10_AXI_RLAST_UNCONNECTED),
        .S10_AXI_RREADY(1'b0),
        .S10_AXI_RRESP(NLW_inst_S10_AXI_RRESP_UNCONNECTED[1:0]),
        .S10_AXI_RVALID(NLW_inst_S10_AXI_RVALID_UNCONNECTED),
        .S10_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_WLAST(1'b0),
        .S10_AXI_WREADY(NLW_inst_S10_AXI_WREADY_UNCONNECTED),
        .S10_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S10_AXI_WVALID(1'b0),
        .S11_AXI_ACLK(1'b0),
        .S11_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_ARBURST({1'b0,1'b0}),
        .S11_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_ARESET_OUT_N(NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED),
        .S11_AXI_ARID(1'b0),
        .S11_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_ARLOCK(1'b0),
        .S11_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S11_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_ARREADY(NLW_inst_S11_AXI_ARREADY_UNCONNECTED),
        .S11_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S11_AXI_ARVALID(1'b0),
        .S11_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_AWBURST({1'b0,1'b0}),
        .S11_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_AWID(1'b0),
        .S11_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_AWLOCK(1'b0),
        .S11_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S11_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_AWREADY(NLW_inst_S11_AXI_AWREADY_UNCONNECTED),
        .S11_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S11_AXI_AWVALID(1'b0),
        .S11_AXI_BID(NLW_inst_S11_AXI_BID_UNCONNECTED[0]),
        .S11_AXI_BREADY(1'b0),
        .S11_AXI_BRESP(NLW_inst_S11_AXI_BRESP_UNCONNECTED[1:0]),
        .S11_AXI_BVALID(NLW_inst_S11_AXI_BVALID_UNCONNECTED),
        .S11_AXI_RDATA(NLW_inst_S11_AXI_RDATA_UNCONNECTED[31:0]),
        .S11_AXI_RID(NLW_inst_S11_AXI_RID_UNCONNECTED[0]),
        .S11_AXI_RLAST(NLW_inst_S11_AXI_RLAST_UNCONNECTED),
        .S11_AXI_RREADY(1'b0),
        .S11_AXI_RRESP(NLW_inst_S11_AXI_RRESP_UNCONNECTED[1:0]),
        .S11_AXI_RVALID(NLW_inst_S11_AXI_RVALID_UNCONNECTED),
        .S11_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_WLAST(1'b0),
        .S11_AXI_WREADY(NLW_inst_S11_AXI_WREADY_UNCONNECTED),
        .S11_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S11_AXI_WVALID(1'b0),
        .S12_AXI_ACLK(1'b0),
        .S12_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_ARBURST({1'b0,1'b0}),
        .S12_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_ARESET_OUT_N(NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED),
        .S12_AXI_ARID(1'b0),
        .S12_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_ARLOCK(1'b0),
        .S12_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S12_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_ARREADY(NLW_inst_S12_AXI_ARREADY_UNCONNECTED),
        .S12_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S12_AXI_ARVALID(1'b0),
        .S12_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_AWBURST({1'b0,1'b0}),
        .S12_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_AWID(1'b0),
        .S12_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_AWLOCK(1'b0),
        .S12_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S12_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_AWREADY(NLW_inst_S12_AXI_AWREADY_UNCONNECTED),
        .S12_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S12_AXI_AWVALID(1'b0),
        .S12_AXI_BID(NLW_inst_S12_AXI_BID_UNCONNECTED[0]),
        .S12_AXI_BREADY(1'b0),
        .S12_AXI_BRESP(NLW_inst_S12_AXI_BRESP_UNCONNECTED[1:0]),
        .S12_AXI_BVALID(NLW_inst_S12_AXI_BVALID_UNCONNECTED),
        .S12_AXI_RDATA(NLW_inst_S12_AXI_RDATA_UNCONNECTED[31:0]),
        .S12_AXI_RID(NLW_inst_S12_AXI_RID_UNCONNECTED[0]),
        .S12_AXI_RLAST(NLW_inst_S12_AXI_RLAST_UNCONNECTED),
        .S12_AXI_RREADY(1'b0),
        .S12_AXI_RRESP(NLW_inst_S12_AXI_RRESP_UNCONNECTED[1:0]),
        .S12_AXI_RVALID(NLW_inst_S12_AXI_RVALID_UNCONNECTED),
        .S12_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_WLAST(1'b0),
        .S12_AXI_WREADY(NLW_inst_S12_AXI_WREADY_UNCONNECTED),
        .S12_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S12_AXI_WVALID(1'b0),
        .S13_AXI_ACLK(1'b0),
        .S13_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_ARBURST({1'b0,1'b0}),
        .S13_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_ARESET_OUT_N(NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED),
        .S13_AXI_ARID(1'b0),
        .S13_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_ARLOCK(1'b0),
        .S13_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S13_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_ARREADY(NLW_inst_S13_AXI_ARREADY_UNCONNECTED),
        .S13_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S13_AXI_ARVALID(1'b0),
        .S13_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_AWBURST({1'b0,1'b0}),
        .S13_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_AWID(1'b0),
        .S13_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_AWLOCK(1'b0),
        .S13_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S13_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_AWREADY(NLW_inst_S13_AXI_AWREADY_UNCONNECTED),
        .S13_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S13_AXI_AWVALID(1'b0),
        .S13_AXI_BID(NLW_inst_S13_AXI_BID_UNCONNECTED[0]),
        .S13_AXI_BREADY(1'b0),
        .S13_AXI_BRESP(NLW_inst_S13_AXI_BRESP_UNCONNECTED[1:0]),
        .S13_AXI_BVALID(NLW_inst_S13_AXI_BVALID_UNCONNECTED),
        .S13_AXI_RDATA(NLW_inst_S13_AXI_RDATA_UNCONNECTED[31:0]),
        .S13_AXI_RID(NLW_inst_S13_AXI_RID_UNCONNECTED[0]),
        .S13_AXI_RLAST(NLW_inst_S13_AXI_RLAST_UNCONNECTED),
        .S13_AXI_RREADY(1'b0),
        .S13_AXI_RRESP(NLW_inst_S13_AXI_RRESP_UNCONNECTED[1:0]),
        .S13_AXI_RVALID(NLW_inst_S13_AXI_RVALID_UNCONNECTED),
        .S13_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_WLAST(1'b0),
        .S13_AXI_WREADY(NLW_inst_S13_AXI_WREADY_UNCONNECTED),
        .S13_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S13_AXI_WVALID(1'b0),
        .S14_AXI_ACLK(1'b0),
        .S14_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_ARBURST({1'b0,1'b0}),
        .S14_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_ARESET_OUT_N(NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED),
        .S14_AXI_ARID(1'b0),
        .S14_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_ARLOCK(1'b0),
        .S14_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S14_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_ARREADY(NLW_inst_S14_AXI_ARREADY_UNCONNECTED),
        .S14_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S14_AXI_ARVALID(1'b0),
        .S14_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_AWBURST({1'b0,1'b0}),
        .S14_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_AWID(1'b0),
        .S14_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_AWLOCK(1'b0),
        .S14_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S14_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_AWREADY(NLW_inst_S14_AXI_AWREADY_UNCONNECTED),
        .S14_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S14_AXI_AWVALID(1'b0),
        .S14_AXI_BID(NLW_inst_S14_AXI_BID_UNCONNECTED[0]),
        .S14_AXI_BREADY(1'b0),
        .S14_AXI_BRESP(NLW_inst_S14_AXI_BRESP_UNCONNECTED[1:0]),
        .S14_AXI_BVALID(NLW_inst_S14_AXI_BVALID_UNCONNECTED),
        .S14_AXI_RDATA(NLW_inst_S14_AXI_RDATA_UNCONNECTED[31:0]),
        .S14_AXI_RID(NLW_inst_S14_AXI_RID_UNCONNECTED[0]),
        .S14_AXI_RLAST(NLW_inst_S14_AXI_RLAST_UNCONNECTED),
        .S14_AXI_RREADY(1'b0),
        .S14_AXI_RRESP(NLW_inst_S14_AXI_RRESP_UNCONNECTED[1:0]),
        .S14_AXI_RVALID(NLW_inst_S14_AXI_RVALID_UNCONNECTED),
        .S14_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_WLAST(1'b0),
        .S14_AXI_WREADY(NLW_inst_S14_AXI_WREADY_UNCONNECTED),
        .S14_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S14_AXI_WVALID(1'b0),
        .S15_AXI_ACLK(1'b0),
        .S15_AXI_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_ARBURST({1'b0,1'b0}),
        .S15_AXI_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_ARESET_OUT_N(NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED),
        .S15_AXI_ARID(1'b0),
        .S15_AXI_ARLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_ARLOCK(1'b0),
        .S15_AXI_ARPROT({1'b0,1'b0,1'b0}),
        .S15_AXI_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_ARREADY(NLW_inst_S15_AXI_ARREADY_UNCONNECTED),
        .S15_AXI_ARSIZE({1'b0,1'b0,1'b0}),
        .S15_AXI_ARVALID(1'b0),
        .S15_AXI_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_AWBURST({1'b0,1'b0}),
        .S15_AXI_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_AWID(1'b0),
        .S15_AXI_AWLEN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_AWLOCK(1'b0),
        .S15_AXI_AWPROT({1'b0,1'b0,1'b0}),
        .S15_AXI_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_AWREADY(NLW_inst_S15_AXI_AWREADY_UNCONNECTED),
        .S15_AXI_AWSIZE({1'b0,1'b0,1'b0}),
        .S15_AXI_AWVALID(1'b0),
        .S15_AXI_BID(NLW_inst_S15_AXI_BID_UNCONNECTED[0]),
        .S15_AXI_BREADY(1'b0),
        .S15_AXI_BRESP(NLW_inst_S15_AXI_BRESP_UNCONNECTED[1:0]),
        .S15_AXI_BVALID(NLW_inst_S15_AXI_BVALID_UNCONNECTED),
        .S15_AXI_RDATA(NLW_inst_S15_AXI_RDATA_UNCONNECTED[31:0]),
        .S15_AXI_RID(NLW_inst_S15_AXI_RID_UNCONNECTED[0]),
        .S15_AXI_RLAST(NLW_inst_S15_AXI_RLAST_UNCONNECTED),
        .S15_AXI_RREADY(1'b0),
        .S15_AXI_RRESP(NLW_inst_S15_AXI_RRESP_UNCONNECTED[1:0]),
        .S15_AXI_RVALID(NLW_inst_S15_AXI_RVALID_UNCONNECTED),
        .S15_AXI_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_WLAST(1'b0),
        .S15_AXI_WREADY(NLW_inst_S15_AXI_WREADY_UNCONNECTED),
        .S15_AXI_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S15_AXI_WVALID(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_interconnect_v1_7_13_axi_clock_converter" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_axi_clock_converter
   (S00_AXI_AWREADY,
    S00_AXI_WREADY,
    DEBUG_SR_SC_BRESP,
    DEBUG_MF_MC_AWADDR,
    DEBUG_MF_MC_AWADDRCONTROL,
    m_axi_awqos,
    DEBUG_MF_MC_WDATA,
    DEBUG_MF_MC_WDATACONTROL,
    DEBUG_MF_MC_BRESP,
    S00_AXI_ARREADY,
    S00_AXI_RDATA,
    DEBUG_SR_SC_RDATACONTROL,
    DEBUG_MF_MC_ARADDR,
    DEBUG_MF_MC_ARADDRCONTROL,
    m_axi_arqos,
    DEBUG_MF_MC_RDATACONTROL,
    S00_AXI_ARESET_OUT_N,
    S00_AXI_AWADDR,
    DEBUG_SR_SC_AWADDRCONTROL,
    S00_AXI_AWQOS,
    S00_AXI_WDATA,
    DEBUG_SR_SC_WDATACONTROL,
    S00_AXI_BREADY,
    ram_full_i_reg,
    ram_full_i_reg_0,
    \goreg_dm.dout_i_reg[2] ,
    S00_AXI_ARADDR,
    DEBUG_SR_SC_ARADDRCONTROL,
    S00_AXI_ARQOS,
    S00_AXI_RREADY,
    ram_full_i_reg_1,
    \goreg_dm.dout_i_reg[35] ,
    DEBUG_MF_MC_RDATA,
    S00_AXI_ACLK,
    INTERCONNECT_ACLK,
    AR);
  output S00_AXI_AWREADY;
  output S00_AXI_WREADY;
  output [2:0]DEBUG_SR_SC_BRESP;
  output [31:0]DEBUG_MF_MC_AWADDR;
  output [21:0]DEBUG_MF_MC_AWADDRCONTROL;
  output [3:0]m_axi_awqos;
  output [31:0]DEBUG_MF_MC_WDATA;
  output [5:0]DEBUG_MF_MC_WDATACONTROL;
  output [0:0]DEBUG_MF_MC_BRESP;
  output S00_AXI_ARREADY;
  output [31:0]S00_AXI_RDATA;
  output [3:0]DEBUG_SR_SC_RDATACONTROL;
  output [31:0]DEBUG_MF_MC_ARADDR;
  output [21:0]DEBUG_MF_MC_ARADDRCONTROL;
  output [3:0]m_axi_arqos;
  output [0:0]DEBUG_MF_MC_RDATACONTROL;
  output S00_AXI_ARESET_OUT_N;
  input [31:0]S00_AXI_AWADDR;
  input [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  input [3:0]S00_AXI_AWQOS;
  input [31:0]S00_AXI_WDATA;
  input [5:0]DEBUG_SR_SC_WDATACONTROL;
  input S00_AXI_BREADY;
  input [0:0]ram_full_i_reg;
  input [0:0]ram_full_i_reg_0;
  input [3:0]\goreg_dm.dout_i_reg[2] ;
  input [31:0]S00_AXI_ARADDR;
  input [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  input [3:0]S00_AXI_ARQOS;
  input S00_AXI_RREADY;
  input [0:0]ram_full_i_reg_1;
  input [4:0]\goreg_dm.dout_i_reg[35] ;
  input [31:0]DEBUG_MF_MC_RDATA;
  input S00_AXI_ACLK;
  input INTERCONNECT_ACLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire [31:0]DEBUG_MF_MC_ARADDR;
  wire [21:0]DEBUG_MF_MC_ARADDRCONTROL;
  wire [31:0]DEBUG_MF_MC_AWADDR;
  wire [21:0]DEBUG_MF_MC_AWADDRCONTROL;
  wire [0:0]DEBUG_MF_MC_BRESP;
  wire [31:0]DEBUG_MF_MC_RDATA;
  wire [0:0]DEBUG_MF_MC_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_WDATA;
  wire [5:0]DEBUG_MF_MC_WDATACONTROL;
  wire [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  wire [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  wire [2:0]DEBUG_SR_SC_BRESP;
  wire [3:0]DEBUG_SR_SC_RDATACONTROL;
  wire [5:0]DEBUG_SR_SC_WDATACONTROL;
  (* RTL_KEEP = "true" *) wire INTERCONNECT_ACLK;
  (* RTL_KEEP = "true" *) wire S00_AXI_ACLK;
  wire [31:0]S00_AXI_ARADDR;
  wire [3:0]S00_AXI_ARQOS;
  wire S00_AXI_ARREADY;
  wire [31:0]S00_AXI_AWADDR;
  wire [3:0]S00_AXI_AWQOS;
  wire S00_AXI_AWREADY;
  wire S00_AXI_BREADY;
  wire [31:0]S00_AXI_RDATA;
  wire S00_AXI_RREADY;
  wire [31:0]S00_AXI_WDATA;
  wire S00_AXI_WREADY;
  wire async_conv_reset_n;
  wire \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ;
  wire \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ;
  wire \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ;
  wire \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ;
  wire [3:0]\goreg_dm.dout_i_reg[2] ;
  wire [4:0]\goreg_dm.dout_i_reg[35] ;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]interconnect_aresetn_pipe;
  wire \interconnect_aresetn_pipe[1]_i_1_n_0 ;
  wire \interconnect_aresetn_pipe[2]_i_1_n_0 ;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]interconnect_aresetn_resync;
  (* RTL_KEEP = "true" *) (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) 
  (* shreg_extract = "no" *) (* syn_keep = "true" *) wire m_async_conv_reset;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]m_axi_aresetn_pipe;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]m_axi_aresetn_resync;
  wire [3:0]m_axi_arqos;
  wire [3:0]m_axi_awqos;
  wire m_axi_reset_out_i;
  wire [0:0]ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  (* RTL_KEEP = "true" *) (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) 
  (* shreg_extract = "no" *) (* syn_keep = "true" *) wire s_async_conv_reset;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]s_axi_aresetn_pipe;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]s_axi_aresetn_resync;
  wire s_axi_reset_out_i;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED ;
  wire [17:0]\NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arid_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awid_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED ;
  wire [63:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED ;

  assign S00_AXI_ARESET_OUT_N = s_axi_aresetn_pipe[2];
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1 
       (.I0(m_axi_aresetn_resync[3]),
        .I1(m_axi_aresetn_pipe[0]),
        .O(\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1 
       (.I0(m_axi_aresetn_resync[3]),
        .I1(m_axi_aresetn_pipe[1]),
        .O(\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(m_axi_aresetn_resync[3]),
        .Q(m_axi_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ),
        .Q(m_axi_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ),
        .Q(m_axi_aresetn_pipe[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(m_axi_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[0]),
        .Q(m_axi_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[1]),
        .Q(m_axi_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[3] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[2]),
        .Q(m_axi_aresetn_resync[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1 
       (.I0(s_axi_aresetn_resync[3]),
        .I1(s_axi_aresetn_pipe[0]),
        .O(\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1 
       (.I0(s_axi_aresetn_resync[3]),
        .I1(s_axi_aresetn_pipe[1]),
        .O(\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_aresetn_resync[3]),
        .Q(s_axi_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ),
        .Q(s_axi_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ),
        .Q(s_axi_aresetn_pipe[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[0] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(s_axi_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[1] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[0]),
        .Q(s_axi_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[2] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[1]),
        .Q(s_axi_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[3] 
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[2]),
        .Q(s_axi_aresetn_resync[3]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "4" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "18" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "63" *) 
  (* C_DIN_WIDTH_RDCH = "36" *) 
  (* C_DIN_WIDTH_WACH = "63" *) 
  (* C_DIN_WIDTH_WDCH = "37" *) 
  (* C_DIN_WIDTH_WRCH = "3" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "18" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "rtl" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "1" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "12" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "2" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1021" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "31" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "32" *) 
  (* C_WR_DEPTH_RACH = "32" *) 
  (* C_WR_DEPTH_RDCH = "32" *) 
  (* C_WR_DEPTH_WACH = "32" *) 
  (* C_WR_DEPTH_WDCH = "32" *) 
  (* C_WR_DEPTH_WRCH = "32" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
  (* C_WR_PNTR_WIDTH_RACH = "5" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "5" *) 
  (* C_WR_PNTR_WIDTH_WACH = "5" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "5" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "5" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  axi_interconnect_0fifo_generator_v13_1_4 \gen_async_readwrite.asyncfifo_rw 
       (.almost_empty(\NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED ),
        .axi_ar_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED [5:0]),
        .axi_ar_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED ),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED ),
        .axi_ar_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED ),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED ),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED [5:0]),
        .axi_ar_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED ),
        .axi_ar_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED ),
        .axi_ar_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED [5:0]),
        .axi_aw_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED [5:0]),
        .axi_aw_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED ),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED ),
        .axi_aw_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED ),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED ),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED [5:0]),
        .axi_aw_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED ),
        .axi_aw_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED ),
        .axi_aw_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED [5:0]),
        .axi_b_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED [5:0]),
        .axi_b_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED ),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED ),
        .axi_b_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED ),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED ),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED [5:0]),
        .axi_b_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED ),
        .axi_b_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED ),
        .axi_b_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED [5:0]),
        .axi_r_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED [5:0]),
        .axi_r_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED ),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED ),
        .axi_r_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED ),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED ),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED [5:0]),
        .axi_r_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED ),
        .axi_r_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED ),
        .axi_r_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED [5:0]),
        .axi_w_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED [5:0]),
        .axi_w_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED ),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED ),
        .axi_w_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED ),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED ),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED [5:0]),
        .axi_w_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED ),
        .axi_w_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED ),
        .axi_w_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED [5:0]),
        .axis_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED [5:0]),
        .axis_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED ),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED ),
        .axis_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED ),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED ),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED [5:0]),
        .axis_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED ),
        .axis_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED ),
        .axis_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED [5:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(\NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED [9:0]),
        .dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(\NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED [17:0]),
        .empty(\NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED ),
        .full(\NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(INTERCONNECT_ACLK),
        .m_aclk_en(1'b1),
        .m_axi_araddr(DEBUG_MF_MC_ARADDR),
        .m_axi_arburst(DEBUG_MF_MC_ARADDRCONTROL[13:12]),
        .m_axi_arcache(DEBUG_MF_MC_ARADDRCONTROL[18:15]),
        .m_axi_arid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arid_UNCONNECTED [0]),
        .m_axi_arlen(DEBUG_MF_MC_ARADDRCONTROL[8:1]),
        .m_axi_arlock(DEBUG_MF_MC_ARADDRCONTROL[14]),
        .m_axi_arprot(DEBUG_MF_MC_ARADDRCONTROL[21:19]),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(ram_full_i_reg_1),
        .m_axi_arregion(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED [3:0]),
        .m_axi_arsize(DEBUG_MF_MC_ARADDRCONTROL[11:9]),
        .m_axi_aruser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED [0]),
        .m_axi_arvalid(DEBUG_MF_MC_ARADDRCONTROL[0]),
        .m_axi_awaddr(DEBUG_MF_MC_AWADDR),
        .m_axi_awburst(DEBUG_MF_MC_AWADDRCONTROL[13:12]),
        .m_axi_awcache(DEBUG_MF_MC_AWADDRCONTROL[18:15]),
        .m_axi_awid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awid_UNCONNECTED [0]),
        .m_axi_awlen(DEBUG_MF_MC_AWADDRCONTROL[8:1]),
        .m_axi_awlock(DEBUG_MF_MC_AWADDRCONTROL[14]),
        .m_axi_awprot(DEBUG_MF_MC_AWADDRCONTROL[21:19]),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(ram_full_i_reg),
        .m_axi_awregion(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED [3:0]),
        .m_axi_awsize(DEBUG_MF_MC_AWADDRCONTROL[11:9]),
        .m_axi_awuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED [0]),
        .m_axi_awvalid(DEBUG_MF_MC_AWADDRCONTROL[0]),
        .m_axi_bid(\goreg_dm.dout_i_reg[2] [3]),
        .m_axi_bready(DEBUG_MF_MC_BRESP),
        .m_axi_bresp(\goreg_dm.dout_i_reg[2] [2:1]),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(\goreg_dm.dout_i_reg[2] [0]),
        .m_axi_rdata(DEBUG_MF_MC_RDATA),
        .m_axi_rid(\goreg_dm.dout_i_reg[35] [4]),
        .m_axi_rlast(\goreg_dm.dout_i_reg[35] [1]),
        .m_axi_rready(DEBUG_MF_MC_RDATACONTROL),
        .m_axi_rresp(\goreg_dm.dout_i_reg[35] [3:2]),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(\goreg_dm.dout_i_reg[35] [0]),
        .m_axi_wdata(DEBUG_MF_MC_WDATA),
        .m_axi_wid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED [0]),
        .m_axi_wlast(DEBUG_MF_MC_WDATACONTROL[1]),
        .m_axi_wready(ram_full_i_reg_0),
        .m_axi_wstrb(DEBUG_MF_MC_WDATACONTROL[5:2]),
        .m_axi_wuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED [0]),
        .m_axi_wvalid(DEBUG_MF_MC_WDATACONTROL[0]),
        .m_axis_tdata(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED [63:0]),
        .m_axis_tdest(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED [3:0]),
        .m_axis_tid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED [3:0]),
        .m_axis_tkeep(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED [3:0]),
        .m_axis_tlast(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED [3:0]),
        .m_axis_tuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED [3:0]),
        .m_axis_tvalid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED ),
        .overflow(\NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED ),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED ),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED [9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(\NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED ),
        .rst(1'b0),
        .s_aclk(S00_AXI_ACLK),
        .s_aclk_en(1'b1),
        .s_aresetn(async_conv_reset_n),
        .s_axi_araddr(S00_AXI_ARADDR),
        .s_axi_arburst(DEBUG_SR_SC_ARADDRCONTROL[13:12]),
        .s_axi_arcache(DEBUG_SR_SC_ARADDRCONTROL[18:15]),
        .s_axi_arid(1'b0),
        .s_axi_arlen(DEBUG_SR_SC_ARADDRCONTROL[8:1]),
        .s_axi_arlock(DEBUG_SR_SC_ARADDRCONTROL[14]),
        .s_axi_arprot(DEBUG_SR_SC_ARADDRCONTROL[21:19]),
        .s_axi_arqos(S00_AXI_ARQOS),
        .s_axi_arready(S00_AXI_ARREADY),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(DEBUG_SR_SC_ARADDRCONTROL[11:9]),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(DEBUG_SR_SC_ARADDRCONTROL[0]),
        .s_axi_awaddr(S00_AXI_AWADDR),
        .s_axi_awburst(DEBUG_SR_SC_AWADDRCONTROL[13:12]),
        .s_axi_awcache(DEBUG_SR_SC_AWADDRCONTROL[18:15]),
        .s_axi_awid(1'b0),
        .s_axi_awlen(DEBUG_SR_SC_AWADDRCONTROL[8:1]),
        .s_axi_awlock(DEBUG_SR_SC_AWADDRCONTROL[14]),
        .s_axi_awprot(DEBUG_SR_SC_AWADDRCONTROL[21:19]),
        .s_axi_awqos(S00_AXI_AWQOS),
        .s_axi_awready(S00_AXI_AWREADY),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(DEBUG_SR_SC_AWADDRCONTROL[11:9]),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(DEBUG_SR_SC_AWADDRCONTROL[0]),
        .s_axi_bid(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED [0]),
        .s_axi_bready(S00_AXI_BREADY),
        .s_axi_bresp(DEBUG_SR_SC_BRESP[2:1]),
        .s_axi_buser(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED [0]),
        .s_axi_bvalid(DEBUG_SR_SC_BRESP[0]),
        .s_axi_rdata(S00_AXI_RDATA),
        .s_axi_rid(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED [0]),
        .s_axi_rlast(DEBUG_SR_SC_RDATACONTROL[1]),
        .s_axi_rready(S00_AXI_RREADY),
        .s_axi_rresp(DEBUG_SR_SC_RDATACONTROL[3:2]),
        .s_axi_ruser(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED [0]),
        .s_axi_rvalid(DEBUG_SR_SC_RDATACONTROL[0]),
        .s_axi_wdata(S00_AXI_WDATA),
        .s_axi_wid(1'b0),
        .s_axi_wlast(DEBUG_SR_SC_WDATACONTROL[1]),
        .s_axi_wready(S00_AXI_WREADY),
        .s_axi_wstrb(DEBUG_SR_SC_WDATACONTROL[5:2]),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(DEBUG_SR_SC_WDATACONTROL[0]),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(\NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED ),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(\NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED ),
        .valid(\NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED ),
        .wr_ack(\NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED ),
        .wr_clk(1'b0),
        .wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(\NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_async_readwrite.asyncfifo_rw_i_1 
       (.I0(m_async_conv_reset),
        .I1(s_async_conv_reset),
        .O(async_conv_reset_n));
  LUT2 #(
    .INIT(4'h8)) 
    \interconnect_aresetn_pipe[1]_i_1 
       (.I0(interconnect_aresetn_resync[3]),
        .I1(interconnect_aresetn_pipe[0]),
        .O(\interconnect_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \interconnect_aresetn_pipe[2]_i_1 
       (.I0(interconnect_aresetn_resync[3]),
        .I1(interconnect_aresetn_pipe[1]),
        .O(\interconnect_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(interconnect_aresetn_resync[3]),
        .Q(interconnect_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\interconnect_aresetn_pipe[1]_i_1_n_0 ),
        .Q(interconnect_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\interconnect_aresetn_pipe[2]_i_1_n_0 ),
        .Q(interconnect_aresetn_pipe[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(interconnect_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[0]),
        .Q(interconnect_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[1]),
        .Q(interconnect_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[3] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[2]),
        .Q(interconnect_aresetn_resync[3]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_keep = "true" *) 
  FDRE m_async_conv_reset_reg
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(m_axi_reset_out_i),
        .Q(m_async_conv_reset),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_reset_out_i_inferred_i_1
       (.I0(m_axi_aresetn_pipe[2]),
        .O(m_axi_reset_out_i));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_keep = "true" *) 
  FDRE s_async_conv_reset_reg
       (.C(S00_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_reset_out_i),
        .Q(s_async_conv_reset),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_reset_out_i_inferred_i_1
       (.I0(s_axi_aresetn_pipe[2]),
        .O(s_axi_reset_out_i));
endmodule

(* ORIG_REF_NAME = "axi_interconnect_v1_7_13_axi_clock_converter" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_axi_clock_converter__parameterized0
   (DEBUG_MF_MC_AWADDRCONTROL,
    DEBUG_MF_MC_WDATACONTROL,
    DEBUG_MF_MC_BRESP,
    DEBUG_MP_MR_AWADDRCONTROL,
    M00_AXI_AWADDR,
    M00_AXI_AWQOS,
    M00_AXI_WDATA,
    DEBUG_MP_MR_WDATACONTROL,
    M00_AXI_BREADY,
    DEBUG_MF_MC_ARADDRCONTROL,
    DEBUG_MF_MC_RDATACONTROL,
    DEBUG_MF_MC_RDATA,
    DEBUG_MP_MR_ARADDRCONTROL,
    M00_AXI_ARADDR,
    M00_AXI_ARQOS,
    M00_AXI_RREADY,
    M00_AXI_ARESET_OUT_N,
    AR,
    DEBUG_MF_MC_AWADDR,
    \goreg_dm.dout_i_reg[11] ,
    m_axi_awqos,
    DEBUG_MF_MC_WDATA,
    \goreg_dm.dout_i_reg[4] ,
    ram_full_i_reg,
    M00_AXI_AWREADY,
    M00_AXI_WREADY,
    DEBUG_MC_MP_BRESP,
    DEBUG_MF_MC_ARADDR,
    \goreg_dm.dout_i_reg[11]_0 ,
    m_axi_arqos,
    ram_full_i_reg_0,
    M00_AXI_ARREADY,
    DEBUG_MC_MP_RDATACONTROL,
    M00_AXI_RDATA,
    INTERCONNECT_ACLK,
    M00_AXI_ACLK,
    out);
  output [0:0]DEBUG_MF_MC_AWADDRCONTROL;
  output [0:0]DEBUG_MF_MC_WDATACONTROL;
  output [3:0]DEBUG_MF_MC_BRESP;
  output [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  output [31:0]M00_AXI_AWADDR;
  output [3:0]M00_AXI_AWQOS;
  output [31:0]M00_AXI_WDATA;
  output [5:0]DEBUG_MP_MR_WDATACONTROL;
  output M00_AXI_BREADY;
  output [0:0]DEBUG_MF_MC_ARADDRCONTROL;
  output [4:0]DEBUG_MF_MC_RDATACONTROL;
  output [31:0]DEBUG_MF_MC_RDATA;
  output [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  output [31:0]M00_AXI_ARADDR;
  output [3:0]M00_AXI_ARQOS;
  output M00_AXI_RREADY;
  output M00_AXI_ARESET_OUT_N;
  output [0:0]AR;
  input [31:0]DEBUG_MF_MC_AWADDR;
  input [21:0]\goreg_dm.dout_i_reg[11] ;
  input [3:0]m_axi_awqos;
  input [31:0]DEBUG_MF_MC_WDATA;
  input [5:0]\goreg_dm.dout_i_reg[4] ;
  input [0:0]ram_full_i_reg;
  input M00_AXI_AWREADY;
  input M00_AXI_WREADY;
  input [6:0]DEBUG_MC_MP_BRESP;
  input [31:0]DEBUG_MF_MC_ARADDR;
  input [21:0]\goreg_dm.dout_i_reg[11]_0 ;
  input [3:0]m_axi_arqos;
  input [0:0]ram_full_i_reg_0;
  input M00_AXI_ARREADY;
  input [7:0]DEBUG_MC_MP_RDATACONTROL;
  input [31:0]M00_AXI_RDATA;
  input INTERCONNECT_ACLK;
  input M00_AXI_ACLK;
  input out;

  wire [0:0]AR;
  wire [6:0]DEBUG_MC_MP_BRESP;
  wire [7:0]DEBUG_MC_MP_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_ARADDR;
  wire [0:0]DEBUG_MF_MC_ARADDRCONTROL;
  wire [31:0]DEBUG_MF_MC_AWADDR;
  wire [0:0]DEBUG_MF_MC_AWADDRCONTROL;
  wire [3:0]DEBUG_MF_MC_BRESP;
  wire [31:0]DEBUG_MF_MC_RDATA;
  wire [4:0]DEBUG_MF_MC_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_WDATA;
  wire [0:0]DEBUG_MF_MC_WDATACONTROL;
  wire [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  wire [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  wire [5:0]DEBUG_MP_MR_WDATACONTROL;
  (* RTL_KEEP = "true" *) wire INTERCONNECT_ACLK;
  (* RTL_KEEP = "true" *) wire M00_AXI_ACLK;
  wire [31:0]M00_AXI_ARADDR;
  wire [3:0]M00_AXI_ARQOS;
  wire M00_AXI_ARREADY;
  wire [31:0]M00_AXI_AWADDR;
  wire [3:0]M00_AXI_AWQOS;
  wire M00_AXI_AWREADY;
  wire M00_AXI_BREADY;
  wire [31:0]M00_AXI_RDATA;
  wire M00_AXI_RREADY;
  wire [31:0]M00_AXI_WDATA;
  wire M00_AXI_WREADY;
  wire async_conv_reset_n;
  wire \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ;
  wire \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ;
  wire \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ;
  wire \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ;
  wire [21:0]\goreg_dm.dout_i_reg[11] ;
  wire [21:0]\goreg_dm.dout_i_reg[11]_0 ;
  wire [5:0]\goreg_dm.dout_i_reg[4] ;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]interconnect_aresetn_pipe;
  wire \interconnect_aresetn_pipe[1]_i_1_n_0 ;
  wire \interconnect_aresetn_pipe[2]_i_1_n_0 ;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]interconnect_aresetn_resync;
  (* RTL_KEEP = "true" *) (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) 
  (* shreg_extract = "no" *) (* syn_keep = "true" *) wire m_async_conv_reset;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]m_axi_aresetn_pipe;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]m_axi_aresetn_resync;
  wire [3:0]m_axi_arqos;
  wire [3:0]m_axi_awqos;
  wire m_axi_reset_out_i;
  wire out;
  wire [0:0]ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  (* RTL_KEEP = "true" *) (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) 
  (* shreg_extract = "no" *) (* syn_keep = "true" *) wire s_async_conv_reset;
  (* async_reg = "yes" *) (* shreg_extract = "no" *) wire [2:0]s_axi_aresetn_pipe;
  (* async_reg = "yes" *) (* equivalent_register_removal = "no" *) (* shreg_extract = "no" *) wire [3:0]s_axi_aresetn_resync;
  wire s_axi_reset_out_i;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED ;
  wire \NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED ;
  wire [17:0]\NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED ;
  wire [63:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED ;
  wire [3:0]\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED ;
  wire [3:1]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED ;
  wire [3:1]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED ;
  wire [0:0]\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED ;
  wire [9:0]\NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED ;

  assign M00_AXI_ARESET_OUT_N = m_axi_aresetn_pipe[2];
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1 
       (.I0(m_axi_aresetn_resync[3]),
        .I1(m_axi_aresetn_pipe[0]),
        .O(\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1 
       (.I0(m_axi_aresetn_resync[3]),
        .I1(m_axi_aresetn_pipe[1]),
        .O(\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[0] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .D(m_axi_aresetn_resync[3]),
        .Q(m_axi_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[1] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.m_axi_aresetn_pipe[1]_i_1_n_0 ),
        .Q(m_axi_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.m_axi_aresetn_pipe_reg[2] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.m_axi_aresetn_pipe[2]_i_1_n_0 ),
        .Q(m_axi_aresetn_pipe[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[0] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(m_axi_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[1] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[0]),
        .Q(m_axi_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[2] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[1]),
        .Q(m_axi_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.m_axi_aresetn_resync_reg[3] 
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(m_axi_aresetn_resync[2]),
        .Q(m_axi_aresetn_resync[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1 
       (.I0(s_axi_aresetn_resync[3]),
        .I1(s_axi_aresetn_pipe[0]),
        .O(\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1 
       (.I0(s_axi_aresetn_resync[3]),
        .I1(s_axi_aresetn_pipe[1]),
        .O(\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(s_axi_aresetn_resync[3]),
        .Q(s_axi_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.s_axi_aresetn_pipe[1]_i_1_n_0 ),
        .Q(s_axi_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_aresetn_sync.s_axi_aresetn_pipe_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\gen_aresetn_sync.s_axi_aresetn_pipe[2]_i_1_n_0 ),
        .Q(s_axi_aresetn_pipe[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(s_axi_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[0]),
        .Q(s_axi_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[1]),
        .Q(s_axi_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \gen_aresetn_sync.s_axi_aresetn_resync_reg[3] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(s_axi_aresetn_resync[2]),
        .Q(s_axi_aresetn_resync[3]));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "4" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "18" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "66" *) 
  (* C_DIN_WIDTH_RDCH = "39" *) 
  (* C_DIN_WIDTH_WACH = "66" *) 
  (* C_DIN_WIDTH_WDCH = "37" *) 
  (* C_DIN_WIDTH_WRCH = "6" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "18" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "rtl" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "1" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "12" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "12" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "2" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1021" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "29" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "31" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "32" *) 
  (* C_WR_DEPTH_RACH = "32" *) 
  (* C_WR_DEPTH_RDCH = "32" *) 
  (* C_WR_DEPTH_WACH = "32" *) 
  (* C_WR_DEPTH_WDCH = "32" *) 
  (* C_WR_DEPTH_WRCH = "32" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
  (* C_WR_PNTR_WIDTH_RACH = "5" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "5" *) 
  (* C_WR_PNTR_WIDTH_WACH = "5" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "5" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "5" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  axi_interconnect_0fifo_generator_v13_1_4__parameterized0 \gen_async_readwrite.asyncfifo_rw 
       (.almost_empty(\NLW_gen_async_readwrite.asyncfifo_rw_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_async_readwrite.asyncfifo_rw_almost_full_UNCONNECTED ),
        .axi_ar_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_data_count_UNCONNECTED [5:0]),
        .axi_ar_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_dbiterr_UNCONNECTED ),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_overflow_UNCONNECTED ),
        .axi_ar_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_empty_UNCONNECTED ),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_prog_full_UNCONNECTED ),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_rd_data_count_UNCONNECTED [5:0]),
        .axi_ar_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_sbiterr_UNCONNECTED ),
        .axi_ar_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_underflow_UNCONNECTED ),
        .axi_ar_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_ar_wr_data_count_UNCONNECTED [5:0]),
        .axi_aw_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_data_count_UNCONNECTED [5:0]),
        .axi_aw_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_dbiterr_UNCONNECTED ),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_overflow_UNCONNECTED ),
        .axi_aw_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_empty_UNCONNECTED ),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_prog_full_UNCONNECTED ),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_rd_data_count_UNCONNECTED [5:0]),
        .axi_aw_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_sbiterr_UNCONNECTED ),
        .axi_aw_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_underflow_UNCONNECTED ),
        .axi_aw_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_aw_wr_data_count_UNCONNECTED [5:0]),
        .axi_b_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_data_count_UNCONNECTED [5:0]),
        .axi_b_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_dbiterr_UNCONNECTED ),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_overflow_UNCONNECTED ),
        .axi_b_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_empty_UNCONNECTED ),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_prog_full_UNCONNECTED ),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_rd_data_count_UNCONNECTED [5:0]),
        .axi_b_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_sbiterr_UNCONNECTED ),
        .axi_b_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_underflow_UNCONNECTED ),
        .axi_b_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_b_wr_data_count_UNCONNECTED [5:0]),
        .axi_r_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_data_count_UNCONNECTED [5:0]),
        .axi_r_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_dbiterr_UNCONNECTED ),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_overflow_UNCONNECTED ),
        .axi_r_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_empty_UNCONNECTED ),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_prog_full_UNCONNECTED ),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_rd_data_count_UNCONNECTED [5:0]),
        .axi_r_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_sbiterr_UNCONNECTED ),
        .axi_r_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_underflow_UNCONNECTED ),
        .axi_r_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_r_wr_data_count_UNCONNECTED [5:0]),
        .axi_w_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_data_count_UNCONNECTED [5:0]),
        .axi_w_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_dbiterr_UNCONNECTED ),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_overflow_UNCONNECTED ),
        .axi_w_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_empty_UNCONNECTED ),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_prog_full_UNCONNECTED ),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_rd_data_count_UNCONNECTED [5:0]),
        .axi_w_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_sbiterr_UNCONNECTED ),
        .axi_w_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_underflow_UNCONNECTED ),
        .axi_w_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axi_w_wr_data_count_UNCONNECTED [5:0]),
        .axis_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_data_count_UNCONNECTED [5:0]),
        .axis_dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axis_dbiterr_UNCONNECTED ),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(\NLW_gen_async_readwrite.asyncfifo_rw_axis_overflow_UNCONNECTED ),
        .axis_prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_empty_UNCONNECTED ),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_axis_prog_full_UNCONNECTED ),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_rd_data_count_UNCONNECTED [5:0]),
        .axis_sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_axis_sbiterr_UNCONNECTED ),
        .axis_underflow(\NLW_gen_async_readwrite.asyncfifo_rw_axis_underflow_UNCONNECTED ),
        .axis_wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_axis_wr_data_count_UNCONNECTED [5:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(\NLW_gen_async_readwrite.asyncfifo_rw_data_count_UNCONNECTED [9:0]),
        .dbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(\NLW_gen_async_readwrite.asyncfifo_rw_dout_UNCONNECTED [17:0]),
        .empty(\NLW_gen_async_readwrite.asyncfifo_rw_empty_UNCONNECTED ),
        .full(\NLW_gen_async_readwrite.asyncfifo_rw_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(M00_AXI_ACLK),
        .m_aclk_en(1'b1),
        .m_axi_araddr(M00_AXI_ARADDR),
        .m_axi_arburst(DEBUG_MP_MR_ARADDRCONTROL[13:12]),
        .m_axi_arcache(DEBUG_MP_MR_ARADDRCONTROL[18:15]),
        .m_axi_arid(DEBUG_MP_MR_ARADDRCONTROL[25:22]),
        .m_axi_arlen(DEBUG_MP_MR_ARADDRCONTROL[8:1]),
        .m_axi_arlock(DEBUG_MP_MR_ARADDRCONTROL[14]),
        .m_axi_arprot(DEBUG_MP_MR_ARADDRCONTROL[21:19]),
        .m_axi_arqos(M00_AXI_ARQOS),
        .m_axi_arready(M00_AXI_ARREADY),
        .m_axi_arregion(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_arregion_UNCONNECTED [3:0]),
        .m_axi_arsize(DEBUG_MP_MR_ARADDRCONTROL[11:9]),
        .m_axi_aruser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_aruser_UNCONNECTED [0]),
        .m_axi_arvalid(DEBUG_MP_MR_ARADDRCONTROL[0]),
        .m_axi_awaddr(M00_AXI_AWADDR),
        .m_axi_awburst(DEBUG_MP_MR_AWADDRCONTROL[13:12]),
        .m_axi_awcache(DEBUG_MP_MR_AWADDRCONTROL[18:15]),
        .m_axi_awid(DEBUG_MP_MR_AWADDRCONTROL[25:22]),
        .m_axi_awlen(DEBUG_MP_MR_AWADDRCONTROL[8:1]),
        .m_axi_awlock(DEBUG_MP_MR_AWADDRCONTROL[14]),
        .m_axi_awprot(DEBUG_MP_MR_AWADDRCONTROL[21:19]),
        .m_axi_awqos(M00_AXI_AWQOS),
        .m_axi_awready(M00_AXI_AWREADY),
        .m_axi_awregion(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awregion_UNCONNECTED [3:0]),
        .m_axi_awsize(DEBUG_MP_MR_AWADDRCONTROL[11:9]),
        .m_axi_awuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_awuser_UNCONNECTED [0]),
        .m_axi_awvalid(DEBUG_MP_MR_AWADDRCONTROL[0]),
        .m_axi_bid(DEBUG_MC_MP_BRESP[6:3]),
        .m_axi_bready(M00_AXI_BREADY),
        .m_axi_bresp(DEBUG_MC_MP_BRESP[2:1]),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(DEBUG_MC_MP_BRESP[0]),
        .m_axi_rdata(M00_AXI_RDATA),
        .m_axi_rid(DEBUG_MC_MP_RDATACONTROL[7:4]),
        .m_axi_rlast(DEBUG_MC_MP_RDATACONTROL[1]),
        .m_axi_rready(M00_AXI_RREADY),
        .m_axi_rresp(DEBUG_MC_MP_RDATACONTROL[3:2]),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(DEBUG_MC_MP_RDATACONTROL[0]),
        .m_axi_wdata(M00_AXI_WDATA),
        .m_axi_wid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wid_UNCONNECTED [3:0]),
        .m_axi_wlast(DEBUG_MP_MR_WDATACONTROL[1]),
        .m_axi_wready(M00_AXI_WREADY),
        .m_axi_wstrb(DEBUG_MP_MR_WDATACONTROL[5:2]),
        .m_axi_wuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axi_wuser_UNCONNECTED [0]),
        .m_axi_wvalid(DEBUG_MP_MR_WDATACONTROL[0]),
        .m_axis_tdata(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdata_UNCONNECTED [63:0]),
        .m_axis_tdest(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tdest_UNCONNECTED [3:0]),
        .m_axis_tid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tid_UNCONNECTED [3:0]),
        .m_axis_tkeep(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tkeep_UNCONNECTED [3:0]),
        .m_axis_tlast(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tstrb_UNCONNECTED [3:0]),
        .m_axis_tuser(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tuser_UNCONNECTED [3:0]),
        .m_axis_tvalid(\NLW_gen_async_readwrite.asyncfifo_rw_m_axis_tvalid_UNCONNECTED ),
        .overflow(\NLW_gen_async_readwrite.asyncfifo_rw_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_async_readwrite.asyncfifo_rw_prog_empty_UNCONNECTED ),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(\NLW_gen_async_readwrite.asyncfifo_rw_prog_full_UNCONNECTED ),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_rd_data_count_UNCONNECTED [9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(\NLW_gen_async_readwrite.asyncfifo_rw_rd_rst_busy_UNCONNECTED ),
        .rst(1'b0),
        .s_aclk(INTERCONNECT_ACLK),
        .s_aclk_en(1'b1),
        .s_aresetn(async_conv_reset_n),
        .s_axi_araddr(DEBUG_MF_MC_ARADDR),
        .s_axi_arburst(\goreg_dm.dout_i_reg[11]_0 [13:12]),
        .s_axi_arcache(\goreg_dm.dout_i_reg[11]_0 [18:15]),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen(\goreg_dm.dout_i_reg[11]_0 [8:1]),
        .s_axi_arlock(\goreg_dm.dout_i_reg[11]_0 [14]),
        .s_axi_arprot(\goreg_dm.dout_i_reg[11]_0 [21:19]),
        .s_axi_arqos(m_axi_arqos),
        .s_axi_arready(DEBUG_MF_MC_ARADDRCONTROL),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(\goreg_dm.dout_i_reg[11]_0 [11:9]),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(\goreg_dm.dout_i_reg[11]_0 [0]),
        .s_axi_awaddr(DEBUG_MF_MC_AWADDR),
        .s_axi_awburst(\goreg_dm.dout_i_reg[11] [13:12]),
        .s_axi_awcache(\goreg_dm.dout_i_reg[11] [18:15]),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen(\goreg_dm.dout_i_reg[11] [8:1]),
        .s_axi_awlock(\goreg_dm.dout_i_reg[11] [14]),
        .s_axi_awprot(\goreg_dm.dout_i_reg[11] [21:19]),
        .s_axi_awqos(m_axi_awqos),
        .s_axi_awready(DEBUG_MF_MC_AWADDRCONTROL),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(\goreg_dm.dout_i_reg[11] [11:9]),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(\goreg_dm.dout_i_reg[11] [0]),
        .s_axi_bid({\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_bid_UNCONNECTED [3:1],DEBUG_MF_MC_BRESP[3]}),
        .s_axi_bready(ram_full_i_reg),
        .s_axi_bresp(DEBUG_MF_MC_BRESP[2:1]),
        .s_axi_buser(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_buser_UNCONNECTED [0]),
        .s_axi_bvalid(DEBUG_MF_MC_BRESP[0]),
        .s_axi_rdata(DEBUG_MF_MC_RDATA),
        .s_axi_rid({\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_rid_UNCONNECTED [3:1],DEBUG_MF_MC_RDATACONTROL[4]}),
        .s_axi_rlast(DEBUG_MF_MC_RDATACONTROL[1]),
        .s_axi_rready(ram_full_i_reg_0),
        .s_axi_rresp(DEBUG_MF_MC_RDATACONTROL[3:2]),
        .s_axi_ruser(\NLW_gen_async_readwrite.asyncfifo_rw_s_axi_ruser_UNCONNECTED [0]),
        .s_axi_rvalid(DEBUG_MF_MC_RDATACONTROL[0]),
        .s_axi_wdata(DEBUG_MF_MC_WDATA),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(\goreg_dm.dout_i_reg[4] [1]),
        .s_axi_wready(DEBUG_MF_MC_WDATACONTROL),
        .s_axi_wstrb(\goreg_dm.dout_i_reg[4] [5:2]),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(\goreg_dm.dout_i_reg[4] [0]),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(\NLW_gen_async_readwrite.asyncfifo_rw_s_axis_tready_UNCONNECTED ),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(\NLW_gen_async_readwrite.asyncfifo_rw_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(\NLW_gen_async_readwrite.asyncfifo_rw_underflow_UNCONNECTED ),
        .valid(\NLW_gen_async_readwrite.asyncfifo_rw_valid_UNCONNECTED ),
        .wr_ack(\NLW_gen_async_readwrite.asyncfifo_rw_wr_ack_UNCONNECTED ),
        .wr_clk(1'b0),
        .wr_data_count(\NLW_gen_async_readwrite.asyncfifo_rw_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(\NLW_gen_async_readwrite.asyncfifo_rw_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_async_readwrite.asyncfifo_rw_i_1__0 
       (.I0(m_async_conv_reset),
        .I1(s_async_conv_reset),
        .O(async_conv_reset_n));
  LUT2 #(
    .INIT(4'h8)) 
    \interconnect_aresetn_pipe[1]_i_1 
       (.I0(interconnect_aresetn_resync[3]),
        .I1(interconnect_aresetn_pipe[0]),
        .O(\interconnect_aresetn_pipe[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \interconnect_aresetn_pipe[2]_i_1 
       (.I0(interconnect_aresetn_resync[3]),
        .I1(interconnect_aresetn_pipe[1]),
        .O(\interconnect_aresetn_pipe[2]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(interconnect_aresetn_resync[3]),
        .Q(interconnect_aresetn_pipe[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\interconnect_aresetn_pipe[1]_i_1_n_0 ),
        .Q(interconnect_aresetn_pipe[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \interconnect_aresetn_pipe_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(\interconnect_aresetn_pipe[2]_i_1_n_0 ),
        .Q(interconnect_aresetn_pipe[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \interconnect_aresetn_resync[3]_i_1 
       (.I0(out),
        .O(AR));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[0] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(interconnect_aresetn_resync[0]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[1] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[0]),
        .Q(interconnect_aresetn_resync[1]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[2] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[1]),
        .Q(interconnect_aresetn_resync[2]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE \interconnect_aresetn_resync_reg[3] 
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .CLR(AR),
        .D(interconnect_aresetn_resync[2]),
        .Q(interconnect_aresetn_resync[3]));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_keep = "true" *) 
  FDRE m_async_conv_reset_reg
       (.C(M00_AXI_ACLK),
        .CE(1'b1),
        .D(m_axi_reset_out_i),
        .Q(m_async_conv_reset),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_reset_out_i_inferred_i_1__0
       (.I0(m_axi_aresetn_pipe[2]),
        .O(m_axi_reset_out_i));
  (* ASYNC_REG *) 
  (* IOB = "FALSE" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* equivalent_register_removal = "no" *) 
  (* syn_keep = "true" *) 
  FDRE s_async_conv_reset_reg
       (.C(INTERCONNECT_ACLK),
        .CE(1'b1),
        .D(s_axi_reset_out_i),
        .Q(s_async_conv_reset),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_reset_out_i_inferred_i_1__0
       (.I0(s_axi_aresetn_pipe[2]),
        .O(s_axi_reset_out_i));
endmodule

(* ORIG_REF_NAME = "axi_interconnect_v1_7_13_axi_interconnect" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_axi_interconnect
   (S00_AXI_AWREADY,
    S00_AXI_WREADY,
    DEBUG_SR_SC_BRESP,
    S00_AXI_ARREADY,
    S00_AXI_RDATA,
    DEBUG_SR_SC_RDATACONTROL,
    S00_AXI_ARESET_OUT_N,
    DEBUG_MP_MR_AWADDRCONTROL,
    M00_AXI_AWADDR,
    M00_AXI_AWQOS,
    M00_AXI_WDATA,
    DEBUG_MP_MR_WDATACONTROL,
    M00_AXI_BREADY,
    DEBUG_MP_MR_ARADDRCONTROL,
    M00_AXI_ARADDR,
    M00_AXI_ARQOS,
    M00_AXI_RREADY,
    M00_AXI_ARESET_OUT_N,
    S00_AXI_AWADDR,
    DEBUG_SR_SC_AWADDRCONTROL,
    S00_AXI_AWQOS,
    S00_AXI_WDATA,
    DEBUG_SR_SC_WDATACONTROL,
    S00_AXI_BREADY,
    S00_AXI_ARADDR,
    DEBUG_SR_SC_ARADDRCONTROL,
    S00_AXI_ARQOS,
    S00_AXI_RREADY,
    S00_AXI_ACLK,
    INTERCONNECT_ACLK,
    M00_AXI_AWREADY,
    M00_AXI_WREADY,
    DEBUG_MC_MP_BRESP,
    M00_AXI_ARREADY,
    DEBUG_MC_MP_RDATACONTROL,
    M00_AXI_RDATA,
    M00_AXI_ACLK,
    INTERCONNECT_ARESETN);
  output S00_AXI_AWREADY;
  output S00_AXI_WREADY;
  output [2:0]DEBUG_SR_SC_BRESP;
  output S00_AXI_ARREADY;
  output [31:0]S00_AXI_RDATA;
  output [3:0]DEBUG_SR_SC_RDATACONTROL;
  output S00_AXI_ARESET_OUT_N;
  output [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  output [31:0]M00_AXI_AWADDR;
  output [3:0]M00_AXI_AWQOS;
  output [31:0]M00_AXI_WDATA;
  output [5:0]DEBUG_MP_MR_WDATACONTROL;
  output M00_AXI_BREADY;
  output [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  output [31:0]M00_AXI_ARADDR;
  output [3:0]M00_AXI_ARQOS;
  output M00_AXI_RREADY;
  output M00_AXI_ARESET_OUT_N;
  input [31:0]S00_AXI_AWADDR;
  input [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  input [3:0]S00_AXI_AWQOS;
  input [31:0]S00_AXI_WDATA;
  input [5:0]DEBUG_SR_SC_WDATACONTROL;
  input S00_AXI_BREADY;
  input [31:0]S00_AXI_ARADDR;
  input [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  input [3:0]S00_AXI_ARQOS;
  input S00_AXI_RREADY;
  input S00_AXI_ACLK;
  input INTERCONNECT_ACLK;
  input M00_AXI_AWREADY;
  input M00_AXI_WREADY;
  input [6:0]DEBUG_MC_MP_BRESP;
  input M00_AXI_ARREADY;
  input [7:0]DEBUG_MC_MP_RDATACONTROL;
  input [31:0]M00_AXI_RDATA;
  input M00_AXI_ACLK;
  input INTERCONNECT_ARESETN;

  wire [6:0]DEBUG_MC_MP_BRESP;
  wire [7:0]DEBUG_MC_MP_RDATACONTROL;
  wire [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  wire [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  wire [5:0]DEBUG_MP_MR_WDATACONTROL;
  wire [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  wire [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  wire [2:0]DEBUG_SR_SC_BRESP;
  wire [3:0]DEBUG_SR_SC_RDATACONTROL;
  wire [5:0]DEBUG_SR_SC_WDATACONTROL;
  wire INTERCONNECT_ACLK;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire INTERCONNECT_ARESETN;
  wire M00_AXI_ACLK;
  wire [31:0]M00_AXI_ARADDR;
  wire M00_AXI_ARESET_OUT_N;
  wire [3:0]M00_AXI_ARQOS;
  wire M00_AXI_ARREADY;
  wire [31:0]M00_AXI_AWADDR;
  wire [3:0]M00_AXI_AWQOS;
  wire M00_AXI_AWREADY;
  wire M00_AXI_BREADY;
  wire [31:0]M00_AXI_RDATA;
  wire M00_AXI_RREADY;
  wire [31:0]M00_AXI_WDATA;
  wire M00_AXI_WREADY;
  wire S00_AXI_ACLK;
  wire [31:0]S00_AXI_ARADDR;
  wire S00_AXI_ARESET_OUT_N;
  wire [3:0]S00_AXI_ARQOS;
  wire S00_AXI_ARREADY;
  wire [31:0]S00_AXI_AWADDR;
  wire [3:0]S00_AXI_AWQOS;
  wire S00_AXI_AWREADY;
  wire S00_AXI_BREADY;
  wire [31:0]S00_AXI_RDATA;
  wire S00_AXI_RREADY;
  wire [31:0]S00_AXI_WDATA;
  wire S00_AXI_WREADY;
  wire interconnect_areset_i;
  wire mi_converter_bank_n_0;
  wire mi_converter_bank_n_1;
  wire mi_converter_bank_n_107;
  wire mi_converter_bank_n_108;
  wire mi_converter_bank_n_109;
  wire mi_converter_bank_n_110;
  wire mi_converter_bank_n_111;
  wire mi_converter_bank_n_112;
  wire mi_converter_bank_n_113;
  wire mi_converter_bank_n_114;
  wire mi_converter_bank_n_115;
  wire mi_converter_bank_n_116;
  wire mi_converter_bank_n_117;
  wire mi_converter_bank_n_118;
  wire mi_converter_bank_n_119;
  wire mi_converter_bank_n_120;
  wire mi_converter_bank_n_121;
  wire mi_converter_bank_n_122;
  wire mi_converter_bank_n_123;
  wire mi_converter_bank_n_124;
  wire mi_converter_bank_n_125;
  wire mi_converter_bank_n_126;
  wire mi_converter_bank_n_127;
  wire mi_converter_bank_n_128;
  wire mi_converter_bank_n_129;
  wire mi_converter_bank_n_130;
  wire mi_converter_bank_n_131;
  wire mi_converter_bank_n_132;
  wire mi_converter_bank_n_133;
  wire mi_converter_bank_n_134;
  wire mi_converter_bank_n_135;
  wire mi_converter_bank_n_136;
  wire mi_converter_bank_n_137;
  wire mi_converter_bank_n_138;
  wire mi_converter_bank_n_139;
  wire mi_converter_bank_n_140;
  wire mi_converter_bank_n_141;
  wire mi_converter_bank_n_142;
  wire mi_converter_bank_n_143;
  wire mi_converter_bank_n_144;
  wire mi_converter_bank_n_2;
  wire mi_converter_bank_n_3;
  wire mi_converter_bank_n_4;
  wire mi_converter_bank_n_5;
  wire [3:0]sc_sf_arqos;
  wire [3:0]sc_sf_awqos;
  wire si_converter_bank_n_10;
  wire si_converter_bank_n_100;
  wire si_converter_bank_n_101;
  wire si_converter_bank_n_11;
  wire si_converter_bank_n_12;
  wire si_converter_bank_n_13;
  wire si_converter_bank_n_139;
  wire si_converter_bank_n_14;
  wire si_converter_bank_n_140;
  wire si_converter_bank_n_141;
  wire si_converter_bank_n_142;
  wire si_converter_bank_n_143;
  wire si_converter_bank_n_144;
  wire si_converter_bank_n_145;
  wire si_converter_bank_n_146;
  wire si_converter_bank_n_147;
  wire si_converter_bank_n_148;
  wire si_converter_bank_n_149;
  wire si_converter_bank_n_15;
  wire si_converter_bank_n_150;
  wire si_converter_bank_n_151;
  wire si_converter_bank_n_152;
  wire si_converter_bank_n_153;
  wire si_converter_bank_n_154;
  wire si_converter_bank_n_155;
  wire si_converter_bank_n_156;
  wire si_converter_bank_n_157;
  wire si_converter_bank_n_158;
  wire si_converter_bank_n_159;
  wire si_converter_bank_n_16;
  wire si_converter_bank_n_160;
  wire si_converter_bank_n_161;
  wire si_converter_bank_n_162;
  wire si_converter_bank_n_163;
  wire si_converter_bank_n_164;
  wire si_converter_bank_n_165;
  wire si_converter_bank_n_166;
  wire si_converter_bank_n_167;
  wire si_converter_bank_n_168;
  wire si_converter_bank_n_169;
  wire si_converter_bank_n_17;
  wire si_converter_bank_n_170;
  wire si_converter_bank_n_171;
  wire si_converter_bank_n_172;
  wire si_converter_bank_n_173;
  wire si_converter_bank_n_174;
  wire si_converter_bank_n_175;
  wire si_converter_bank_n_176;
  wire si_converter_bank_n_177;
  wire si_converter_bank_n_178;
  wire si_converter_bank_n_179;
  wire si_converter_bank_n_18;
  wire si_converter_bank_n_180;
  wire si_converter_bank_n_181;
  wire si_converter_bank_n_182;
  wire si_converter_bank_n_183;
  wire si_converter_bank_n_184;
  wire si_converter_bank_n_185;
  wire si_converter_bank_n_186;
  wire si_converter_bank_n_187;
  wire si_converter_bank_n_188;
  wire si_converter_bank_n_189;
  wire si_converter_bank_n_19;
  wire si_converter_bank_n_190;
  wire si_converter_bank_n_191;
  wire si_converter_bank_n_192;
  wire si_converter_bank_n_197;
  wire si_converter_bank_n_20;
  wire si_converter_bank_n_21;
  wire si_converter_bank_n_22;
  wire si_converter_bank_n_23;
  wire si_converter_bank_n_24;
  wire si_converter_bank_n_25;
  wire si_converter_bank_n_26;
  wire si_converter_bank_n_27;
  wire si_converter_bank_n_28;
  wire si_converter_bank_n_29;
  wire si_converter_bank_n_30;
  wire si_converter_bank_n_31;
  wire si_converter_bank_n_32;
  wire si_converter_bank_n_33;
  wire si_converter_bank_n_34;
  wire si_converter_bank_n_35;
  wire si_converter_bank_n_36;
  wire si_converter_bank_n_37;
  wire si_converter_bank_n_38;
  wire si_converter_bank_n_39;
  wire si_converter_bank_n_40;
  wire si_converter_bank_n_41;
  wire si_converter_bank_n_42;
  wire si_converter_bank_n_43;
  wire si_converter_bank_n_44;
  wire si_converter_bank_n_45;
  wire si_converter_bank_n_46;
  wire si_converter_bank_n_47;
  wire si_converter_bank_n_48;
  wire si_converter_bank_n_49;
  wire si_converter_bank_n_5;
  wire si_converter_bank_n_50;
  wire si_converter_bank_n_51;
  wire si_converter_bank_n_52;
  wire si_converter_bank_n_53;
  wire si_converter_bank_n_54;
  wire si_converter_bank_n_55;
  wire si_converter_bank_n_56;
  wire si_converter_bank_n_57;
  wire si_converter_bank_n_58;
  wire si_converter_bank_n_6;
  wire si_converter_bank_n_63;
  wire si_converter_bank_n_64;
  wire si_converter_bank_n_65;
  wire si_converter_bank_n_66;
  wire si_converter_bank_n_67;
  wire si_converter_bank_n_68;
  wire si_converter_bank_n_69;
  wire si_converter_bank_n_7;
  wire si_converter_bank_n_70;
  wire si_converter_bank_n_71;
  wire si_converter_bank_n_72;
  wire si_converter_bank_n_73;
  wire si_converter_bank_n_74;
  wire si_converter_bank_n_75;
  wire si_converter_bank_n_76;
  wire si_converter_bank_n_77;
  wire si_converter_bank_n_78;
  wire si_converter_bank_n_79;
  wire si_converter_bank_n_8;
  wire si_converter_bank_n_80;
  wire si_converter_bank_n_81;
  wire si_converter_bank_n_82;
  wire si_converter_bank_n_83;
  wire si_converter_bank_n_84;
  wire si_converter_bank_n_85;
  wire si_converter_bank_n_86;
  wire si_converter_bank_n_87;
  wire si_converter_bank_n_88;
  wire si_converter_bank_n_89;
  wire si_converter_bank_n_9;
  wire si_converter_bank_n_90;
  wire si_converter_bank_n_91;
  wire si_converter_bank_n_92;
  wire si_converter_bank_n_93;
  wire si_converter_bank_n_94;
  wire si_converter_bank_n_95;
  wire si_converter_bank_n_96;
  wire si_converter_bank_n_97;
  wire si_converter_bank_n_98;
  wire si_converter_bank_n_99;

  axi_interconnect_0axi_interconnect_v1_7_13_converter_bank__parameterized0 mi_converter_bank
       (.AR(interconnect_areset_i),
        .DEBUG_MC_MP_BRESP(DEBUG_MC_MP_BRESP),
        .DEBUG_MC_MP_RDATACONTROL(DEBUG_MC_MP_RDATACONTROL),
        .DEBUG_MF_MC_ARADDR({si_converter_bank_n_139,si_converter_bank_n_140,si_converter_bank_n_141,si_converter_bank_n_142,si_converter_bank_n_143,si_converter_bank_n_144,si_converter_bank_n_145,si_converter_bank_n_146,si_converter_bank_n_147,si_converter_bank_n_148,si_converter_bank_n_149,si_converter_bank_n_150,si_converter_bank_n_151,si_converter_bank_n_152,si_converter_bank_n_153,si_converter_bank_n_154,si_converter_bank_n_155,si_converter_bank_n_156,si_converter_bank_n_157,si_converter_bank_n_158,si_converter_bank_n_159,si_converter_bank_n_160,si_converter_bank_n_161,si_converter_bank_n_162,si_converter_bank_n_163,si_converter_bank_n_164,si_converter_bank_n_165,si_converter_bank_n_166,si_converter_bank_n_167,si_converter_bank_n_168,si_converter_bank_n_169,si_converter_bank_n_170}),
        .DEBUG_MF_MC_ARADDRCONTROL(mi_converter_bank_n_107),
        .DEBUG_MF_MC_AWADDR({si_converter_bank_n_5,si_converter_bank_n_6,si_converter_bank_n_7,si_converter_bank_n_8,si_converter_bank_n_9,si_converter_bank_n_10,si_converter_bank_n_11,si_converter_bank_n_12,si_converter_bank_n_13,si_converter_bank_n_14,si_converter_bank_n_15,si_converter_bank_n_16,si_converter_bank_n_17,si_converter_bank_n_18,si_converter_bank_n_19,si_converter_bank_n_20,si_converter_bank_n_21,si_converter_bank_n_22,si_converter_bank_n_23,si_converter_bank_n_24,si_converter_bank_n_25,si_converter_bank_n_26,si_converter_bank_n_27,si_converter_bank_n_28,si_converter_bank_n_29,si_converter_bank_n_30,si_converter_bank_n_31,si_converter_bank_n_32,si_converter_bank_n_33,si_converter_bank_n_34,si_converter_bank_n_35,si_converter_bank_n_36}),
        .DEBUG_MF_MC_AWADDRCONTROL(mi_converter_bank_n_0),
        .DEBUG_MF_MC_BRESP({mi_converter_bank_n_2,mi_converter_bank_n_3,mi_converter_bank_n_4,mi_converter_bank_n_5}),
        .DEBUG_MF_MC_RDATA({mi_converter_bank_n_113,mi_converter_bank_n_114,mi_converter_bank_n_115,mi_converter_bank_n_116,mi_converter_bank_n_117,mi_converter_bank_n_118,mi_converter_bank_n_119,mi_converter_bank_n_120,mi_converter_bank_n_121,mi_converter_bank_n_122,mi_converter_bank_n_123,mi_converter_bank_n_124,mi_converter_bank_n_125,mi_converter_bank_n_126,mi_converter_bank_n_127,mi_converter_bank_n_128,mi_converter_bank_n_129,mi_converter_bank_n_130,mi_converter_bank_n_131,mi_converter_bank_n_132,mi_converter_bank_n_133,mi_converter_bank_n_134,mi_converter_bank_n_135,mi_converter_bank_n_136,mi_converter_bank_n_137,mi_converter_bank_n_138,mi_converter_bank_n_139,mi_converter_bank_n_140,mi_converter_bank_n_141,mi_converter_bank_n_142,mi_converter_bank_n_143,mi_converter_bank_n_144}),
        .DEBUG_MF_MC_RDATACONTROL({mi_converter_bank_n_108,mi_converter_bank_n_109,mi_converter_bank_n_110,mi_converter_bank_n_111,mi_converter_bank_n_112}),
        .DEBUG_MF_MC_WDATA({si_converter_bank_n_63,si_converter_bank_n_64,si_converter_bank_n_65,si_converter_bank_n_66,si_converter_bank_n_67,si_converter_bank_n_68,si_converter_bank_n_69,si_converter_bank_n_70,si_converter_bank_n_71,si_converter_bank_n_72,si_converter_bank_n_73,si_converter_bank_n_74,si_converter_bank_n_75,si_converter_bank_n_76,si_converter_bank_n_77,si_converter_bank_n_78,si_converter_bank_n_79,si_converter_bank_n_80,si_converter_bank_n_81,si_converter_bank_n_82,si_converter_bank_n_83,si_converter_bank_n_84,si_converter_bank_n_85,si_converter_bank_n_86,si_converter_bank_n_87,si_converter_bank_n_88,si_converter_bank_n_89,si_converter_bank_n_90,si_converter_bank_n_91,si_converter_bank_n_92,si_converter_bank_n_93,si_converter_bank_n_94}),
        .DEBUG_MF_MC_WDATACONTROL(mi_converter_bank_n_1),
        .DEBUG_MP_MR_ARADDRCONTROL(DEBUG_MP_MR_ARADDRCONTROL),
        .DEBUG_MP_MR_AWADDRCONTROL(DEBUG_MP_MR_AWADDRCONTROL),
        .DEBUG_MP_MR_WDATACONTROL(DEBUG_MP_MR_WDATACONTROL),
        .INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .M00_AXI_ACLK(M00_AXI_ACLK),
        .M00_AXI_ARADDR(M00_AXI_ARADDR),
        .M00_AXI_ARESET_OUT_N(M00_AXI_ARESET_OUT_N),
        .M00_AXI_ARQOS(M00_AXI_ARQOS),
        .M00_AXI_ARREADY(M00_AXI_ARREADY),
        .M00_AXI_AWADDR(M00_AXI_AWADDR),
        .M00_AXI_AWQOS(M00_AXI_AWQOS),
        .M00_AXI_AWREADY(M00_AXI_AWREADY),
        .M00_AXI_BREADY(M00_AXI_BREADY),
        .M00_AXI_RDATA(M00_AXI_RDATA),
        .M00_AXI_RREADY(M00_AXI_RREADY),
        .M00_AXI_WDATA(M00_AXI_WDATA),
        .M00_AXI_WREADY(M00_AXI_WREADY),
        .\goreg_dm.dout_i_reg[11] ({si_converter_bank_n_37,si_converter_bank_n_38,si_converter_bank_n_39,si_converter_bank_n_40,si_converter_bank_n_41,si_converter_bank_n_42,si_converter_bank_n_43,si_converter_bank_n_44,si_converter_bank_n_45,si_converter_bank_n_46,si_converter_bank_n_47,si_converter_bank_n_48,si_converter_bank_n_49,si_converter_bank_n_50,si_converter_bank_n_51,si_converter_bank_n_52,si_converter_bank_n_53,si_converter_bank_n_54,si_converter_bank_n_55,si_converter_bank_n_56,si_converter_bank_n_57,si_converter_bank_n_58}),
        .\goreg_dm.dout_i_reg[11]_0 ({si_converter_bank_n_171,si_converter_bank_n_172,si_converter_bank_n_173,si_converter_bank_n_174,si_converter_bank_n_175,si_converter_bank_n_176,si_converter_bank_n_177,si_converter_bank_n_178,si_converter_bank_n_179,si_converter_bank_n_180,si_converter_bank_n_181,si_converter_bank_n_182,si_converter_bank_n_183,si_converter_bank_n_184,si_converter_bank_n_185,si_converter_bank_n_186,si_converter_bank_n_187,si_converter_bank_n_188,si_converter_bank_n_189,si_converter_bank_n_190,si_converter_bank_n_191,si_converter_bank_n_192}),
        .\goreg_dm.dout_i_reg[4] ({si_converter_bank_n_95,si_converter_bank_n_96,si_converter_bank_n_97,si_converter_bank_n_98,si_converter_bank_n_99,si_converter_bank_n_100}),
        .m_axi_arqos(sc_sf_arqos),
        .m_axi_awqos(sc_sf_awqos),
        .out(INTERCONNECT_ARESETN),
        .ram_full_i_reg(si_converter_bank_n_101),
        .ram_full_i_reg_0(si_converter_bank_n_197));
  axi_interconnect_0axi_interconnect_v1_7_13_converter_bank si_converter_bank
       (.AR(interconnect_areset_i),
        .DEBUG_MF_MC_ARADDR({si_converter_bank_n_139,si_converter_bank_n_140,si_converter_bank_n_141,si_converter_bank_n_142,si_converter_bank_n_143,si_converter_bank_n_144,si_converter_bank_n_145,si_converter_bank_n_146,si_converter_bank_n_147,si_converter_bank_n_148,si_converter_bank_n_149,si_converter_bank_n_150,si_converter_bank_n_151,si_converter_bank_n_152,si_converter_bank_n_153,si_converter_bank_n_154,si_converter_bank_n_155,si_converter_bank_n_156,si_converter_bank_n_157,si_converter_bank_n_158,si_converter_bank_n_159,si_converter_bank_n_160,si_converter_bank_n_161,si_converter_bank_n_162,si_converter_bank_n_163,si_converter_bank_n_164,si_converter_bank_n_165,si_converter_bank_n_166,si_converter_bank_n_167,si_converter_bank_n_168,si_converter_bank_n_169,si_converter_bank_n_170}),
        .DEBUG_MF_MC_ARADDRCONTROL({si_converter_bank_n_171,si_converter_bank_n_172,si_converter_bank_n_173,si_converter_bank_n_174,si_converter_bank_n_175,si_converter_bank_n_176,si_converter_bank_n_177,si_converter_bank_n_178,si_converter_bank_n_179,si_converter_bank_n_180,si_converter_bank_n_181,si_converter_bank_n_182,si_converter_bank_n_183,si_converter_bank_n_184,si_converter_bank_n_185,si_converter_bank_n_186,si_converter_bank_n_187,si_converter_bank_n_188,si_converter_bank_n_189,si_converter_bank_n_190,si_converter_bank_n_191,si_converter_bank_n_192}),
        .DEBUG_MF_MC_AWADDR({si_converter_bank_n_5,si_converter_bank_n_6,si_converter_bank_n_7,si_converter_bank_n_8,si_converter_bank_n_9,si_converter_bank_n_10,si_converter_bank_n_11,si_converter_bank_n_12,si_converter_bank_n_13,si_converter_bank_n_14,si_converter_bank_n_15,si_converter_bank_n_16,si_converter_bank_n_17,si_converter_bank_n_18,si_converter_bank_n_19,si_converter_bank_n_20,si_converter_bank_n_21,si_converter_bank_n_22,si_converter_bank_n_23,si_converter_bank_n_24,si_converter_bank_n_25,si_converter_bank_n_26,si_converter_bank_n_27,si_converter_bank_n_28,si_converter_bank_n_29,si_converter_bank_n_30,si_converter_bank_n_31,si_converter_bank_n_32,si_converter_bank_n_33,si_converter_bank_n_34,si_converter_bank_n_35,si_converter_bank_n_36}),
        .DEBUG_MF_MC_AWADDRCONTROL({si_converter_bank_n_37,si_converter_bank_n_38,si_converter_bank_n_39,si_converter_bank_n_40,si_converter_bank_n_41,si_converter_bank_n_42,si_converter_bank_n_43,si_converter_bank_n_44,si_converter_bank_n_45,si_converter_bank_n_46,si_converter_bank_n_47,si_converter_bank_n_48,si_converter_bank_n_49,si_converter_bank_n_50,si_converter_bank_n_51,si_converter_bank_n_52,si_converter_bank_n_53,si_converter_bank_n_54,si_converter_bank_n_55,si_converter_bank_n_56,si_converter_bank_n_57,si_converter_bank_n_58}),
        .DEBUG_MF_MC_BRESP(si_converter_bank_n_101),
        .DEBUG_MF_MC_RDATA({mi_converter_bank_n_113,mi_converter_bank_n_114,mi_converter_bank_n_115,mi_converter_bank_n_116,mi_converter_bank_n_117,mi_converter_bank_n_118,mi_converter_bank_n_119,mi_converter_bank_n_120,mi_converter_bank_n_121,mi_converter_bank_n_122,mi_converter_bank_n_123,mi_converter_bank_n_124,mi_converter_bank_n_125,mi_converter_bank_n_126,mi_converter_bank_n_127,mi_converter_bank_n_128,mi_converter_bank_n_129,mi_converter_bank_n_130,mi_converter_bank_n_131,mi_converter_bank_n_132,mi_converter_bank_n_133,mi_converter_bank_n_134,mi_converter_bank_n_135,mi_converter_bank_n_136,mi_converter_bank_n_137,mi_converter_bank_n_138,mi_converter_bank_n_139,mi_converter_bank_n_140,mi_converter_bank_n_141,mi_converter_bank_n_142,mi_converter_bank_n_143,mi_converter_bank_n_144}),
        .DEBUG_MF_MC_RDATACONTROL(si_converter_bank_n_197),
        .DEBUG_MF_MC_WDATA({si_converter_bank_n_63,si_converter_bank_n_64,si_converter_bank_n_65,si_converter_bank_n_66,si_converter_bank_n_67,si_converter_bank_n_68,si_converter_bank_n_69,si_converter_bank_n_70,si_converter_bank_n_71,si_converter_bank_n_72,si_converter_bank_n_73,si_converter_bank_n_74,si_converter_bank_n_75,si_converter_bank_n_76,si_converter_bank_n_77,si_converter_bank_n_78,si_converter_bank_n_79,si_converter_bank_n_80,si_converter_bank_n_81,si_converter_bank_n_82,si_converter_bank_n_83,si_converter_bank_n_84,si_converter_bank_n_85,si_converter_bank_n_86,si_converter_bank_n_87,si_converter_bank_n_88,si_converter_bank_n_89,si_converter_bank_n_90,si_converter_bank_n_91,si_converter_bank_n_92,si_converter_bank_n_93,si_converter_bank_n_94}),
        .DEBUG_MF_MC_WDATACONTROL({si_converter_bank_n_95,si_converter_bank_n_96,si_converter_bank_n_97,si_converter_bank_n_98,si_converter_bank_n_99,si_converter_bank_n_100}),
        .DEBUG_SR_SC_ARADDRCONTROL(DEBUG_SR_SC_ARADDRCONTROL),
        .DEBUG_SR_SC_AWADDRCONTROL(DEBUG_SR_SC_AWADDRCONTROL),
        .DEBUG_SR_SC_BRESP(DEBUG_SR_SC_BRESP),
        .DEBUG_SR_SC_RDATACONTROL(DEBUG_SR_SC_RDATACONTROL),
        .DEBUG_SR_SC_WDATACONTROL(DEBUG_SR_SC_WDATACONTROL),
        .INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .S00_AXI_ACLK(S00_AXI_ACLK),
        .S00_AXI_ARADDR(S00_AXI_ARADDR),
        .S00_AXI_ARESET_OUT_N(S00_AXI_ARESET_OUT_N),
        .S00_AXI_ARQOS(S00_AXI_ARQOS),
        .S00_AXI_ARREADY(S00_AXI_ARREADY),
        .S00_AXI_AWADDR(S00_AXI_AWADDR),
        .S00_AXI_AWQOS(S00_AXI_AWQOS),
        .S00_AXI_AWREADY(S00_AXI_AWREADY),
        .S00_AXI_BREADY(S00_AXI_BREADY),
        .S00_AXI_RDATA(S00_AXI_RDATA),
        .S00_AXI_RREADY(S00_AXI_RREADY),
        .S00_AXI_WDATA(S00_AXI_WDATA),
        .S00_AXI_WREADY(S00_AXI_WREADY),
        .\goreg_dm.dout_i_reg[2] ({mi_converter_bank_n_2,mi_converter_bank_n_3,mi_converter_bank_n_4,mi_converter_bank_n_5}),
        .\goreg_dm.dout_i_reg[35] ({mi_converter_bank_n_108,mi_converter_bank_n_109,mi_converter_bank_n_110,mi_converter_bank_n_111,mi_converter_bank_n_112}),
        .m_axi_arqos(sc_sf_arqos),
        .m_axi_awqos(sc_sf_awqos),
        .ram_full_i_reg(mi_converter_bank_n_0),
        .ram_full_i_reg_0(mi_converter_bank_n_1),
        .ram_full_i_reg_1(mi_converter_bank_n_107));
endmodule

(* ORIG_REF_NAME = "axi_interconnect_v1_7_13_converter_bank" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_converter_bank
   (S00_AXI_AWREADY,
    S00_AXI_WREADY,
    DEBUG_SR_SC_BRESP,
    DEBUG_MF_MC_AWADDR,
    DEBUG_MF_MC_AWADDRCONTROL,
    m_axi_awqos,
    DEBUG_MF_MC_WDATA,
    DEBUG_MF_MC_WDATACONTROL,
    DEBUG_MF_MC_BRESP,
    S00_AXI_ARREADY,
    S00_AXI_RDATA,
    DEBUG_SR_SC_RDATACONTROL,
    DEBUG_MF_MC_ARADDR,
    DEBUG_MF_MC_ARADDRCONTROL,
    m_axi_arqos,
    DEBUG_MF_MC_RDATACONTROL,
    S00_AXI_ARESET_OUT_N,
    S00_AXI_AWADDR,
    DEBUG_SR_SC_AWADDRCONTROL,
    S00_AXI_AWQOS,
    S00_AXI_WDATA,
    DEBUG_SR_SC_WDATACONTROL,
    S00_AXI_BREADY,
    ram_full_i_reg,
    ram_full_i_reg_0,
    \goreg_dm.dout_i_reg[2] ,
    S00_AXI_ARADDR,
    DEBUG_SR_SC_ARADDRCONTROL,
    S00_AXI_ARQOS,
    S00_AXI_RREADY,
    ram_full_i_reg_1,
    \goreg_dm.dout_i_reg[35] ,
    DEBUG_MF_MC_RDATA,
    S00_AXI_ACLK,
    INTERCONNECT_ACLK,
    AR);
  output S00_AXI_AWREADY;
  output S00_AXI_WREADY;
  output [2:0]DEBUG_SR_SC_BRESP;
  output [31:0]DEBUG_MF_MC_AWADDR;
  output [21:0]DEBUG_MF_MC_AWADDRCONTROL;
  output [3:0]m_axi_awqos;
  output [31:0]DEBUG_MF_MC_WDATA;
  output [5:0]DEBUG_MF_MC_WDATACONTROL;
  output [0:0]DEBUG_MF_MC_BRESP;
  output S00_AXI_ARREADY;
  output [31:0]S00_AXI_RDATA;
  output [3:0]DEBUG_SR_SC_RDATACONTROL;
  output [31:0]DEBUG_MF_MC_ARADDR;
  output [21:0]DEBUG_MF_MC_ARADDRCONTROL;
  output [3:0]m_axi_arqos;
  output [0:0]DEBUG_MF_MC_RDATACONTROL;
  output S00_AXI_ARESET_OUT_N;
  input [31:0]S00_AXI_AWADDR;
  input [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  input [3:0]S00_AXI_AWQOS;
  input [31:0]S00_AXI_WDATA;
  input [5:0]DEBUG_SR_SC_WDATACONTROL;
  input S00_AXI_BREADY;
  input [0:0]ram_full_i_reg;
  input [0:0]ram_full_i_reg_0;
  input [3:0]\goreg_dm.dout_i_reg[2] ;
  input [31:0]S00_AXI_ARADDR;
  input [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  input [3:0]S00_AXI_ARQOS;
  input S00_AXI_RREADY;
  input [0:0]ram_full_i_reg_1;
  input [4:0]\goreg_dm.dout_i_reg[35] ;
  input [31:0]DEBUG_MF_MC_RDATA;
  input S00_AXI_ACLK;
  input INTERCONNECT_ACLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire [31:0]DEBUG_MF_MC_ARADDR;
  wire [21:0]DEBUG_MF_MC_ARADDRCONTROL;
  wire [31:0]DEBUG_MF_MC_AWADDR;
  wire [21:0]DEBUG_MF_MC_AWADDRCONTROL;
  wire [0:0]DEBUG_MF_MC_BRESP;
  wire [31:0]DEBUG_MF_MC_RDATA;
  wire [0:0]DEBUG_MF_MC_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_WDATA;
  wire [5:0]DEBUG_MF_MC_WDATACONTROL;
  wire [21:0]DEBUG_SR_SC_ARADDRCONTROL;
  wire [21:0]DEBUG_SR_SC_AWADDRCONTROL;
  wire [2:0]DEBUG_SR_SC_BRESP;
  wire [3:0]DEBUG_SR_SC_RDATACONTROL;
  wire [5:0]DEBUG_SR_SC_WDATACONTROL;
  wire INTERCONNECT_ACLK;
  wire S00_AXI_ACLK;
  wire [31:0]S00_AXI_ARADDR;
  wire S00_AXI_ARESET_OUT_N;
  wire [3:0]S00_AXI_ARQOS;
  wire S00_AXI_ARREADY;
  wire [31:0]S00_AXI_AWADDR;
  wire [3:0]S00_AXI_AWQOS;
  wire S00_AXI_AWREADY;
  wire S00_AXI_BREADY;
  wire [31:0]S00_AXI_RDATA;
  wire S00_AXI_RREADY;
  wire [31:0]S00_AXI_WDATA;
  wire S00_AXI_WREADY;
  wire [3:0]\goreg_dm.dout_i_reg[2] ;
  wire [4:0]\goreg_dm.dout_i_reg[35] ;
  wire [3:0]m_axi_arqos;
  wire [3:0]m_axi_awqos;
  wire [0:0]ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;

  axi_interconnect_0axi_interconnect_v1_7_13_axi_clock_converter \gen_conv_slot[0].clock_conv_inst 
       (.AR(AR),
        .DEBUG_MF_MC_ARADDR(DEBUG_MF_MC_ARADDR),
        .DEBUG_MF_MC_ARADDRCONTROL(DEBUG_MF_MC_ARADDRCONTROL),
        .DEBUG_MF_MC_AWADDR(DEBUG_MF_MC_AWADDR),
        .DEBUG_MF_MC_AWADDRCONTROL(DEBUG_MF_MC_AWADDRCONTROL),
        .DEBUG_MF_MC_BRESP(DEBUG_MF_MC_BRESP),
        .DEBUG_MF_MC_RDATA(DEBUG_MF_MC_RDATA),
        .DEBUG_MF_MC_RDATACONTROL(DEBUG_MF_MC_RDATACONTROL),
        .DEBUG_MF_MC_WDATA(DEBUG_MF_MC_WDATA),
        .DEBUG_MF_MC_WDATACONTROL(DEBUG_MF_MC_WDATACONTROL),
        .DEBUG_SR_SC_ARADDRCONTROL(DEBUG_SR_SC_ARADDRCONTROL),
        .DEBUG_SR_SC_AWADDRCONTROL(DEBUG_SR_SC_AWADDRCONTROL),
        .DEBUG_SR_SC_BRESP(DEBUG_SR_SC_BRESP),
        .DEBUG_SR_SC_RDATACONTROL(DEBUG_SR_SC_RDATACONTROL),
        .DEBUG_SR_SC_WDATACONTROL(DEBUG_SR_SC_WDATACONTROL),
        .INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .S00_AXI_ACLK(S00_AXI_ACLK),
        .S00_AXI_ARADDR(S00_AXI_ARADDR),
        .S00_AXI_ARESET_OUT_N(S00_AXI_ARESET_OUT_N),
        .S00_AXI_ARQOS(S00_AXI_ARQOS),
        .S00_AXI_ARREADY(S00_AXI_ARREADY),
        .S00_AXI_AWADDR(S00_AXI_AWADDR),
        .S00_AXI_AWQOS(S00_AXI_AWQOS),
        .S00_AXI_AWREADY(S00_AXI_AWREADY),
        .S00_AXI_BREADY(S00_AXI_BREADY),
        .S00_AXI_RDATA(S00_AXI_RDATA),
        .S00_AXI_RREADY(S00_AXI_RREADY),
        .S00_AXI_WDATA(S00_AXI_WDATA),
        .S00_AXI_WREADY(S00_AXI_WREADY),
        .\goreg_dm.dout_i_reg[2] (\goreg_dm.dout_i_reg[2] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_awqos(m_axi_awqos),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_interconnect_v1_7_13_converter_bank" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_converter_bank__parameterized0
   (DEBUG_MF_MC_AWADDRCONTROL,
    DEBUG_MF_MC_WDATACONTROL,
    DEBUG_MF_MC_BRESP,
    DEBUG_MP_MR_AWADDRCONTROL,
    M00_AXI_AWADDR,
    M00_AXI_AWQOS,
    M00_AXI_WDATA,
    DEBUG_MP_MR_WDATACONTROL,
    M00_AXI_BREADY,
    DEBUG_MF_MC_ARADDRCONTROL,
    DEBUG_MF_MC_RDATACONTROL,
    DEBUG_MF_MC_RDATA,
    DEBUG_MP_MR_ARADDRCONTROL,
    M00_AXI_ARADDR,
    M00_AXI_ARQOS,
    M00_AXI_RREADY,
    M00_AXI_ARESET_OUT_N,
    AR,
    DEBUG_MF_MC_AWADDR,
    \goreg_dm.dout_i_reg[11] ,
    m_axi_awqos,
    DEBUG_MF_MC_WDATA,
    \goreg_dm.dout_i_reg[4] ,
    ram_full_i_reg,
    M00_AXI_AWREADY,
    M00_AXI_WREADY,
    DEBUG_MC_MP_BRESP,
    DEBUG_MF_MC_ARADDR,
    \goreg_dm.dout_i_reg[11]_0 ,
    m_axi_arqos,
    ram_full_i_reg_0,
    M00_AXI_ARREADY,
    DEBUG_MC_MP_RDATACONTROL,
    M00_AXI_RDATA,
    INTERCONNECT_ACLK,
    M00_AXI_ACLK,
    out);
  output [0:0]DEBUG_MF_MC_AWADDRCONTROL;
  output [0:0]DEBUG_MF_MC_WDATACONTROL;
  output [3:0]DEBUG_MF_MC_BRESP;
  output [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  output [31:0]M00_AXI_AWADDR;
  output [3:0]M00_AXI_AWQOS;
  output [31:0]M00_AXI_WDATA;
  output [5:0]DEBUG_MP_MR_WDATACONTROL;
  output M00_AXI_BREADY;
  output [0:0]DEBUG_MF_MC_ARADDRCONTROL;
  output [4:0]DEBUG_MF_MC_RDATACONTROL;
  output [31:0]DEBUG_MF_MC_RDATA;
  output [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  output [31:0]M00_AXI_ARADDR;
  output [3:0]M00_AXI_ARQOS;
  output M00_AXI_RREADY;
  output M00_AXI_ARESET_OUT_N;
  output [0:0]AR;
  input [31:0]DEBUG_MF_MC_AWADDR;
  input [21:0]\goreg_dm.dout_i_reg[11] ;
  input [3:0]m_axi_awqos;
  input [31:0]DEBUG_MF_MC_WDATA;
  input [5:0]\goreg_dm.dout_i_reg[4] ;
  input [0:0]ram_full_i_reg;
  input M00_AXI_AWREADY;
  input M00_AXI_WREADY;
  input [6:0]DEBUG_MC_MP_BRESP;
  input [31:0]DEBUG_MF_MC_ARADDR;
  input [21:0]\goreg_dm.dout_i_reg[11]_0 ;
  input [3:0]m_axi_arqos;
  input [0:0]ram_full_i_reg_0;
  input M00_AXI_ARREADY;
  input [7:0]DEBUG_MC_MP_RDATACONTROL;
  input [31:0]M00_AXI_RDATA;
  input INTERCONNECT_ACLK;
  input M00_AXI_ACLK;
  input out;

  wire [0:0]AR;
  wire [6:0]DEBUG_MC_MP_BRESP;
  wire [7:0]DEBUG_MC_MP_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_ARADDR;
  wire [0:0]DEBUG_MF_MC_ARADDRCONTROL;
  wire [31:0]DEBUG_MF_MC_AWADDR;
  wire [0:0]DEBUG_MF_MC_AWADDRCONTROL;
  wire [3:0]DEBUG_MF_MC_BRESP;
  wire [31:0]DEBUG_MF_MC_RDATA;
  wire [4:0]DEBUG_MF_MC_RDATACONTROL;
  wire [31:0]DEBUG_MF_MC_WDATA;
  wire [0:0]DEBUG_MF_MC_WDATACONTROL;
  wire [25:0]DEBUG_MP_MR_ARADDRCONTROL;
  wire [25:0]DEBUG_MP_MR_AWADDRCONTROL;
  wire [5:0]DEBUG_MP_MR_WDATACONTROL;
  wire INTERCONNECT_ACLK;
  wire M00_AXI_ACLK;
  wire [31:0]M00_AXI_ARADDR;
  wire M00_AXI_ARESET_OUT_N;
  wire [3:0]M00_AXI_ARQOS;
  wire M00_AXI_ARREADY;
  wire [31:0]M00_AXI_AWADDR;
  wire [3:0]M00_AXI_AWQOS;
  wire M00_AXI_AWREADY;
  wire M00_AXI_BREADY;
  wire [31:0]M00_AXI_RDATA;
  wire M00_AXI_RREADY;
  wire [31:0]M00_AXI_WDATA;
  wire M00_AXI_WREADY;
  wire [21:0]\goreg_dm.dout_i_reg[11] ;
  wire [21:0]\goreg_dm.dout_i_reg[11]_0 ;
  wire [5:0]\goreg_dm.dout_i_reg[4] ;
  wire [3:0]m_axi_arqos;
  wire [3:0]m_axi_awqos;
  wire out;
  wire [0:0]ram_full_i_reg;
  wire [0:0]ram_full_i_reg_0;

  axi_interconnect_0axi_interconnect_v1_7_13_axi_clock_converter__parameterized0 \gen_conv_slot[0].clock_conv_inst 
       (.AR(AR),
        .DEBUG_MC_MP_BRESP(DEBUG_MC_MP_BRESP),
        .DEBUG_MC_MP_RDATACONTROL(DEBUG_MC_MP_RDATACONTROL),
        .DEBUG_MF_MC_ARADDR(DEBUG_MF_MC_ARADDR),
        .DEBUG_MF_MC_ARADDRCONTROL(DEBUG_MF_MC_ARADDRCONTROL),
        .DEBUG_MF_MC_AWADDR(DEBUG_MF_MC_AWADDR),
        .DEBUG_MF_MC_AWADDRCONTROL(DEBUG_MF_MC_AWADDRCONTROL),
        .DEBUG_MF_MC_BRESP(DEBUG_MF_MC_BRESP),
        .DEBUG_MF_MC_RDATA(DEBUG_MF_MC_RDATA),
        .DEBUG_MF_MC_RDATACONTROL(DEBUG_MF_MC_RDATACONTROL),
        .DEBUG_MF_MC_WDATA(DEBUG_MF_MC_WDATA),
        .DEBUG_MF_MC_WDATACONTROL(DEBUG_MF_MC_WDATACONTROL),
        .DEBUG_MP_MR_ARADDRCONTROL(DEBUG_MP_MR_ARADDRCONTROL),
        .DEBUG_MP_MR_AWADDRCONTROL(DEBUG_MP_MR_AWADDRCONTROL),
        .DEBUG_MP_MR_WDATACONTROL(DEBUG_MP_MR_WDATACONTROL),
        .INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .M00_AXI_ACLK(M00_AXI_ACLK),
        .M00_AXI_ARADDR(M00_AXI_ARADDR),
        .M00_AXI_ARESET_OUT_N(M00_AXI_ARESET_OUT_N),
        .M00_AXI_ARQOS(M00_AXI_ARQOS),
        .M00_AXI_ARREADY(M00_AXI_ARREADY),
        .M00_AXI_AWADDR(M00_AXI_AWADDR),
        .M00_AXI_AWQOS(M00_AXI_AWQOS),
        .M00_AXI_AWREADY(M00_AXI_AWREADY),
        .M00_AXI_BREADY(M00_AXI_BREADY),
        .M00_AXI_RDATA(M00_AXI_RDATA),
        .M00_AXI_RREADY(M00_AXI_RREADY),
        .M00_AXI_WDATA(M00_AXI_WDATA),
        .M00_AXI_WREADY(M00_AXI_WREADY),
        .\goreg_dm.dout_i_reg[11] (\goreg_dm.dout_i_reg[11] ),
        .\goreg_dm.dout_i_reg[11]_0 (\goreg_dm.dout_i_reg[11]_0 ),
        .\goreg_dm.dout_i_reg[4] (\goreg_dm.dout_i_reg[4] ),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_awqos(m_axi_awqos),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_FAMILY = "kintexu" *) (* C_INTERCONNECT_DATA_WIDTH = "32" *) 
(* C_M00_AXI_ACLK_RATIO = "1:1" *) (* C_M00_AXI_DATA_WIDTH = "32" *) (* C_M00_AXI_IS_ACLK_ASYNC = "1'b1" *) 
(* C_M00_AXI_READ_FIFO_DELAY = "0" *) (* C_M00_AXI_READ_FIFO_DEPTH = "0" *) (* C_M00_AXI_READ_ISSUING = "1" *) 
(* C_M00_AXI_REGISTER = "1'b0" *) (* C_M00_AXI_WRITE_FIFO_DELAY = "0" *) (* C_M00_AXI_WRITE_FIFO_DEPTH = "0" *) 
(* C_M00_AXI_WRITE_ISSUING = "1" *) (* C_NUM_SLAVE_PORTS = "1" *) (* C_S00_AXI_ACLK_RATIO = "1:1" *) 
(* C_S00_AXI_ARB_PRIORITY = "0" *) (* C_S00_AXI_DATA_WIDTH = "32" *) (* C_S00_AXI_IS_ACLK_ASYNC = "1'b1" *) 
(* C_S00_AXI_READ_ACCEPTANCE = "1" *) (* C_S00_AXI_READ_FIFO_DELAY = "0" *) (* C_S00_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S00_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S00_AXI_REGISTER = "1'b0" *) (* C_S00_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S00_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S00_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S01_AXI_ACLK_RATIO = "1:1" *) 
(* C_S01_AXI_ARB_PRIORITY = "0" *) (* C_S01_AXI_DATA_WIDTH = "32" *) (* C_S01_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S01_AXI_READ_ACCEPTANCE = "1" *) (* C_S01_AXI_READ_FIFO_DELAY = "0" *) (* C_S01_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S01_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S01_AXI_REGISTER = "1'b0" *) (* C_S01_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S01_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S01_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S02_AXI_ACLK_RATIO = "1:1" *) 
(* C_S02_AXI_ARB_PRIORITY = "0" *) (* C_S02_AXI_DATA_WIDTH = "32" *) (* C_S02_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S02_AXI_READ_ACCEPTANCE = "1" *) (* C_S02_AXI_READ_FIFO_DELAY = "0" *) (* C_S02_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S02_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S02_AXI_REGISTER = "1'b0" *) (* C_S02_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S02_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S02_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S03_AXI_ACLK_RATIO = "1:1" *) 
(* C_S03_AXI_ARB_PRIORITY = "0" *) (* C_S03_AXI_DATA_WIDTH = "32" *) (* C_S03_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S03_AXI_READ_ACCEPTANCE = "1" *) (* C_S03_AXI_READ_FIFO_DELAY = "0" *) (* C_S03_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S03_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S03_AXI_REGISTER = "1'b0" *) (* C_S03_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S03_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S03_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S04_AXI_ACLK_RATIO = "1:1" *) 
(* C_S04_AXI_ARB_PRIORITY = "0" *) (* C_S04_AXI_DATA_WIDTH = "32" *) (* C_S04_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S04_AXI_READ_ACCEPTANCE = "1" *) (* C_S04_AXI_READ_FIFO_DELAY = "0" *) (* C_S04_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S04_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S04_AXI_REGISTER = "1'b0" *) (* C_S04_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S04_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S04_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S05_AXI_ACLK_RATIO = "1:1" *) 
(* C_S05_AXI_ARB_PRIORITY = "0" *) (* C_S05_AXI_DATA_WIDTH = "32" *) (* C_S05_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S05_AXI_READ_ACCEPTANCE = "1" *) (* C_S05_AXI_READ_FIFO_DELAY = "0" *) (* C_S05_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S05_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S05_AXI_REGISTER = "1'b0" *) (* C_S05_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S05_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S05_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S06_AXI_ACLK_RATIO = "1:1" *) 
(* C_S06_AXI_ARB_PRIORITY = "0" *) (* C_S06_AXI_DATA_WIDTH = "32" *) (* C_S06_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S06_AXI_READ_ACCEPTANCE = "1" *) (* C_S06_AXI_READ_FIFO_DELAY = "0" *) (* C_S06_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S06_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S06_AXI_REGISTER = "1'b0" *) (* C_S06_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S06_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S06_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S07_AXI_ACLK_RATIO = "1:1" *) 
(* C_S07_AXI_ARB_PRIORITY = "0" *) (* C_S07_AXI_DATA_WIDTH = "32" *) (* C_S07_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S07_AXI_READ_ACCEPTANCE = "1" *) (* C_S07_AXI_READ_FIFO_DELAY = "0" *) (* C_S07_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S07_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S07_AXI_REGISTER = "1'b0" *) (* C_S07_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S07_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S07_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S08_AXI_ACLK_RATIO = "1:1" *) 
(* C_S08_AXI_ARB_PRIORITY = "0" *) (* C_S08_AXI_DATA_WIDTH = "32" *) (* C_S08_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S08_AXI_READ_ACCEPTANCE = "1" *) (* C_S08_AXI_READ_FIFO_DELAY = "0" *) (* C_S08_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S08_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S08_AXI_REGISTER = "1'b0" *) (* C_S08_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S08_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S08_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S09_AXI_ACLK_RATIO = "1:1" *) 
(* C_S09_AXI_ARB_PRIORITY = "0" *) (* C_S09_AXI_DATA_WIDTH = "32" *) (* C_S09_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S09_AXI_READ_ACCEPTANCE = "1" *) (* C_S09_AXI_READ_FIFO_DELAY = "0" *) (* C_S09_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S09_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S09_AXI_REGISTER = "1'b0" *) (* C_S09_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S09_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S09_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S10_AXI_ACLK_RATIO = "1:1" *) 
(* C_S10_AXI_ARB_PRIORITY = "0" *) (* C_S10_AXI_DATA_WIDTH = "32" *) (* C_S10_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S10_AXI_READ_ACCEPTANCE = "1" *) (* C_S10_AXI_READ_FIFO_DELAY = "0" *) (* C_S10_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S10_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S10_AXI_REGISTER = "1'b0" *) (* C_S10_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S10_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S10_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S11_AXI_ACLK_RATIO = "1:1" *) 
(* C_S11_AXI_ARB_PRIORITY = "0" *) (* C_S11_AXI_DATA_WIDTH = "32" *) (* C_S11_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S11_AXI_READ_ACCEPTANCE = "1" *) (* C_S11_AXI_READ_FIFO_DELAY = "0" *) (* C_S11_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S11_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S11_AXI_REGISTER = "1'b0" *) (* C_S11_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S11_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S11_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S12_AXI_ACLK_RATIO = "1:1" *) 
(* C_S12_AXI_ARB_PRIORITY = "0" *) (* C_S12_AXI_DATA_WIDTH = "32" *) (* C_S12_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S12_AXI_READ_ACCEPTANCE = "1" *) (* C_S12_AXI_READ_FIFO_DELAY = "0" *) (* C_S12_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S12_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S12_AXI_REGISTER = "1'b0" *) (* C_S12_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S12_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S12_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S13_AXI_ACLK_RATIO = "1:1" *) 
(* C_S13_AXI_ARB_PRIORITY = "0" *) (* C_S13_AXI_DATA_WIDTH = "32" *) (* C_S13_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S13_AXI_READ_ACCEPTANCE = "1" *) (* C_S13_AXI_READ_FIFO_DELAY = "0" *) (* C_S13_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S13_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S13_AXI_REGISTER = "1'b0" *) (* C_S13_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S13_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S13_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S14_AXI_ACLK_RATIO = "1:1" *) 
(* C_S14_AXI_ARB_PRIORITY = "0" *) (* C_S14_AXI_DATA_WIDTH = "32" *) (* C_S14_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S14_AXI_READ_ACCEPTANCE = "1" *) (* C_S14_AXI_READ_FIFO_DELAY = "0" *) (* C_S14_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S14_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S14_AXI_REGISTER = "1'b0" *) (* C_S14_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S14_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S14_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_S15_AXI_ACLK_RATIO = "1:1" *) 
(* C_S15_AXI_ARB_PRIORITY = "0" *) (* C_S15_AXI_DATA_WIDTH = "32" *) (* C_S15_AXI_IS_ACLK_ASYNC = "1'b0" *) 
(* C_S15_AXI_READ_ACCEPTANCE = "1" *) (* C_S15_AXI_READ_FIFO_DELAY = "0" *) (* C_S15_AXI_READ_FIFO_DEPTH = "0" *) 
(* C_S15_AXI_READ_WRITE_SUPPORT = "READ/WRITE" *) (* C_S15_AXI_REGISTER = "1'b0" *) (* C_S15_AXI_WRITE_ACCEPTANCE = "1" *) 
(* C_S15_AXI_WRITE_FIFO_DELAY = "0" *) (* C_S15_AXI_WRITE_FIFO_DEPTH = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) 
(* C_THREAD_ID_PORT_WIDTH = "1" *) (* C_THREAD_ID_WIDTH = "0" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* K = "720720" *) (* ORIG_REF_NAME = "axi_interconnect_v1_7_13_top" *) (* P_AXI_DATA_MAX_WIDTH = "32" *) 
(* P_AXI_ID_WIDTH = "4" *) (* P_M_AXI_ACLK_RATIO = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000" *) (* P_M_AXI_BASE_ADDR = "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000" *) 
(* P_M_AXI_DATA_WIDTH = "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000100000" *) (* P_M_AXI_HIGH_ADDR = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) (* P_M_AXI_READ_ISSUING = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
(* P_M_AXI_REGISTER = "0" *) (* P_M_AXI_WRITE_ISSUING = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* P_OR_DATA_WIDTHS = "32" *) 
(* P_S_AXI_ACLK_RATIO = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000" *) (* P_S_AXI_ARB_PRIORITY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_BASE_ID = "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000" *) 
(* P_S_AXI_DATA_WIDTH = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) (* P_S_AXI_IS_ACLK_ASYNC = "16'b0000000000000001" *) (* P_S_AXI_READ_ACCEPTANCE = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
(* P_S_AXI_READ_FIFO_DELAY = "16'b0000000000000000" *) (* P_S_AXI_READ_FIFO_DEPTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_REGISTER = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* P_S_AXI_SUPPORTS_READ = "16'b1111111111111111" *) (* P_S_AXI_SUPPORTS_WRITE = "16'b1111111111111111" *) (* P_S_AXI_THREAD_ID_WIDTH = "0" *) 
(* P_S_AXI_WRITE_ACCEPTANCE = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* P_S_AXI_WRITE_FIFO_DELAY = "16'b0000000000000000" *) (* P_S_AXI_WRITE_FIFO_DEPTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
module axi_interconnect_0axi_interconnect_v1_7_13_top
   (INTERCONNECT_ACLK,
    INTERCONNECT_ARESETN,
    S00_AXI_ARESET_OUT_N,
    S00_AXI_ACLK,
    S00_AXI_AWID,
    S00_AXI_AWADDR,
    S00_AXI_AWLEN,
    S00_AXI_AWSIZE,
    S00_AXI_AWBURST,
    S00_AXI_AWLOCK,
    S00_AXI_AWCACHE,
    S00_AXI_AWPROT,
    S00_AXI_AWQOS,
    S00_AXI_AWVALID,
    S00_AXI_AWREADY,
    S00_AXI_WDATA,
    S00_AXI_WSTRB,
    S00_AXI_WLAST,
    S00_AXI_WVALID,
    S00_AXI_WREADY,
    S00_AXI_BID,
    S00_AXI_BRESP,
    S00_AXI_BVALID,
    S00_AXI_BREADY,
    S00_AXI_ARID,
    S00_AXI_ARADDR,
    S00_AXI_ARLEN,
    S00_AXI_ARSIZE,
    S00_AXI_ARBURST,
    S00_AXI_ARLOCK,
    S00_AXI_ARCACHE,
    S00_AXI_ARPROT,
    S00_AXI_ARQOS,
    S00_AXI_ARVALID,
    S00_AXI_ARREADY,
    S00_AXI_RID,
    S00_AXI_RDATA,
    S00_AXI_RRESP,
    S00_AXI_RLAST,
    S00_AXI_RVALID,
    S00_AXI_RREADY,
    S01_AXI_ARESET_OUT_N,
    S01_AXI_ACLK,
    S01_AXI_AWID,
    S01_AXI_AWADDR,
    S01_AXI_AWLEN,
    S01_AXI_AWSIZE,
    S01_AXI_AWBURST,
    S01_AXI_AWLOCK,
    S01_AXI_AWCACHE,
    S01_AXI_AWPROT,
    S01_AXI_AWQOS,
    S01_AXI_AWVALID,
    S01_AXI_AWREADY,
    S01_AXI_WDATA,
    S01_AXI_WSTRB,
    S01_AXI_WLAST,
    S01_AXI_WVALID,
    S01_AXI_WREADY,
    S01_AXI_BID,
    S01_AXI_BRESP,
    S01_AXI_BVALID,
    S01_AXI_BREADY,
    S01_AXI_ARID,
    S01_AXI_ARADDR,
    S01_AXI_ARLEN,
    S01_AXI_ARSIZE,
    S01_AXI_ARBURST,
    S01_AXI_ARLOCK,
    S01_AXI_ARCACHE,
    S01_AXI_ARPROT,
    S01_AXI_ARQOS,
    S01_AXI_ARVALID,
    S01_AXI_ARREADY,
    S01_AXI_RID,
    S01_AXI_RDATA,
    S01_AXI_RRESP,
    S01_AXI_RLAST,
    S01_AXI_RVALID,
    S01_AXI_RREADY,
    S02_AXI_ARESET_OUT_N,
    S02_AXI_ACLK,
    S02_AXI_AWID,
    S02_AXI_AWADDR,
    S02_AXI_AWLEN,
    S02_AXI_AWSIZE,
    S02_AXI_AWBURST,
    S02_AXI_AWLOCK,
    S02_AXI_AWCACHE,
    S02_AXI_AWPROT,
    S02_AXI_AWQOS,
    S02_AXI_AWVALID,
    S02_AXI_AWREADY,
    S02_AXI_WDATA,
    S02_AXI_WSTRB,
    S02_AXI_WLAST,
    S02_AXI_WVALID,
    S02_AXI_WREADY,
    S02_AXI_BID,
    S02_AXI_BRESP,
    S02_AXI_BVALID,
    S02_AXI_BREADY,
    S02_AXI_ARID,
    S02_AXI_ARADDR,
    S02_AXI_ARLEN,
    S02_AXI_ARSIZE,
    S02_AXI_ARBURST,
    S02_AXI_ARLOCK,
    S02_AXI_ARCACHE,
    S02_AXI_ARPROT,
    S02_AXI_ARQOS,
    S02_AXI_ARVALID,
    S02_AXI_ARREADY,
    S02_AXI_RID,
    S02_AXI_RDATA,
    S02_AXI_RRESP,
    S02_AXI_RLAST,
    S02_AXI_RVALID,
    S02_AXI_RREADY,
    S03_AXI_ARESET_OUT_N,
    S03_AXI_ACLK,
    S03_AXI_AWID,
    S03_AXI_AWADDR,
    S03_AXI_AWLEN,
    S03_AXI_AWSIZE,
    S03_AXI_AWBURST,
    S03_AXI_AWLOCK,
    S03_AXI_AWCACHE,
    S03_AXI_AWPROT,
    S03_AXI_AWQOS,
    S03_AXI_AWVALID,
    S03_AXI_AWREADY,
    S03_AXI_WDATA,
    S03_AXI_WSTRB,
    S03_AXI_WLAST,
    S03_AXI_WVALID,
    S03_AXI_WREADY,
    S03_AXI_BID,
    S03_AXI_BRESP,
    S03_AXI_BVALID,
    S03_AXI_BREADY,
    S03_AXI_ARID,
    S03_AXI_ARADDR,
    S03_AXI_ARLEN,
    S03_AXI_ARSIZE,
    S03_AXI_ARBURST,
    S03_AXI_ARLOCK,
    S03_AXI_ARCACHE,
    S03_AXI_ARPROT,
    S03_AXI_ARQOS,
    S03_AXI_ARVALID,
    S03_AXI_ARREADY,
    S03_AXI_RID,
    S03_AXI_RDATA,
    S03_AXI_RRESP,
    S03_AXI_RLAST,
    S03_AXI_RVALID,
    S03_AXI_RREADY,
    S04_AXI_ARESET_OUT_N,
    S04_AXI_ACLK,
    S04_AXI_AWID,
    S04_AXI_AWADDR,
    S04_AXI_AWLEN,
    S04_AXI_AWSIZE,
    S04_AXI_AWBURST,
    S04_AXI_AWLOCK,
    S04_AXI_AWCACHE,
    S04_AXI_AWPROT,
    S04_AXI_AWQOS,
    S04_AXI_AWVALID,
    S04_AXI_AWREADY,
    S04_AXI_WDATA,
    S04_AXI_WSTRB,
    S04_AXI_WLAST,
    S04_AXI_WVALID,
    S04_AXI_WREADY,
    S04_AXI_BID,
    S04_AXI_BRESP,
    S04_AXI_BVALID,
    S04_AXI_BREADY,
    S04_AXI_ARID,
    S04_AXI_ARADDR,
    S04_AXI_ARLEN,
    S04_AXI_ARSIZE,
    S04_AXI_ARBURST,
    S04_AXI_ARLOCK,
    S04_AXI_ARCACHE,
    S04_AXI_ARPROT,
    S04_AXI_ARQOS,
    S04_AXI_ARVALID,
    S04_AXI_ARREADY,
    S04_AXI_RID,
    S04_AXI_RDATA,
    S04_AXI_RRESP,
    S04_AXI_RLAST,
    S04_AXI_RVALID,
    S04_AXI_RREADY,
    S05_AXI_ARESET_OUT_N,
    S05_AXI_ACLK,
    S05_AXI_AWID,
    S05_AXI_AWADDR,
    S05_AXI_AWLEN,
    S05_AXI_AWSIZE,
    S05_AXI_AWBURST,
    S05_AXI_AWLOCK,
    S05_AXI_AWCACHE,
    S05_AXI_AWPROT,
    S05_AXI_AWQOS,
    S05_AXI_AWVALID,
    S05_AXI_AWREADY,
    S05_AXI_WDATA,
    S05_AXI_WSTRB,
    S05_AXI_WLAST,
    S05_AXI_WVALID,
    S05_AXI_WREADY,
    S05_AXI_BID,
    S05_AXI_BRESP,
    S05_AXI_BVALID,
    S05_AXI_BREADY,
    S05_AXI_ARID,
    S05_AXI_ARADDR,
    S05_AXI_ARLEN,
    S05_AXI_ARSIZE,
    S05_AXI_ARBURST,
    S05_AXI_ARLOCK,
    S05_AXI_ARCACHE,
    S05_AXI_ARPROT,
    S05_AXI_ARQOS,
    S05_AXI_ARVALID,
    S05_AXI_ARREADY,
    S05_AXI_RID,
    S05_AXI_RDATA,
    S05_AXI_RRESP,
    S05_AXI_RLAST,
    S05_AXI_RVALID,
    S05_AXI_RREADY,
    S06_AXI_ARESET_OUT_N,
    S06_AXI_ACLK,
    S06_AXI_AWID,
    S06_AXI_AWADDR,
    S06_AXI_AWLEN,
    S06_AXI_AWSIZE,
    S06_AXI_AWBURST,
    S06_AXI_AWLOCK,
    S06_AXI_AWCACHE,
    S06_AXI_AWPROT,
    S06_AXI_AWQOS,
    S06_AXI_AWVALID,
    S06_AXI_AWREADY,
    S06_AXI_WDATA,
    S06_AXI_WSTRB,
    S06_AXI_WLAST,
    S06_AXI_WVALID,
    S06_AXI_WREADY,
    S06_AXI_BID,
    S06_AXI_BRESP,
    S06_AXI_BVALID,
    S06_AXI_BREADY,
    S06_AXI_ARID,
    S06_AXI_ARADDR,
    S06_AXI_ARLEN,
    S06_AXI_ARSIZE,
    S06_AXI_ARBURST,
    S06_AXI_ARLOCK,
    S06_AXI_ARCACHE,
    S06_AXI_ARPROT,
    S06_AXI_ARQOS,
    S06_AXI_ARVALID,
    S06_AXI_ARREADY,
    S06_AXI_RID,
    S06_AXI_RDATA,
    S06_AXI_RRESP,
    S06_AXI_RLAST,
    S06_AXI_RVALID,
    S06_AXI_RREADY,
    S07_AXI_ARESET_OUT_N,
    S07_AXI_ACLK,
    S07_AXI_AWID,
    S07_AXI_AWADDR,
    S07_AXI_AWLEN,
    S07_AXI_AWSIZE,
    S07_AXI_AWBURST,
    S07_AXI_AWLOCK,
    S07_AXI_AWCACHE,
    S07_AXI_AWPROT,
    S07_AXI_AWQOS,
    S07_AXI_AWVALID,
    S07_AXI_AWREADY,
    S07_AXI_WDATA,
    S07_AXI_WSTRB,
    S07_AXI_WLAST,
    S07_AXI_WVALID,
    S07_AXI_WREADY,
    S07_AXI_BID,
    S07_AXI_BRESP,
    S07_AXI_BVALID,
    S07_AXI_BREADY,
    S07_AXI_ARID,
    S07_AXI_ARADDR,
    S07_AXI_ARLEN,
    S07_AXI_ARSIZE,
    S07_AXI_ARBURST,
    S07_AXI_ARLOCK,
    S07_AXI_ARCACHE,
    S07_AXI_ARPROT,
    S07_AXI_ARQOS,
    S07_AXI_ARVALID,
    S07_AXI_ARREADY,
    S07_AXI_RID,
    S07_AXI_RDATA,
    S07_AXI_RRESP,
    S07_AXI_RLAST,
    S07_AXI_RVALID,
    S07_AXI_RREADY,
    S08_AXI_ARESET_OUT_N,
    S08_AXI_ACLK,
    S08_AXI_AWID,
    S08_AXI_AWADDR,
    S08_AXI_AWLEN,
    S08_AXI_AWSIZE,
    S08_AXI_AWBURST,
    S08_AXI_AWLOCK,
    S08_AXI_AWCACHE,
    S08_AXI_AWPROT,
    S08_AXI_AWQOS,
    S08_AXI_AWVALID,
    S08_AXI_AWREADY,
    S08_AXI_WDATA,
    S08_AXI_WSTRB,
    S08_AXI_WLAST,
    S08_AXI_WVALID,
    S08_AXI_WREADY,
    S08_AXI_BID,
    S08_AXI_BRESP,
    S08_AXI_BVALID,
    S08_AXI_BREADY,
    S08_AXI_ARID,
    S08_AXI_ARADDR,
    S08_AXI_ARLEN,
    S08_AXI_ARSIZE,
    S08_AXI_ARBURST,
    S08_AXI_ARLOCK,
    S08_AXI_ARCACHE,
    S08_AXI_ARPROT,
    S08_AXI_ARQOS,
    S08_AXI_ARVALID,
    S08_AXI_ARREADY,
    S08_AXI_RID,
    S08_AXI_RDATA,
    S08_AXI_RRESP,
    S08_AXI_RLAST,
    S08_AXI_RVALID,
    S08_AXI_RREADY,
    S09_AXI_ARESET_OUT_N,
    S09_AXI_ACLK,
    S09_AXI_AWID,
    S09_AXI_AWADDR,
    S09_AXI_AWLEN,
    S09_AXI_AWSIZE,
    S09_AXI_AWBURST,
    S09_AXI_AWLOCK,
    S09_AXI_AWCACHE,
    S09_AXI_AWPROT,
    S09_AXI_AWQOS,
    S09_AXI_AWVALID,
    S09_AXI_AWREADY,
    S09_AXI_WDATA,
    S09_AXI_WSTRB,
    S09_AXI_WLAST,
    S09_AXI_WVALID,
    S09_AXI_WREADY,
    S09_AXI_BID,
    S09_AXI_BRESP,
    S09_AXI_BVALID,
    S09_AXI_BREADY,
    S09_AXI_ARID,
    S09_AXI_ARADDR,
    S09_AXI_ARLEN,
    S09_AXI_ARSIZE,
    S09_AXI_ARBURST,
    S09_AXI_ARLOCK,
    S09_AXI_ARCACHE,
    S09_AXI_ARPROT,
    S09_AXI_ARQOS,
    S09_AXI_ARVALID,
    S09_AXI_ARREADY,
    S09_AXI_RID,
    S09_AXI_RDATA,
    S09_AXI_RRESP,
    S09_AXI_RLAST,
    S09_AXI_RVALID,
    S09_AXI_RREADY,
    S10_AXI_ARESET_OUT_N,
    S10_AXI_ACLK,
    S10_AXI_AWID,
    S10_AXI_AWADDR,
    S10_AXI_AWLEN,
    S10_AXI_AWSIZE,
    S10_AXI_AWBURST,
    S10_AXI_AWLOCK,
    S10_AXI_AWCACHE,
    S10_AXI_AWPROT,
    S10_AXI_AWQOS,
    S10_AXI_AWVALID,
    S10_AXI_AWREADY,
    S10_AXI_WDATA,
    S10_AXI_WSTRB,
    S10_AXI_WLAST,
    S10_AXI_WVALID,
    S10_AXI_WREADY,
    S10_AXI_BID,
    S10_AXI_BRESP,
    S10_AXI_BVALID,
    S10_AXI_BREADY,
    S10_AXI_ARID,
    S10_AXI_ARADDR,
    S10_AXI_ARLEN,
    S10_AXI_ARSIZE,
    S10_AXI_ARBURST,
    S10_AXI_ARLOCK,
    S10_AXI_ARCACHE,
    S10_AXI_ARPROT,
    S10_AXI_ARQOS,
    S10_AXI_ARVALID,
    S10_AXI_ARREADY,
    S10_AXI_RID,
    S10_AXI_RDATA,
    S10_AXI_RRESP,
    S10_AXI_RLAST,
    S10_AXI_RVALID,
    S10_AXI_RREADY,
    S11_AXI_ARESET_OUT_N,
    S11_AXI_ACLK,
    S11_AXI_AWID,
    S11_AXI_AWADDR,
    S11_AXI_AWLEN,
    S11_AXI_AWSIZE,
    S11_AXI_AWBURST,
    S11_AXI_AWLOCK,
    S11_AXI_AWCACHE,
    S11_AXI_AWPROT,
    S11_AXI_AWQOS,
    S11_AXI_AWVALID,
    S11_AXI_AWREADY,
    S11_AXI_WDATA,
    S11_AXI_WSTRB,
    S11_AXI_WLAST,
    S11_AXI_WVALID,
    S11_AXI_WREADY,
    S11_AXI_BID,
    S11_AXI_BRESP,
    S11_AXI_BVALID,
    S11_AXI_BREADY,
    S11_AXI_ARID,
    S11_AXI_ARADDR,
    S11_AXI_ARLEN,
    S11_AXI_ARSIZE,
    S11_AXI_ARBURST,
    S11_AXI_ARLOCK,
    S11_AXI_ARCACHE,
    S11_AXI_ARPROT,
    S11_AXI_ARQOS,
    S11_AXI_ARVALID,
    S11_AXI_ARREADY,
    S11_AXI_RID,
    S11_AXI_RDATA,
    S11_AXI_RRESP,
    S11_AXI_RLAST,
    S11_AXI_RVALID,
    S11_AXI_RREADY,
    S12_AXI_ARESET_OUT_N,
    S12_AXI_ACLK,
    S12_AXI_AWID,
    S12_AXI_AWADDR,
    S12_AXI_AWLEN,
    S12_AXI_AWSIZE,
    S12_AXI_AWBURST,
    S12_AXI_AWLOCK,
    S12_AXI_AWCACHE,
    S12_AXI_AWPROT,
    S12_AXI_AWQOS,
    S12_AXI_AWVALID,
    S12_AXI_AWREADY,
    S12_AXI_WDATA,
    S12_AXI_WSTRB,
    S12_AXI_WLAST,
    S12_AXI_WVALID,
    S12_AXI_WREADY,
    S12_AXI_BID,
    S12_AXI_BRESP,
    S12_AXI_BVALID,
    S12_AXI_BREADY,
    S12_AXI_ARID,
    S12_AXI_ARADDR,
    S12_AXI_ARLEN,
    S12_AXI_ARSIZE,
    S12_AXI_ARBURST,
    S12_AXI_ARLOCK,
    S12_AXI_ARCACHE,
    S12_AXI_ARPROT,
    S12_AXI_ARQOS,
    S12_AXI_ARVALID,
    S12_AXI_ARREADY,
    S12_AXI_RID,
    S12_AXI_RDATA,
    S12_AXI_RRESP,
    S12_AXI_RLAST,
    S12_AXI_RVALID,
    S12_AXI_RREADY,
    S13_AXI_ARESET_OUT_N,
    S13_AXI_ACLK,
    S13_AXI_AWID,
    S13_AXI_AWADDR,
    S13_AXI_AWLEN,
    S13_AXI_AWSIZE,
    S13_AXI_AWBURST,
    S13_AXI_AWLOCK,
    S13_AXI_AWCACHE,
    S13_AXI_AWPROT,
    S13_AXI_AWQOS,
    S13_AXI_AWVALID,
    S13_AXI_AWREADY,
    S13_AXI_WDATA,
    S13_AXI_WSTRB,
    S13_AXI_WLAST,
    S13_AXI_WVALID,
    S13_AXI_WREADY,
    S13_AXI_BID,
    S13_AXI_BRESP,
    S13_AXI_BVALID,
    S13_AXI_BREADY,
    S13_AXI_ARID,
    S13_AXI_ARADDR,
    S13_AXI_ARLEN,
    S13_AXI_ARSIZE,
    S13_AXI_ARBURST,
    S13_AXI_ARLOCK,
    S13_AXI_ARCACHE,
    S13_AXI_ARPROT,
    S13_AXI_ARQOS,
    S13_AXI_ARVALID,
    S13_AXI_ARREADY,
    S13_AXI_RID,
    S13_AXI_RDATA,
    S13_AXI_RRESP,
    S13_AXI_RLAST,
    S13_AXI_RVALID,
    S13_AXI_RREADY,
    S14_AXI_ARESET_OUT_N,
    S14_AXI_ACLK,
    S14_AXI_AWID,
    S14_AXI_AWADDR,
    S14_AXI_AWLEN,
    S14_AXI_AWSIZE,
    S14_AXI_AWBURST,
    S14_AXI_AWLOCK,
    S14_AXI_AWCACHE,
    S14_AXI_AWPROT,
    S14_AXI_AWQOS,
    S14_AXI_AWVALID,
    S14_AXI_AWREADY,
    S14_AXI_WDATA,
    S14_AXI_WSTRB,
    S14_AXI_WLAST,
    S14_AXI_WVALID,
    S14_AXI_WREADY,
    S14_AXI_BID,
    S14_AXI_BRESP,
    S14_AXI_BVALID,
    S14_AXI_BREADY,
    S14_AXI_ARID,
    S14_AXI_ARADDR,
    S14_AXI_ARLEN,
    S14_AXI_ARSIZE,
    S14_AXI_ARBURST,
    S14_AXI_ARLOCK,
    S14_AXI_ARCACHE,
    S14_AXI_ARPROT,
    S14_AXI_ARQOS,
    S14_AXI_ARVALID,
    S14_AXI_ARREADY,
    S14_AXI_RID,
    S14_AXI_RDATA,
    S14_AXI_RRESP,
    S14_AXI_RLAST,
    S14_AXI_RVALID,
    S14_AXI_RREADY,
    S15_AXI_ARESET_OUT_N,
    S15_AXI_ACLK,
    S15_AXI_AWID,
    S15_AXI_AWADDR,
    S15_AXI_AWLEN,
    S15_AXI_AWSIZE,
    S15_AXI_AWBURST,
    S15_AXI_AWLOCK,
    S15_AXI_AWCACHE,
    S15_AXI_AWPROT,
    S15_AXI_AWQOS,
    S15_AXI_AWVALID,
    S15_AXI_AWREADY,
    S15_AXI_WDATA,
    S15_AXI_WSTRB,
    S15_AXI_WLAST,
    S15_AXI_WVALID,
    S15_AXI_WREADY,
    S15_AXI_BID,
    S15_AXI_BRESP,
    S15_AXI_BVALID,
    S15_AXI_BREADY,
    S15_AXI_ARID,
    S15_AXI_ARADDR,
    S15_AXI_ARLEN,
    S15_AXI_ARSIZE,
    S15_AXI_ARBURST,
    S15_AXI_ARLOCK,
    S15_AXI_ARCACHE,
    S15_AXI_ARPROT,
    S15_AXI_ARQOS,
    S15_AXI_ARVALID,
    S15_AXI_ARREADY,
    S15_AXI_RID,
    S15_AXI_RDATA,
    S15_AXI_RRESP,
    S15_AXI_RLAST,
    S15_AXI_RVALID,
    S15_AXI_RREADY,
    M00_AXI_ARESET_OUT_N,
    M00_AXI_ACLK,
    M00_AXI_AWID,
    M00_AXI_AWADDR,
    M00_AXI_AWLEN,
    M00_AXI_AWSIZE,
    M00_AXI_AWBURST,
    M00_AXI_AWLOCK,
    M00_AXI_AWCACHE,
    M00_AXI_AWPROT,
    M00_AXI_AWQOS,
    M00_AXI_AWVALID,
    M00_AXI_AWREADY,
    M00_AXI_WDATA,
    M00_AXI_WSTRB,
    M00_AXI_WLAST,
    M00_AXI_WVALID,
    M00_AXI_WREADY,
    M00_AXI_BID,
    M00_AXI_BRESP,
    M00_AXI_BVALID,
    M00_AXI_BREADY,
    M00_AXI_ARID,
    M00_AXI_ARADDR,
    M00_AXI_ARLEN,
    M00_AXI_ARSIZE,
    M00_AXI_ARBURST,
    M00_AXI_ARLOCK,
    M00_AXI_ARCACHE,
    M00_AXI_ARPROT,
    M00_AXI_ARQOS,
    M00_AXI_ARVALID,
    M00_AXI_ARREADY,
    M00_AXI_RID,
    M00_AXI_RDATA,
    M00_AXI_RRESP,
    M00_AXI_RLAST,
    M00_AXI_RVALID,
    M00_AXI_RREADY);
  (* keep = "true" *) input INTERCONNECT_ACLK;
  (* keep = "true" *) (* syn_keep = "true" *) input INTERCONNECT_ARESETN;
  output S00_AXI_ARESET_OUT_N;
  (* keep = "true" *) input S00_AXI_ACLK;
  input [0:0]S00_AXI_AWID;
  input [31:0]S00_AXI_AWADDR;
  input [7:0]S00_AXI_AWLEN;
  input [2:0]S00_AXI_AWSIZE;
  input [1:0]S00_AXI_AWBURST;
  input S00_AXI_AWLOCK;
  input [3:0]S00_AXI_AWCACHE;
  input [2:0]S00_AXI_AWPROT;
  input [3:0]S00_AXI_AWQOS;
  input S00_AXI_AWVALID;
  output S00_AXI_AWREADY;
  input [31:0]S00_AXI_WDATA;
  input [3:0]S00_AXI_WSTRB;
  input S00_AXI_WLAST;
  input S00_AXI_WVALID;
  output S00_AXI_WREADY;
  output [0:0]S00_AXI_BID;
  output [1:0]S00_AXI_BRESP;
  output S00_AXI_BVALID;
  input S00_AXI_BREADY;
  input [0:0]S00_AXI_ARID;
  input [31:0]S00_AXI_ARADDR;
  input [7:0]S00_AXI_ARLEN;
  input [2:0]S00_AXI_ARSIZE;
  input [1:0]S00_AXI_ARBURST;
  input S00_AXI_ARLOCK;
  input [3:0]S00_AXI_ARCACHE;
  input [2:0]S00_AXI_ARPROT;
  input [3:0]S00_AXI_ARQOS;
  input S00_AXI_ARVALID;
  output S00_AXI_ARREADY;
  output [0:0]S00_AXI_RID;
  output [31:0]S00_AXI_RDATA;
  output [1:0]S00_AXI_RRESP;
  output S00_AXI_RLAST;
  output S00_AXI_RVALID;
  input S00_AXI_RREADY;
  output S01_AXI_ARESET_OUT_N;
  input S01_AXI_ACLK;
  input [0:0]S01_AXI_AWID;
  input [31:0]S01_AXI_AWADDR;
  input [7:0]S01_AXI_AWLEN;
  input [2:0]S01_AXI_AWSIZE;
  input [1:0]S01_AXI_AWBURST;
  input S01_AXI_AWLOCK;
  input [3:0]S01_AXI_AWCACHE;
  input [2:0]S01_AXI_AWPROT;
  input [3:0]S01_AXI_AWQOS;
  input S01_AXI_AWVALID;
  output S01_AXI_AWREADY;
  input [31:0]S01_AXI_WDATA;
  input [3:0]S01_AXI_WSTRB;
  input S01_AXI_WLAST;
  input S01_AXI_WVALID;
  output S01_AXI_WREADY;
  output [0:0]S01_AXI_BID;
  output [1:0]S01_AXI_BRESP;
  output S01_AXI_BVALID;
  input S01_AXI_BREADY;
  input [0:0]S01_AXI_ARID;
  input [31:0]S01_AXI_ARADDR;
  input [7:0]S01_AXI_ARLEN;
  input [2:0]S01_AXI_ARSIZE;
  input [1:0]S01_AXI_ARBURST;
  input S01_AXI_ARLOCK;
  input [3:0]S01_AXI_ARCACHE;
  input [2:0]S01_AXI_ARPROT;
  input [3:0]S01_AXI_ARQOS;
  input S01_AXI_ARVALID;
  output S01_AXI_ARREADY;
  output [0:0]S01_AXI_RID;
  output [31:0]S01_AXI_RDATA;
  output [1:0]S01_AXI_RRESP;
  output S01_AXI_RLAST;
  output S01_AXI_RVALID;
  input S01_AXI_RREADY;
  output S02_AXI_ARESET_OUT_N;
  input S02_AXI_ACLK;
  input [0:0]S02_AXI_AWID;
  input [31:0]S02_AXI_AWADDR;
  input [7:0]S02_AXI_AWLEN;
  input [2:0]S02_AXI_AWSIZE;
  input [1:0]S02_AXI_AWBURST;
  input S02_AXI_AWLOCK;
  input [3:0]S02_AXI_AWCACHE;
  input [2:0]S02_AXI_AWPROT;
  input [3:0]S02_AXI_AWQOS;
  input S02_AXI_AWVALID;
  output S02_AXI_AWREADY;
  input [31:0]S02_AXI_WDATA;
  input [3:0]S02_AXI_WSTRB;
  input S02_AXI_WLAST;
  input S02_AXI_WVALID;
  output S02_AXI_WREADY;
  output [0:0]S02_AXI_BID;
  output [1:0]S02_AXI_BRESP;
  output S02_AXI_BVALID;
  input S02_AXI_BREADY;
  input [0:0]S02_AXI_ARID;
  input [31:0]S02_AXI_ARADDR;
  input [7:0]S02_AXI_ARLEN;
  input [2:0]S02_AXI_ARSIZE;
  input [1:0]S02_AXI_ARBURST;
  input S02_AXI_ARLOCK;
  input [3:0]S02_AXI_ARCACHE;
  input [2:0]S02_AXI_ARPROT;
  input [3:0]S02_AXI_ARQOS;
  input S02_AXI_ARVALID;
  output S02_AXI_ARREADY;
  output [0:0]S02_AXI_RID;
  output [31:0]S02_AXI_RDATA;
  output [1:0]S02_AXI_RRESP;
  output S02_AXI_RLAST;
  output S02_AXI_RVALID;
  input S02_AXI_RREADY;
  output S03_AXI_ARESET_OUT_N;
  input S03_AXI_ACLK;
  input [0:0]S03_AXI_AWID;
  input [31:0]S03_AXI_AWADDR;
  input [7:0]S03_AXI_AWLEN;
  input [2:0]S03_AXI_AWSIZE;
  input [1:0]S03_AXI_AWBURST;
  input S03_AXI_AWLOCK;
  input [3:0]S03_AXI_AWCACHE;
  input [2:0]S03_AXI_AWPROT;
  input [3:0]S03_AXI_AWQOS;
  input S03_AXI_AWVALID;
  output S03_AXI_AWREADY;
  input [31:0]S03_AXI_WDATA;
  input [3:0]S03_AXI_WSTRB;
  input S03_AXI_WLAST;
  input S03_AXI_WVALID;
  output S03_AXI_WREADY;
  output [0:0]S03_AXI_BID;
  output [1:0]S03_AXI_BRESP;
  output S03_AXI_BVALID;
  input S03_AXI_BREADY;
  input [0:0]S03_AXI_ARID;
  input [31:0]S03_AXI_ARADDR;
  input [7:0]S03_AXI_ARLEN;
  input [2:0]S03_AXI_ARSIZE;
  input [1:0]S03_AXI_ARBURST;
  input S03_AXI_ARLOCK;
  input [3:0]S03_AXI_ARCACHE;
  input [2:0]S03_AXI_ARPROT;
  input [3:0]S03_AXI_ARQOS;
  input S03_AXI_ARVALID;
  output S03_AXI_ARREADY;
  output [0:0]S03_AXI_RID;
  output [31:0]S03_AXI_RDATA;
  output [1:0]S03_AXI_RRESP;
  output S03_AXI_RLAST;
  output S03_AXI_RVALID;
  input S03_AXI_RREADY;
  output S04_AXI_ARESET_OUT_N;
  input S04_AXI_ACLK;
  input [0:0]S04_AXI_AWID;
  input [31:0]S04_AXI_AWADDR;
  input [7:0]S04_AXI_AWLEN;
  input [2:0]S04_AXI_AWSIZE;
  input [1:0]S04_AXI_AWBURST;
  input S04_AXI_AWLOCK;
  input [3:0]S04_AXI_AWCACHE;
  input [2:0]S04_AXI_AWPROT;
  input [3:0]S04_AXI_AWQOS;
  input S04_AXI_AWVALID;
  output S04_AXI_AWREADY;
  input [31:0]S04_AXI_WDATA;
  input [3:0]S04_AXI_WSTRB;
  input S04_AXI_WLAST;
  input S04_AXI_WVALID;
  output S04_AXI_WREADY;
  output [0:0]S04_AXI_BID;
  output [1:0]S04_AXI_BRESP;
  output S04_AXI_BVALID;
  input S04_AXI_BREADY;
  input [0:0]S04_AXI_ARID;
  input [31:0]S04_AXI_ARADDR;
  input [7:0]S04_AXI_ARLEN;
  input [2:0]S04_AXI_ARSIZE;
  input [1:0]S04_AXI_ARBURST;
  input S04_AXI_ARLOCK;
  input [3:0]S04_AXI_ARCACHE;
  input [2:0]S04_AXI_ARPROT;
  input [3:0]S04_AXI_ARQOS;
  input S04_AXI_ARVALID;
  output S04_AXI_ARREADY;
  output [0:0]S04_AXI_RID;
  output [31:0]S04_AXI_RDATA;
  output [1:0]S04_AXI_RRESP;
  output S04_AXI_RLAST;
  output S04_AXI_RVALID;
  input S04_AXI_RREADY;
  output S05_AXI_ARESET_OUT_N;
  input S05_AXI_ACLK;
  input [0:0]S05_AXI_AWID;
  input [31:0]S05_AXI_AWADDR;
  input [7:0]S05_AXI_AWLEN;
  input [2:0]S05_AXI_AWSIZE;
  input [1:0]S05_AXI_AWBURST;
  input S05_AXI_AWLOCK;
  input [3:0]S05_AXI_AWCACHE;
  input [2:0]S05_AXI_AWPROT;
  input [3:0]S05_AXI_AWQOS;
  input S05_AXI_AWVALID;
  output S05_AXI_AWREADY;
  input [31:0]S05_AXI_WDATA;
  input [3:0]S05_AXI_WSTRB;
  input S05_AXI_WLAST;
  input S05_AXI_WVALID;
  output S05_AXI_WREADY;
  output [0:0]S05_AXI_BID;
  output [1:0]S05_AXI_BRESP;
  output S05_AXI_BVALID;
  input S05_AXI_BREADY;
  input [0:0]S05_AXI_ARID;
  input [31:0]S05_AXI_ARADDR;
  input [7:0]S05_AXI_ARLEN;
  input [2:0]S05_AXI_ARSIZE;
  input [1:0]S05_AXI_ARBURST;
  input S05_AXI_ARLOCK;
  input [3:0]S05_AXI_ARCACHE;
  input [2:0]S05_AXI_ARPROT;
  input [3:0]S05_AXI_ARQOS;
  input S05_AXI_ARVALID;
  output S05_AXI_ARREADY;
  output [0:0]S05_AXI_RID;
  output [31:0]S05_AXI_RDATA;
  output [1:0]S05_AXI_RRESP;
  output S05_AXI_RLAST;
  output S05_AXI_RVALID;
  input S05_AXI_RREADY;
  output S06_AXI_ARESET_OUT_N;
  input S06_AXI_ACLK;
  input [0:0]S06_AXI_AWID;
  input [31:0]S06_AXI_AWADDR;
  input [7:0]S06_AXI_AWLEN;
  input [2:0]S06_AXI_AWSIZE;
  input [1:0]S06_AXI_AWBURST;
  input S06_AXI_AWLOCK;
  input [3:0]S06_AXI_AWCACHE;
  input [2:0]S06_AXI_AWPROT;
  input [3:0]S06_AXI_AWQOS;
  input S06_AXI_AWVALID;
  output S06_AXI_AWREADY;
  input [31:0]S06_AXI_WDATA;
  input [3:0]S06_AXI_WSTRB;
  input S06_AXI_WLAST;
  input S06_AXI_WVALID;
  output S06_AXI_WREADY;
  output [0:0]S06_AXI_BID;
  output [1:0]S06_AXI_BRESP;
  output S06_AXI_BVALID;
  input S06_AXI_BREADY;
  input [0:0]S06_AXI_ARID;
  input [31:0]S06_AXI_ARADDR;
  input [7:0]S06_AXI_ARLEN;
  input [2:0]S06_AXI_ARSIZE;
  input [1:0]S06_AXI_ARBURST;
  input S06_AXI_ARLOCK;
  input [3:0]S06_AXI_ARCACHE;
  input [2:0]S06_AXI_ARPROT;
  input [3:0]S06_AXI_ARQOS;
  input S06_AXI_ARVALID;
  output S06_AXI_ARREADY;
  output [0:0]S06_AXI_RID;
  output [31:0]S06_AXI_RDATA;
  output [1:0]S06_AXI_RRESP;
  output S06_AXI_RLAST;
  output S06_AXI_RVALID;
  input S06_AXI_RREADY;
  output S07_AXI_ARESET_OUT_N;
  input S07_AXI_ACLK;
  input [0:0]S07_AXI_AWID;
  input [31:0]S07_AXI_AWADDR;
  input [7:0]S07_AXI_AWLEN;
  input [2:0]S07_AXI_AWSIZE;
  input [1:0]S07_AXI_AWBURST;
  input S07_AXI_AWLOCK;
  input [3:0]S07_AXI_AWCACHE;
  input [2:0]S07_AXI_AWPROT;
  input [3:0]S07_AXI_AWQOS;
  input S07_AXI_AWVALID;
  output S07_AXI_AWREADY;
  input [31:0]S07_AXI_WDATA;
  input [3:0]S07_AXI_WSTRB;
  input S07_AXI_WLAST;
  input S07_AXI_WVALID;
  output S07_AXI_WREADY;
  output [0:0]S07_AXI_BID;
  output [1:0]S07_AXI_BRESP;
  output S07_AXI_BVALID;
  input S07_AXI_BREADY;
  input [0:0]S07_AXI_ARID;
  input [31:0]S07_AXI_ARADDR;
  input [7:0]S07_AXI_ARLEN;
  input [2:0]S07_AXI_ARSIZE;
  input [1:0]S07_AXI_ARBURST;
  input S07_AXI_ARLOCK;
  input [3:0]S07_AXI_ARCACHE;
  input [2:0]S07_AXI_ARPROT;
  input [3:0]S07_AXI_ARQOS;
  input S07_AXI_ARVALID;
  output S07_AXI_ARREADY;
  output [0:0]S07_AXI_RID;
  output [31:0]S07_AXI_RDATA;
  output [1:0]S07_AXI_RRESP;
  output S07_AXI_RLAST;
  output S07_AXI_RVALID;
  input S07_AXI_RREADY;
  output S08_AXI_ARESET_OUT_N;
  input S08_AXI_ACLK;
  input [0:0]S08_AXI_AWID;
  input [31:0]S08_AXI_AWADDR;
  input [7:0]S08_AXI_AWLEN;
  input [2:0]S08_AXI_AWSIZE;
  input [1:0]S08_AXI_AWBURST;
  input S08_AXI_AWLOCK;
  input [3:0]S08_AXI_AWCACHE;
  input [2:0]S08_AXI_AWPROT;
  input [3:0]S08_AXI_AWQOS;
  input S08_AXI_AWVALID;
  output S08_AXI_AWREADY;
  input [31:0]S08_AXI_WDATA;
  input [3:0]S08_AXI_WSTRB;
  input S08_AXI_WLAST;
  input S08_AXI_WVALID;
  output S08_AXI_WREADY;
  output [0:0]S08_AXI_BID;
  output [1:0]S08_AXI_BRESP;
  output S08_AXI_BVALID;
  input S08_AXI_BREADY;
  input [0:0]S08_AXI_ARID;
  input [31:0]S08_AXI_ARADDR;
  input [7:0]S08_AXI_ARLEN;
  input [2:0]S08_AXI_ARSIZE;
  input [1:0]S08_AXI_ARBURST;
  input S08_AXI_ARLOCK;
  input [3:0]S08_AXI_ARCACHE;
  input [2:0]S08_AXI_ARPROT;
  input [3:0]S08_AXI_ARQOS;
  input S08_AXI_ARVALID;
  output S08_AXI_ARREADY;
  output [0:0]S08_AXI_RID;
  output [31:0]S08_AXI_RDATA;
  output [1:0]S08_AXI_RRESP;
  output S08_AXI_RLAST;
  output S08_AXI_RVALID;
  input S08_AXI_RREADY;
  output S09_AXI_ARESET_OUT_N;
  input S09_AXI_ACLK;
  input [0:0]S09_AXI_AWID;
  input [31:0]S09_AXI_AWADDR;
  input [7:0]S09_AXI_AWLEN;
  input [2:0]S09_AXI_AWSIZE;
  input [1:0]S09_AXI_AWBURST;
  input S09_AXI_AWLOCK;
  input [3:0]S09_AXI_AWCACHE;
  input [2:0]S09_AXI_AWPROT;
  input [3:0]S09_AXI_AWQOS;
  input S09_AXI_AWVALID;
  output S09_AXI_AWREADY;
  input [31:0]S09_AXI_WDATA;
  input [3:0]S09_AXI_WSTRB;
  input S09_AXI_WLAST;
  input S09_AXI_WVALID;
  output S09_AXI_WREADY;
  output [0:0]S09_AXI_BID;
  output [1:0]S09_AXI_BRESP;
  output S09_AXI_BVALID;
  input S09_AXI_BREADY;
  input [0:0]S09_AXI_ARID;
  input [31:0]S09_AXI_ARADDR;
  input [7:0]S09_AXI_ARLEN;
  input [2:0]S09_AXI_ARSIZE;
  input [1:0]S09_AXI_ARBURST;
  input S09_AXI_ARLOCK;
  input [3:0]S09_AXI_ARCACHE;
  input [2:0]S09_AXI_ARPROT;
  input [3:0]S09_AXI_ARQOS;
  input S09_AXI_ARVALID;
  output S09_AXI_ARREADY;
  output [0:0]S09_AXI_RID;
  output [31:0]S09_AXI_RDATA;
  output [1:0]S09_AXI_RRESP;
  output S09_AXI_RLAST;
  output S09_AXI_RVALID;
  input S09_AXI_RREADY;
  output S10_AXI_ARESET_OUT_N;
  input S10_AXI_ACLK;
  input [0:0]S10_AXI_AWID;
  input [31:0]S10_AXI_AWADDR;
  input [7:0]S10_AXI_AWLEN;
  input [2:0]S10_AXI_AWSIZE;
  input [1:0]S10_AXI_AWBURST;
  input S10_AXI_AWLOCK;
  input [3:0]S10_AXI_AWCACHE;
  input [2:0]S10_AXI_AWPROT;
  input [3:0]S10_AXI_AWQOS;
  input S10_AXI_AWVALID;
  output S10_AXI_AWREADY;
  input [31:0]S10_AXI_WDATA;
  input [3:0]S10_AXI_WSTRB;
  input S10_AXI_WLAST;
  input S10_AXI_WVALID;
  output S10_AXI_WREADY;
  output [0:0]S10_AXI_BID;
  output [1:0]S10_AXI_BRESP;
  output S10_AXI_BVALID;
  input S10_AXI_BREADY;
  input [0:0]S10_AXI_ARID;
  input [31:0]S10_AXI_ARADDR;
  input [7:0]S10_AXI_ARLEN;
  input [2:0]S10_AXI_ARSIZE;
  input [1:0]S10_AXI_ARBURST;
  input S10_AXI_ARLOCK;
  input [3:0]S10_AXI_ARCACHE;
  input [2:0]S10_AXI_ARPROT;
  input [3:0]S10_AXI_ARQOS;
  input S10_AXI_ARVALID;
  output S10_AXI_ARREADY;
  output [0:0]S10_AXI_RID;
  output [31:0]S10_AXI_RDATA;
  output [1:0]S10_AXI_RRESP;
  output S10_AXI_RLAST;
  output S10_AXI_RVALID;
  input S10_AXI_RREADY;
  output S11_AXI_ARESET_OUT_N;
  input S11_AXI_ACLK;
  input [0:0]S11_AXI_AWID;
  input [31:0]S11_AXI_AWADDR;
  input [7:0]S11_AXI_AWLEN;
  input [2:0]S11_AXI_AWSIZE;
  input [1:0]S11_AXI_AWBURST;
  input S11_AXI_AWLOCK;
  input [3:0]S11_AXI_AWCACHE;
  input [2:0]S11_AXI_AWPROT;
  input [3:0]S11_AXI_AWQOS;
  input S11_AXI_AWVALID;
  output S11_AXI_AWREADY;
  input [31:0]S11_AXI_WDATA;
  input [3:0]S11_AXI_WSTRB;
  input S11_AXI_WLAST;
  input S11_AXI_WVALID;
  output S11_AXI_WREADY;
  output [0:0]S11_AXI_BID;
  output [1:0]S11_AXI_BRESP;
  output S11_AXI_BVALID;
  input S11_AXI_BREADY;
  input [0:0]S11_AXI_ARID;
  input [31:0]S11_AXI_ARADDR;
  input [7:0]S11_AXI_ARLEN;
  input [2:0]S11_AXI_ARSIZE;
  input [1:0]S11_AXI_ARBURST;
  input S11_AXI_ARLOCK;
  input [3:0]S11_AXI_ARCACHE;
  input [2:0]S11_AXI_ARPROT;
  input [3:0]S11_AXI_ARQOS;
  input S11_AXI_ARVALID;
  output S11_AXI_ARREADY;
  output [0:0]S11_AXI_RID;
  output [31:0]S11_AXI_RDATA;
  output [1:0]S11_AXI_RRESP;
  output S11_AXI_RLAST;
  output S11_AXI_RVALID;
  input S11_AXI_RREADY;
  output S12_AXI_ARESET_OUT_N;
  input S12_AXI_ACLK;
  input [0:0]S12_AXI_AWID;
  input [31:0]S12_AXI_AWADDR;
  input [7:0]S12_AXI_AWLEN;
  input [2:0]S12_AXI_AWSIZE;
  input [1:0]S12_AXI_AWBURST;
  input S12_AXI_AWLOCK;
  input [3:0]S12_AXI_AWCACHE;
  input [2:0]S12_AXI_AWPROT;
  input [3:0]S12_AXI_AWQOS;
  input S12_AXI_AWVALID;
  output S12_AXI_AWREADY;
  input [31:0]S12_AXI_WDATA;
  input [3:0]S12_AXI_WSTRB;
  input S12_AXI_WLAST;
  input S12_AXI_WVALID;
  output S12_AXI_WREADY;
  output [0:0]S12_AXI_BID;
  output [1:0]S12_AXI_BRESP;
  output S12_AXI_BVALID;
  input S12_AXI_BREADY;
  input [0:0]S12_AXI_ARID;
  input [31:0]S12_AXI_ARADDR;
  input [7:0]S12_AXI_ARLEN;
  input [2:0]S12_AXI_ARSIZE;
  input [1:0]S12_AXI_ARBURST;
  input S12_AXI_ARLOCK;
  input [3:0]S12_AXI_ARCACHE;
  input [2:0]S12_AXI_ARPROT;
  input [3:0]S12_AXI_ARQOS;
  input S12_AXI_ARVALID;
  output S12_AXI_ARREADY;
  output [0:0]S12_AXI_RID;
  output [31:0]S12_AXI_RDATA;
  output [1:0]S12_AXI_RRESP;
  output S12_AXI_RLAST;
  output S12_AXI_RVALID;
  input S12_AXI_RREADY;
  output S13_AXI_ARESET_OUT_N;
  input S13_AXI_ACLK;
  input [0:0]S13_AXI_AWID;
  input [31:0]S13_AXI_AWADDR;
  input [7:0]S13_AXI_AWLEN;
  input [2:0]S13_AXI_AWSIZE;
  input [1:0]S13_AXI_AWBURST;
  input S13_AXI_AWLOCK;
  input [3:0]S13_AXI_AWCACHE;
  input [2:0]S13_AXI_AWPROT;
  input [3:0]S13_AXI_AWQOS;
  input S13_AXI_AWVALID;
  output S13_AXI_AWREADY;
  input [31:0]S13_AXI_WDATA;
  input [3:0]S13_AXI_WSTRB;
  input S13_AXI_WLAST;
  input S13_AXI_WVALID;
  output S13_AXI_WREADY;
  output [0:0]S13_AXI_BID;
  output [1:0]S13_AXI_BRESP;
  output S13_AXI_BVALID;
  input S13_AXI_BREADY;
  input [0:0]S13_AXI_ARID;
  input [31:0]S13_AXI_ARADDR;
  input [7:0]S13_AXI_ARLEN;
  input [2:0]S13_AXI_ARSIZE;
  input [1:0]S13_AXI_ARBURST;
  input S13_AXI_ARLOCK;
  input [3:0]S13_AXI_ARCACHE;
  input [2:0]S13_AXI_ARPROT;
  input [3:0]S13_AXI_ARQOS;
  input S13_AXI_ARVALID;
  output S13_AXI_ARREADY;
  output [0:0]S13_AXI_RID;
  output [31:0]S13_AXI_RDATA;
  output [1:0]S13_AXI_RRESP;
  output S13_AXI_RLAST;
  output S13_AXI_RVALID;
  input S13_AXI_RREADY;
  output S14_AXI_ARESET_OUT_N;
  input S14_AXI_ACLK;
  input [0:0]S14_AXI_AWID;
  input [31:0]S14_AXI_AWADDR;
  input [7:0]S14_AXI_AWLEN;
  input [2:0]S14_AXI_AWSIZE;
  input [1:0]S14_AXI_AWBURST;
  input S14_AXI_AWLOCK;
  input [3:0]S14_AXI_AWCACHE;
  input [2:0]S14_AXI_AWPROT;
  input [3:0]S14_AXI_AWQOS;
  input S14_AXI_AWVALID;
  output S14_AXI_AWREADY;
  input [31:0]S14_AXI_WDATA;
  input [3:0]S14_AXI_WSTRB;
  input S14_AXI_WLAST;
  input S14_AXI_WVALID;
  output S14_AXI_WREADY;
  output [0:0]S14_AXI_BID;
  output [1:0]S14_AXI_BRESP;
  output S14_AXI_BVALID;
  input S14_AXI_BREADY;
  input [0:0]S14_AXI_ARID;
  input [31:0]S14_AXI_ARADDR;
  input [7:0]S14_AXI_ARLEN;
  input [2:0]S14_AXI_ARSIZE;
  input [1:0]S14_AXI_ARBURST;
  input S14_AXI_ARLOCK;
  input [3:0]S14_AXI_ARCACHE;
  input [2:0]S14_AXI_ARPROT;
  input [3:0]S14_AXI_ARQOS;
  input S14_AXI_ARVALID;
  output S14_AXI_ARREADY;
  output [0:0]S14_AXI_RID;
  output [31:0]S14_AXI_RDATA;
  output [1:0]S14_AXI_RRESP;
  output S14_AXI_RLAST;
  output S14_AXI_RVALID;
  input S14_AXI_RREADY;
  output S15_AXI_ARESET_OUT_N;
  input S15_AXI_ACLK;
  input [0:0]S15_AXI_AWID;
  input [31:0]S15_AXI_AWADDR;
  input [7:0]S15_AXI_AWLEN;
  input [2:0]S15_AXI_AWSIZE;
  input [1:0]S15_AXI_AWBURST;
  input S15_AXI_AWLOCK;
  input [3:0]S15_AXI_AWCACHE;
  input [2:0]S15_AXI_AWPROT;
  input [3:0]S15_AXI_AWQOS;
  input S15_AXI_AWVALID;
  output S15_AXI_AWREADY;
  input [31:0]S15_AXI_WDATA;
  input [3:0]S15_AXI_WSTRB;
  input S15_AXI_WLAST;
  input S15_AXI_WVALID;
  output S15_AXI_WREADY;
  output [0:0]S15_AXI_BID;
  output [1:0]S15_AXI_BRESP;
  output S15_AXI_BVALID;
  input S15_AXI_BREADY;
  input [0:0]S15_AXI_ARID;
  input [31:0]S15_AXI_ARADDR;
  input [7:0]S15_AXI_ARLEN;
  input [2:0]S15_AXI_ARSIZE;
  input [1:0]S15_AXI_ARBURST;
  input S15_AXI_ARLOCK;
  input [3:0]S15_AXI_ARCACHE;
  input [2:0]S15_AXI_ARPROT;
  input [3:0]S15_AXI_ARQOS;
  input S15_AXI_ARVALID;
  output S15_AXI_ARREADY;
  output [0:0]S15_AXI_RID;
  output [31:0]S15_AXI_RDATA;
  output [1:0]S15_AXI_RRESP;
  output S15_AXI_RLAST;
  output S15_AXI_RVALID;
  input S15_AXI_RREADY;
  output M00_AXI_ARESET_OUT_N;
  (* keep = "true" *) input M00_AXI_ACLK;
  output [3:0]M00_AXI_AWID;
  output [31:0]M00_AXI_AWADDR;
  output [7:0]M00_AXI_AWLEN;
  output [2:0]M00_AXI_AWSIZE;
  output [1:0]M00_AXI_AWBURST;
  output M00_AXI_AWLOCK;
  output [3:0]M00_AXI_AWCACHE;
  output [2:0]M00_AXI_AWPROT;
  output [3:0]M00_AXI_AWQOS;
  output M00_AXI_AWVALID;
  input M00_AXI_AWREADY;
  output [31:0]M00_AXI_WDATA;
  output [3:0]M00_AXI_WSTRB;
  output M00_AXI_WLAST;
  output M00_AXI_WVALID;
  input M00_AXI_WREADY;
  input [3:0]M00_AXI_BID;
  input [1:0]M00_AXI_BRESP;
  input M00_AXI_BVALID;
  output M00_AXI_BREADY;
  output [3:0]M00_AXI_ARID;
  output [31:0]M00_AXI_ARADDR;
  output [7:0]M00_AXI_ARLEN;
  output [2:0]M00_AXI_ARSIZE;
  output [1:0]M00_AXI_ARBURST;
  output M00_AXI_ARLOCK;
  output [3:0]M00_AXI_ARCACHE;
  output [2:0]M00_AXI_ARPROT;
  output [3:0]M00_AXI_ARQOS;
  output M00_AXI_ARVALID;
  input M00_AXI_ARREADY;
  input [3:0]M00_AXI_RID;
  input [31:0]M00_AXI_RDATA;
  input [1:0]M00_AXI_RRESP;
  input M00_AXI_RLAST;
  input M00_AXI_RVALID;
  output M00_AXI_RREADY;

  wire \<const0> ;
  wire INTERCONNECT_ACLK;
  wire INTERCONNECT_ARESETN;
  wire M00_AXI_ACLK;
  wire [31:0]M00_AXI_ARADDR;
  wire [1:0]M00_AXI_ARBURST;
  wire [3:0]M00_AXI_ARCACHE;
  wire M00_AXI_ARESET_OUT_N;
  wire [3:0]M00_AXI_ARID;
  wire [7:0]M00_AXI_ARLEN;
  wire M00_AXI_ARLOCK;
  wire [2:0]M00_AXI_ARPROT;
  wire [3:0]M00_AXI_ARQOS;
  wire M00_AXI_ARREADY;
  wire [2:0]M00_AXI_ARSIZE;
  wire M00_AXI_ARVALID;
  wire [31:0]M00_AXI_AWADDR;
  wire [1:0]M00_AXI_AWBURST;
  wire [3:0]M00_AXI_AWCACHE;
  wire [3:0]M00_AXI_AWID;
  wire [7:0]M00_AXI_AWLEN;
  wire M00_AXI_AWLOCK;
  wire [2:0]M00_AXI_AWPROT;
  wire [3:0]M00_AXI_AWQOS;
  wire M00_AXI_AWREADY;
  wire [2:0]M00_AXI_AWSIZE;
  wire M00_AXI_AWVALID;
  wire [3:0]M00_AXI_BID;
  wire M00_AXI_BREADY;
  wire [1:0]M00_AXI_BRESP;
  wire M00_AXI_BVALID;
  wire [31:0]M00_AXI_RDATA;
  wire [3:0]M00_AXI_RID;
  wire M00_AXI_RLAST;
  wire M00_AXI_RREADY;
  wire [1:0]M00_AXI_RRESP;
  wire M00_AXI_RVALID;
  wire [31:0]M00_AXI_WDATA;
  wire M00_AXI_WLAST;
  wire M00_AXI_WREADY;
  wire [3:0]M00_AXI_WSTRB;
  wire M00_AXI_WVALID;
  wire S00_AXI_ACLK;
  wire [31:0]S00_AXI_ARADDR;
  wire [1:0]S00_AXI_ARBURST;
  wire [3:0]S00_AXI_ARCACHE;
  wire S00_AXI_ARESET_OUT_N;
  wire [7:0]S00_AXI_ARLEN;
  wire S00_AXI_ARLOCK;
  wire [2:0]S00_AXI_ARPROT;
  wire [3:0]S00_AXI_ARQOS;
  wire S00_AXI_ARREADY;
  wire [2:0]S00_AXI_ARSIZE;
  wire S00_AXI_ARVALID;
  wire [31:0]S00_AXI_AWADDR;
  wire [1:0]S00_AXI_AWBURST;
  wire [3:0]S00_AXI_AWCACHE;
  wire [7:0]S00_AXI_AWLEN;
  wire S00_AXI_AWLOCK;
  wire [2:0]S00_AXI_AWPROT;
  wire [3:0]S00_AXI_AWQOS;
  wire S00_AXI_AWREADY;
  wire [2:0]S00_AXI_AWSIZE;
  wire S00_AXI_AWVALID;
  wire S00_AXI_BREADY;
  wire [1:0]S00_AXI_BRESP;
  wire S00_AXI_BVALID;
  wire [31:0]S00_AXI_RDATA;
  wire S00_AXI_RLAST;
  wire S00_AXI_RREADY;
  wire [1:0]S00_AXI_RRESP;
  wire S00_AXI_RVALID;
  wire [31:0]S00_AXI_WDATA;
  wire S00_AXI_WLAST;
  wire S00_AXI_WREADY;
  wire [3:0]S00_AXI_WSTRB;
  wire S00_AXI_WVALID;

  assign S00_AXI_BID[0] = \<const0> ;
  assign S00_AXI_RID[0] = \<const0> ;
  assign S01_AXI_ARESET_OUT_N = \<const0> ;
  assign S01_AXI_ARREADY = \<const0> ;
  assign S01_AXI_AWREADY = \<const0> ;
  assign S01_AXI_BID[0] = \<const0> ;
  assign S01_AXI_BRESP[1] = \<const0> ;
  assign S01_AXI_BRESP[0] = \<const0> ;
  assign S01_AXI_BVALID = \<const0> ;
  assign S01_AXI_RDATA[31] = \<const0> ;
  assign S01_AXI_RDATA[30] = \<const0> ;
  assign S01_AXI_RDATA[29] = \<const0> ;
  assign S01_AXI_RDATA[28] = \<const0> ;
  assign S01_AXI_RDATA[27] = \<const0> ;
  assign S01_AXI_RDATA[26] = \<const0> ;
  assign S01_AXI_RDATA[25] = \<const0> ;
  assign S01_AXI_RDATA[24] = \<const0> ;
  assign S01_AXI_RDATA[23] = \<const0> ;
  assign S01_AXI_RDATA[22] = \<const0> ;
  assign S01_AXI_RDATA[21] = \<const0> ;
  assign S01_AXI_RDATA[20] = \<const0> ;
  assign S01_AXI_RDATA[19] = \<const0> ;
  assign S01_AXI_RDATA[18] = \<const0> ;
  assign S01_AXI_RDATA[17] = \<const0> ;
  assign S01_AXI_RDATA[16] = \<const0> ;
  assign S01_AXI_RDATA[15] = \<const0> ;
  assign S01_AXI_RDATA[14] = \<const0> ;
  assign S01_AXI_RDATA[13] = \<const0> ;
  assign S01_AXI_RDATA[12] = \<const0> ;
  assign S01_AXI_RDATA[11] = \<const0> ;
  assign S01_AXI_RDATA[10] = \<const0> ;
  assign S01_AXI_RDATA[9] = \<const0> ;
  assign S01_AXI_RDATA[8] = \<const0> ;
  assign S01_AXI_RDATA[7] = \<const0> ;
  assign S01_AXI_RDATA[6] = \<const0> ;
  assign S01_AXI_RDATA[5] = \<const0> ;
  assign S01_AXI_RDATA[4] = \<const0> ;
  assign S01_AXI_RDATA[3] = \<const0> ;
  assign S01_AXI_RDATA[2] = \<const0> ;
  assign S01_AXI_RDATA[1] = \<const0> ;
  assign S01_AXI_RDATA[0] = \<const0> ;
  assign S01_AXI_RID[0] = \<const0> ;
  assign S01_AXI_RLAST = \<const0> ;
  assign S01_AXI_RRESP[1] = \<const0> ;
  assign S01_AXI_RRESP[0] = \<const0> ;
  assign S01_AXI_RVALID = \<const0> ;
  assign S01_AXI_WREADY = \<const0> ;
  assign S02_AXI_ARESET_OUT_N = \<const0> ;
  assign S02_AXI_ARREADY = \<const0> ;
  assign S02_AXI_AWREADY = \<const0> ;
  assign S02_AXI_BID[0] = \<const0> ;
  assign S02_AXI_BRESP[1] = \<const0> ;
  assign S02_AXI_BRESP[0] = \<const0> ;
  assign S02_AXI_BVALID = \<const0> ;
  assign S02_AXI_RDATA[31] = \<const0> ;
  assign S02_AXI_RDATA[30] = \<const0> ;
  assign S02_AXI_RDATA[29] = \<const0> ;
  assign S02_AXI_RDATA[28] = \<const0> ;
  assign S02_AXI_RDATA[27] = \<const0> ;
  assign S02_AXI_RDATA[26] = \<const0> ;
  assign S02_AXI_RDATA[25] = \<const0> ;
  assign S02_AXI_RDATA[24] = \<const0> ;
  assign S02_AXI_RDATA[23] = \<const0> ;
  assign S02_AXI_RDATA[22] = \<const0> ;
  assign S02_AXI_RDATA[21] = \<const0> ;
  assign S02_AXI_RDATA[20] = \<const0> ;
  assign S02_AXI_RDATA[19] = \<const0> ;
  assign S02_AXI_RDATA[18] = \<const0> ;
  assign S02_AXI_RDATA[17] = \<const0> ;
  assign S02_AXI_RDATA[16] = \<const0> ;
  assign S02_AXI_RDATA[15] = \<const0> ;
  assign S02_AXI_RDATA[14] = \<const0> ;
  assign S02_AXI_RDATA[13] = \<const0> ;
  assign S02_AXI_RDATA[12] = \<const0> ;
  assign S02_AXI_RDATA[11] = \<const0> ;
  assign S02_AXI_RDATA[10] = \<const0> ;
  assign S02_AXI_RDATA[9] = \<const0> ;
  assign S02_AXI_RDATA[8] = \<const0> ;
  assign S02_AXI_RDATA[7] = \<const0> ;
  assign S02_AXI_RDATA[6] = \<const0> ;
  assign S02_AXI_RDATA[5] = \<const0> ;
  assign S02_AXI_RDATA[4] = \<const0> ;
  assign S02_AXI_RDATA[3] = \<const0> ;
  assign S02_AXI_RDATA[2] = \<const0> ;
  assign S02_AXI_RDATA[1] = \<const0> ;
  assign S02_AXI_RDATA[0] = \<const0> ;
  assign S02_AXI_RID[0] = \<const0> ;
  assign S02_AXI_RLAST = \<const0> ;
  assign S02_AXI_RRESP[1] = \<const0> ;
  assign S02_AXI_RRESP[0] = \<const0> ;
  assign S02_AXI_RVALID = \<const0> ;
  assign S02_AXI_WREADY = \<const0> ;
  assign S03_AXI_ARESET_OUT_N = \<const0> ;
  assign S03_AXI_ARREADY = \<const0> ;
  assign S03_AXI_AWREADY = \<const0> ;
  assign S03_AXI_BID[0] = \<const0> ;
  assign S03_AXI_BRESP[1] = \<const0> ;
  assign S03_AXI_BRESP[0] = \<const0> ;
  assign S03_AXI_BVALID = \<const0> ;
  assign S03_AXI_RDATA[31] = \<const0> ;
  assign S03_AXI_RDATA[30] = \<const0> ;
  assign S03_AXI_RDATA[29] = \<const0> ;
  assign S03_AXI_RDATA[28] = \<const0> ;
  assign S03_AXI_RDATA[27] = \<const0> ;
  assign S03_AXI_RDATA[26] = \<const0> ;
  assign S03_AXI_RDATA[25] = \<const0> ;
  assign S03_AXI_RDATA[24] = \<const0> ;
  assign S03_AXI_RDATA[23] = \<const0> ;
  assign S03_AXI_RDATA[22] = \<const0> ;
  assign S03_AXI_RDATA[21] = \<const0> ;
  assign S03_AXI_RDATA[20] = \<const0> ;
  assign S03_AXI_RDATA[19] = \<const0> ;
  assign S03_AXI_RDATA[18] = \<const0> ;
  assign S03_AXI_RDATA[17] = \<const0> ;
  assign S03_AXI_RDATA[16] = \<const0> ;
  assign S03_AXI_RDATA[15] = \<const0> ;
  assign S03_AXI_RDATA[14] = \<const0> ;
  assign S03_AXI_RDATA[13] = \<const0> ;
  assign S03_AXI_RDATA[12] = \<const0> ;
  assign S03_AXI_RDATA[11] = \<const0> ;
  assign S03_AXI_RDATA[10] = \<const0> ;
  assign S03_AXI_RDATA[9] = \<const0> ;
  assign S03_AXI_RDATA[8] = \<const0> ;
  assign S03_AXI_RDATA[7] = \<const0> ;
  assign S03_AXI_RDATA[6] = \<const0> ;
  assign S03_AXI_RDATA[5] = \<const0> ;
  assign S03_AXI_RDATA[4] = \<const0> ;
  assign S03_AXI_RDATA[3] = \<const0> ;
  assign S03_AXI_RDATA[2] = \<const0> ;
  assign S03_AXI_RDATA[1] = \<const0> ;
  assign S03_AXI_RDATA[0] = \<const0> ;
  assign S03_AXI_RID[0] = \<const0> ;
  assign S03_AXI_RLAST = \<const0> ;
  assign S03_AXI_RRESP[1] = \<const0> ;
  assign S03_AXI_RRESP[0] = \<const0> ;
  assign S03_AXI_RVALID = \<const0> ;
  assign S03_AXI_WREADY = \<const0> ;
  assign S04_AXI_ARESET_OUT_N = \<const0> ;
  assign S04_AXI_ARREADY = \<const0> ;
  assign S04_AXI_AWREADY = \<const0> ;
  assign S04_AXI_BID[0] = \<const0> ;
  assign S04_AXI_BRESP[1] = \<const0> ;
  assign S04_AXI_BRESP[0] = \<const0> ;
  assign S04_AXI_BVALID = \<const0> ;
  assign S04_AXI_RDATA[31] = \<const0> ;
  assign S04_AXI_RDATA[30] = \<const0> ;
  assign S04_AXI_RDATA[29] = \<const0> ;
  assign S04_AXI_RDATA[28] = \<const0> ;
  assign S04_AXI_RDATA[27] = \<const0> ;
  assign S04_AXI_RDATA[26] = \<const0> ;
  assign S04_AXI_RDATA[25] = \<const0> ;
  assign S04_AXI_RDATA[24] = \<const0> ;
  assign S04_AXI_RDATA[23] = \<const0> ;
  assign S04_AXI_RDATA[22] = \<const0> ;
  assign S04_AXI_RDATA[21] = \<const0> ;
  assign S04_AXI_RDATA[20] = \<const0> ;
  assign S04_AXI_RDATA[19] = \<const0> ;
  assign S04_AXI_RDATA[18] = \<const0> ;
  assign S04_AXI_RDATA[17] = \<const0> ;
  assign S04_AXI_RDATA[16] = \<const0> ;
  assign S04_AXI_RDATA[15] = \<const0> ;
  assign S04_AXI_RDATA[14] = \<const0> ;
  assign S04_AXI_RDATA[13] = \<const0> ;
  assign S04_AXI_RDATA[12] = \<const0> ;
  assign S04_AXI_RDATA[11] = \<const0> ;
  assign S04_AXI_RDATA[10] = \<const0> ;
  assign S04_AXI_RDATA[9] = \<const0> ;
  assign S04_AXI_RDATA[8] = \<const0> ;
  assign S04_AXI_RDATA[7] = \<const0> ;
  assign S04_AXI_RDATA[6] = \<const0> ;
  assign S04_AXI_RDATA[5] = \<const0> ;
  assign S04_AXI_RDATA[4] = \<const0> ;
  assign S04_AXI_RDATA[3] = \<const0> ;
  assign S04_AXI_RDATA[2] = \<const0> ;
  assign S04_AXI_RDATA[1] = \<const0> ;
  assign S04_AXI_RDATA[0] = \<const0> ;
  assign S04_AXI_RID[0] = \<const0> ;
  assign S04_AXI_RLAST = \<const0> ;
  assign S04_AXI_RRESP[1] = \<const0> ;
  assign S04_AXI_RRESP[0] = \<const0> ;
  assign S04_AXI_RVALID = \<const0> ;
  assign S04_AXI_WREADY = \<const0> ;
  assign S05_AXI_ARESET_OUT_N = \<const0> ;
  assign S05_AXI_ARREADY = \<const0> ;
  assign S05_AXI_AWREADY = \<const0> ;
  assign S05_AXI_BID[0] = \<const0> ;
  assign S05_AXI_BRESP[1] = \<const0> ;
  assign S05_AXI_BRESP[0] = \<const0> ;
  assign S05_AXI_BVALID = \<const0> ;
  assign S05_AXI_RDATA[31] = \<const0> ;
  assign S05_AXI_RDATA[30] = \<const0> ;
  assign S05_AXI_RDATA[29] = \<const0> ;
  assign S05_AXI_RDATA[28] = \<const0> ;
  assign S05_AXI_RDATA[27] = \<const0> ;
  assign S05_AXI_RDATA[26] = \<const0> ;
  assign S05_AXI_RDATA[25] = \<const0> ;
  assign S05_AXI_RDATA[24] = \<const0> ;
  assign S05_AXI_RDATA[23] = \<const0> ;
  assign S05_AXI_RDATA[22] = \<const0> ;
  assign S05_AXI_RDATA[21] = \<const0> ;
  assign S05_AXI_RDATA[20] = \<const0> ;
  assign S05_AXI_RDATA[19] = \<const0> ;
  assign S05_AXI_RDATA[18] = \<const0> ;
  assign S05_AXI_RDATA[17] = \<const0> ;
  assign S05_AXI_RDATA[16] = \<const0> ;
  assign S05_AXI_RDATA[15] = \<const0> ;
  assign S05_AXI_RDATA[14] = \<const0> ;
  assign S05_AXI_RDATA[13] = \<const0> ;
  assign S05_AXI_RDATA[12] = \<const0> ;
  assign S05_AXI_RDATA[11] = \<const0> ;
  assign S05_AXI_RDATA[10] = \<const0> ;
  assign S05_AXI_RDATA[9] = \<const0> ;
  assign S05_AXI_RDATA[8] = \<const0> ;
  assign S05_AXI_RDATA[7] = \<const0> ;
  assign S05_AXI_RDATA[6] = \<const0> ;
  assign S05_AXI_RDATA[5] = \<const0> ;
  assign S05_AXI_RDATA[4] = \<const0> ;
  assign S05_AXI_RDATA[3] = \<const0> ;
  assign S05_AXI_RDATA[2] = \<const0> ;
  assign S05_AXI_RDATA[1] = \<const0> ;
  assign S05_AXI_RDATA[0] = \<const0> ;
  assign S05_AXI_RID[0] = \<const0> ;
  assign S05_AXI_RLAST = \<const0> ;
  assign S05_AXI_RRESP[1] = \<const0> ;
  assign S05_AXI_RRESP[0] = \<const0> ;
  assign S05_AXI_RVALID = \<const0> ;
  assign S05_AXI_WREADY = \<const0> ;
  assign S06_AXI_ARESET_OUT_N = \<const0> ;
  assign S06_AXI_ARREADY = \<const0> ;
  assign S06_AXI_AWREADY = \<const0> ;
  assign S06_AXI_BID[0] = \<const0> ;
  assign S06_AXI_BRESP[1] = \<const0> ;
  assign S06_AXI_BRESP[0] = \<const0> ;
  assign S06_AXI_BVALID = \<const0> ;
  assign S06_AXI_RDATA[31] = \<const0> ;
  assign S06_AXI_RDATA[30] = \<const0> ;
  assign S06_AXI_RDATA[29] = \<const0> ;
  assign S06_AXI_RDATA[28] = \<const0> ;
  assign S06_AXI_RDATA[27] = \<const0> ;
  assign S06_AXI_RDATA[26] = \<const0> ;
  assign S06_AXI_RDATA[25] = \<const0> ;
  assign S06_AXI_RDATA[24] = \<const0> ;
  assign S06_AXI_RDATA[23] = \<const0> ;
  assign S06_AXI_RDATA[22] = \<const0> ;
  assign S06_AXI_RDATA[21] = \<const0> ;
  assign S06_AXI_RDATA[20] = \<const0> ;
  assign S06_AXI_RDATA[19] = \<const0> ;
  assign S06_AXI_RDATA[18] = \<const0> ;
  assign S06_AXI_RDATA[17] = \<const0> ;
  assign S06_AXI_RDATA[16] = \<const0> ;
  assign S06_AXI_RDATA[15] = \<const0> ;
  assign S06_AXI_RDATA[14] = \<const0> ;
  assign S06_AXI_RDATA[13] = \<const0> ;
  assign S06_AXI_RDATA[12] = \<const0> ;
  assign S06_AXI_RDATA[11] = \<const0> ;
  assign S06_AXI_RDATA[10] = \<const0> ;
  assign S06_AXI_RDATA[9] = \<const0> ;
  assign S06_AXI_RDATA[8] = \<const0> ;
  assign S06_AXI_RDATA[7] = \<const0> ;
  assign S06_AXI_RDATA[6] = \<const0> ;
  assign S06_AXI_RDATA[5] = \<const0> ;
  assign S06_AXI_RDATA[4] = \<const0> ;
  assign S06_AXI_RDATA[3] = \<const0> ;
  assign S06_AXI_RDATA[2] = \<const0> ;
  assign S06_AXI_RDATA[1] = \<const0> ;
  assign S06_AXI_RDATA[0] = \<const0> ;
  assign S06_AXI_RID[0] = \<const0> ;
  assign S06_AXI_RLAST = \<const0> ;
  assign S06_AXI_RRESP[1] = \<const0> ;
  assign S06_AXI_RRESP[0] = \<const0> ;
  assign S06_AXI_RVALID = \<const0> ;
  assign S06_AXI_WREADY = \<const0> ;
  assign S07_AXI_ARESET_OUT_N = \<const0> ;
  assign S07_AXI_ARREADY = \<const0> ;
  assign S07_AXI_AWREADY = \<const0> ;
  assign S07_AXI_BID[0] = \<const0> ;
  assign S07_AXI_BRESP[1] = \<const0> ;
  assign S07_AXI_BRESP[0] = \<const0> ;
  assign S07_AXI_BVALID = \<const0> ;
  assign S07_AXI_RDATA[31] = \<const0> ;
  assign S07_AXI_RDATA[30] = \<const0> ;
  assign S07_AXI_RDATA[29] = \<const0> ;
  assign S07_AXI_RDATA[28] = \<const0> ;
  assign S07_AXI_RDATA[27] = \<const0> ;
  assign S07_AXI_RDATA[26] = \<const0> ;
  assign S07_AXI_RDATA[25] = \<const0> ;
  assign S07_AXI_RDATA[24] = \<const0> ;
  assign S07_AXI_RDATA[23] = \<const0> ;
  assign S07_AXI_RDATA[22] = \<const0> ;
  assign S07_AXI_RDATA[21] = \<const0> ;
  assign S07_AXI_RDATA[20] = \<const0> ;
  assign S07_AXI_RDATA[19] = \<const0> ;
  assign S07_AXI_RDATA[18] = \<const0> ;
  assign S07_AXI_RDATA[17] = \<const0> ;
  assign S07_AXI_RDATA[16] = \<const0> ;
  assign S07_AXI_RDATA[15] = \<const0> ;
  assign S07_AXI_RDATA[14] = \<const0> ;
  assign S07_AXI_RDATA[13] = \<const0> ;
  assign S07_AXI_RDATA[12] = \<const0> ;
  assign S07_AXI_RDATA[11] = \<const0> ;
  assign S07_AXI_RDATA[10] = \<const0> ;
  assign S07_AXI_RDATA[9] = \<const0> ;
  assign S07_AXI_RDATA[8] = \<const0> ;
  assign S07_AXI_RDATA[7] = \<const0> ;
  assign S07_AXI_RDATA[6] = \<const0> ;
  assign S07_AXI_RDATA[5] = \<const0> ;
  assign S07_AXI_RDATA[4] = \<const0> ;
  assign S07_AXI_RDATA[3] = \<const0> ;
  assign S07_AXI_RDATA[2] = \<const0> ;
  assign S07_AXI_RDATA[1] = \<const0> ;
  assign S07_AXI_RDATA[0] = \<const0> ;
  assign S07_AXI_RID[0] = \<const0> ;
  assign S07_AXI_RLAST = \<const0> ;
  assign S07_AXI_RRESP[1] = \<const0> ;
  assign S07_AXI_RRESP[0] = \<const0> ;
  assign S07_AXI_RVALID = \<const0> ;
  assign S07_AXI_WREADY = \<const0> ;
  assign S08_AXI_ARESET_OUT_N = \<const0> ;
  assign S08_AXI_ARREADY = \<const0> ;
  assign S08_AXI_AWREADY = \<const0> ;
  assign S08_AXI_BID[0] = \<const0> ;
  assign S08_AXI_BRESP[1] = \<const0> ;
  assign S08_AXI_BRESP[0] = \<const0> ;
  assign S08_AXI_BVALID = \<const0> ;
  assign S08_AXI_RDATA[31] = \<const0> ;
  assign S08_AXI_RDATA[30] = \<const0> ;
  assign S08_AXI_RDATA[29] = \<const0> ;
  assign S08_AXI_RDATA[28] = \<const0> ;
  assign S08_AXI_RDATA[27] = \<const0> ;
  assign S08_AXI_RDATA[26] = \<const0> ;
  assign S08_AXI_RDATA[25] = \<const0> ;
  assign S08_AXI_RDATA[24] = \<const0> ;
  assign S08_AXI_RDATA[23] = \<const0> ;
  assign S08_AXI_RDATA[22] = \<const0> ;
  assign S08_AXI_RDATA[21] = \<const0> ;
  assign S08_AXI_RDATA[20] = \<const0> ;
  assign S08_AXI_RDATA[19] = \<const0> ;
  assign S08_AXI_RDATA[18] = \<const0> ;
  assign S08_AXI_RDATA[17] = \<const0> ;
  assign S08_AXI_RDATA[16] = \<const0> ;
  assign S08_AXI_RDATA[15] = \<const0> ;
  assign S08_AXI_RDATA[14] = \<const0> ;
  assign S08_AXI_RDATA[13] = \<const0> ;
  assign S08_AXI_RDATA[12] = \<const0> ;
  assign S08_AXI_RDATA[11] = \<const0> ;
  assign S08_AXI_RDATA[10] = \<const0> ;
  assign S08_AXI_RDATA[9] = \<const0> ;
  assign S08_AXI_RDATA[8] = \<const0> ;
  assign S08_AXI_RDATA[7] = \<const0> ;
  assign S08_AXI_RDATA[6] = \<const0> ;
  assign S08_AXI_RDATA[5] = \<const0> ;
  assign S08_AXI_RDATA[4] = \<const0> ;
  assign S08_AXI_RDATA[3] = \<const0> ;
  assign S08_AXI_RDATA[2] = \<const0> ;
  assign S08_AXI_RDATA[1] = \<const0> ;
  assign S08_AXI_RDATA[0] = \<const0> ;
  assign S08_AXI_RID[0] = \<const0> ;
  assign S08_AXI_RLAST = \<const0> ;
  assign S08_AXI_RRESP[1] = \<const0> ;
  assign S08_AXI_RRESP[0] = \<const0> ;
  assign S08_AXI_RVALID = \<const0> ;
  assign S08_AXI_WREADY = \<const0> ;
  assign S09_AXI_ARESET_OUT_N = \<const0> ;
  assign S09_AXI_ARREADY = \<const0> ;
  assign S09_AXI_AWREADY = \<const0> ;
  assign S09_AXI_BID[0] = \<const0> ;
  assign S09_AXI_BRESP[1] = \<const0> ;
  assign S09_AXI_BRESP[0] = \<const0> ;
  assign S09_AXI_BVALID = \<const0> ;
  assign S09_AXI_RDATA[31] = \<const0> ;
  assign S09_AXI_RDATA[30] = \<const0> ;
  assign S09_AXI_RDATA[29] = \<const0> ;
  assign S09_AXI_RDATA[28] = \<const0> ;
  assign S09_AXI_RDATA[27] = \<const0> ;
  assign S09_AXI_RDATA[26] = \<const0> ;
  assign S09_AXI_RDATA[25] = \<const0> ;
  assign S09_AXI_RDATA[24] = \<const0> ;
  assign S09_AXI_RDATA[23] = \<const0> ;
  assign S09_AXI_RDATA[22] = \<const0> ;
  assign S09_AXI_RDATA[21] = \<const0> ;
  assign S09_AXI_RDATA[20] = \<const0> ;
  assign S09_AXI_RDATA[19] = \<const0> ;
  assign S09_AXI_RDATA[18] = \<const0> ;
  assign S09_AXI_RDATA[17] = \<const0> ;
  assign S09_AXI_RDATA[16] = \<const0> ;
  assign S09_AXI_RDATA[15] = \<const0> ;
  assign S09_AXI_RDATA[14] = \<const0> ;
  assign S09_AXI_RDATA[13] = \<const0> ;
  assign S09_AXI_RDATA[12] = \<const0> ;
  assign S09_AXI_RDATA[11] = \<const0> ;
  assign S09_AXI_RDATA[10] = \<const0> ;
  assign S09_AXI_RDATA[9] = \<const0> ;
  assign S09_AXI_RDATA[8] = \<const0> ;
  assign S09_AXI_RDATA[7] = \<const0> ;
  assign S09_AXI_RDATA[6] = \<const0> ;
  assign S09_AXI_RDATA[5] = \<const0> ;
  assign S09_AXI_RDATA[4] = \<const0> ;
  assign S09_AXI_RDATA[3] = \<const0> ;
  assign S09_AXI_RDATA[2] = \<const0> ;
  assign S09_AXI_RDATA[1] = \<const0> ;
  assign S09_AXI_RDATA[0] = \<const0> ;
  assign S09_AXI_RID[0] = \<const0> ;
  assign S09_AXI_RLAST = \<const0> ;
  assign S09_AXI_RRESP[1] = \<const0> ;
  assign S09_AXI_RRESP[0] = \<const0> ;
  assign S09_AXI_RVALID = \<const0> ;
  assign S09_AXI_WREADY = \<const0> ;
  assign S10_AXI_ARESET_OUT_N = \<const0> ;
  assign S10_AXI_ARREADY = \<const0> ;
  assign S10_AXI_AWREADY = \<const0> ;
  assign S10_AXI_BID[0] = \<const0> ;
  assign S10_AXI_BRESP[1] = \<const0> ;
  assign S10_AXI_BRESP[0] = \<const0> ;
  assign S10_AXI_BVALID = \<const0> ;
  assign S10_AXI_RDATA[31] = \<const0> ;
  assign S10_AXI_RDATA[30] = \<const0> ;
  assign S10_AXI_RDATA[29] = \<const0> ;
  assign S10_AXI_RDATA[28] = \<const0> ;
  assign S10_AXI_RDATA[27] = \<const0> ;
  assign S10_AXI_RDATA[26] = \<const0> ;
  assign S10_AXI_RDATA[25] = \<const0> ;
  assign S10_AXI_RDATA[24] = \<const0> ;
  assign S10_AXI_RDATA[23] = \<const0> ;
  assign S10_AXI_RDATA[22] = \<const0> ;
  assign S10_AXI_RDATA[21] = \<const0> ;
  assign S10_AXI_RDATA[20] = \<const0> ;
  assign S10_AXI_RDATA[19] = \<const0> ;
  assign S10_AXI_RDATA[18] = \<const0> ;
  assign S10_AXI_RDATA[17] = \<const0> ;
  assign S10_AXI_RDATA[16] = \<const0> ;
  assign S10_AXI_RDATA[15] = \<const0> ;
  assign S10_AXI_RDATA[14] = \<const0> ;
  assign S10_AXI_RDATA[13] = \<const0> ;
  assign S10_AXI_RDATA[12] = \<const0> ;
  assign S10_AXI_RDATA[11] = \<const0> ;
  assign S10_AXI_RDATA[10] = \<const0> ;
  assign S10_AXI_RDATA[9] = \<const0> ;
  assign S10_AXI_RDATA[8] = \<const0> ;
  assign S10_AXI_RDATA[7] = \<const0> ;
  assign S10_AXI_RDATA[6] = \<const0> ;
  assign S10_AXI_RDATA[5] = \<const0> ;
  assign S10_AXI_RDATA[4] = \<const0> ;
  assign S10_AXI_RDATA[3] = \<const0> ;
  assign S10_AXI_RDATA[2] = \<const0> ;
  assign S10_AXI_RDATA[1] = \<const0> ;
  assign S10_AXI_RDATA[0] = \<const0> ;
  assign S10_AXI_RID[0] = \<const0> ;
  assign S10_AXI_RLAST = \<const0> ;
  assign S10_AXI_RRESP[1] = \<const0> ;
  assign S10_AXI_RRESP[0] = \<const0> ;
  assign S10_AXI_RVALID = \<const0> ;
  assign S10_AXI_WREADY = \<const0> ;
  assign S11_AXI_ARESET_OUT_N = \<const0> ;
  assign S11_AXI_ARREADY = \<const0> ;
  assign S11_AXI_AWREADY = \<const0> ;
  assign S11_AXI_BID[0] = \<const0> ;
  assign S11_AXI_BRESP[1] = \<const0> ;
  assign S11_AXI_BRESP[0] = \<const0> ;
  assign S11_AXI_BVALID = \<const0> ;
  assign S11_AXI_RDATA[31] = \<const0> ;
  assign S11_AXI_RDATA[30] = \<const0> ;
  assign S11_AXI_RDATA[29] = \<const0> ;
  assign S11_AXI_RDATA[28] = \<const0> ;
  assign S11_AXI_RDATA[27] = \<const0> ;
  assign S11_AXI_RDATA[26] = \<const0> ;
  assign S11_AXI_RDATA[25] = \<const0> ;
  assign S11_AXI_RDATA[24] = \<const0> ;
  assign S11_AXI_RDATA[23] = \<const0> ;
  assign S11_AXI_RDATA[22] = \<const0> ;
  assign S11_AXI_RDATA[21] = \<const0> ;
  assign S11_AXI_RDATA[20] = \<const0> ;
  assign S11_AXI_RDATA[19] = \<const0> ;
  assign S11_AXI_RDATA[18] = \<const0> ;
  assign S11_AXI_RDATA[17] = \<const0> ;
  assign S11_AXI_RDATA[16] = \<const0> ;
  assign S11_AXI_RDATA[15] = \<const0> ;
  assign S11_AXI_RDATA[14] = \<const0> ;
  assign S11_AXI_RDATA[13] = \<const0> ;
  assign S11_AXI_RDATA[12] = \<const0> ;
  assign S11_AXI_RDATA[11] = \<const0> ;
  assign S11_AXI_RDATA[10] = \<const0> ;
  assign S11_AXI_RDATA[9] = \<const0> ;
  assign S11_AXI_RDATA[8] = \<const0> ;
  assign S11_AXI_RDATA[7] = \<const0> ;
  assign S11_AXI_RDATA[6] = \<const0> ;
  assign S11_AXI_RDATA[5] = \<const0> ;
  assign S11_AXI_RDATA[4] = \<const0> ;
  assign S11_AXI_RDATA[3] = \<const0> ;
  assign S11_AXI_RDATA[2] = \<const0> ;
  assign S11_AXI_RDATA[1] = \<const0> ;
  assign S11_AXI_RDATA[0] = \<const0> ;
  assign S11_AXI_RID[0] = \<const0> ;
  assign S11_AXI_RLAST = \<const0> ;
  assign S11_AXI_RRESP[1] = \<const0> ;
  assign S11_AXI_RRESP[0] = \<const0> ;
  assign S11_AXI_RVALID = \<const0> ;
  assign S11_AXI_WREADY = \<const0> ;
  assign S12_AXI_ARESET_OUT_N = \<const0> ;
  assign S12_AXI_ARREADY = \<const0> ;
  assign S12_AXI_AWREADY = \<const0> ;
  assign S12_AXI_BID[0] = \<const0> ;
  assign S12_AXI_BRESP[1] = \<const0> ;
  assign S12_AXI_BRESP[0] = \<const0> ;
  assign S12_AXI_BVALID = \<const0> ;
  assign S12_AXI_RDATA[31] = \<const0> ;
  assign S12_AXI_RDATA[30] = \<const0> ;
  assign S12_AXI_RDATA[29] = \<const0> ;
  assign S12_AXI_RDATA[28] = \<const0> ;
  assign S12_AXI_RDATA[27] = \<const0> ;
  assign S12_AXI_RDATA[26] = \<const0> ;
  assign S12_AXI_RDATA[25] = \<const0> ;
  assign S12_AXI_RDATA[24] = \<const0> ;
  assign S12_AXI_RDATA[23] = \<const0> ;
  assign S12_AXI_RDATA[22] = \<const0> ;
  assign S12_AXI_RDATA[21] = \<const0> ;
  assign S12_AXI_RDATA[20] = \<const0> ;
  assign S12_AXI_RDATA[19] = \<const0> ;
  assign S12_AXI_RDATA[18] = \<const0> ;
  assign S12_AXI_RDATA[17] = \<const0> ;
  assign S12_AXI_RDATA[16] = \<const0> ;
  assign S12_AXI_RDATA[15] = \<const0> ;
  assign S12_AXI_RDATA[14] = \<const0> ;
  assign S12_AXI_RDATA[13] = \<const0> ;
  assign S12_AXI_RDATA[12] = \<const0> ;
  assign S12_AXI_RDATA[11] = \<const0> ;
  assign S12_AXI_RDATA[10] = \<const0> ;
  assign S12_AXI_RDATA[9] = \<const0> ;
  assign S12_AXI_RDATA[8] = \<const0> ;
  assign S12_AXI_RDATA[7] = \<const0> ;
  assign S12_AXI_RDATA[6] = \<const0> ;
  assign S12_AXI_RDATA[5] = \<const0> ;
  assign S12_AXI_RDATA[4] = \<const0> ;
  assign S12_AXI_RDATA[3] = \<const0> ;
  assign S12_AXI_RDATA[2] = \<const0> ;
  assign S12_AXI_RDATA[1] = \<const0> ;
  assign S12_AXI_RDATA[0] = \<const0> ;
  assign S12_AXI_RID[0] = \<const0> ;
  assign S12_AXI_RLAST = \<const0> ;
  assign S12_AXI_RRESP[1] = \<const0> ;
  assign S12_AXI_RRESP[0] = \<const0> ;
  assign S12_AXI_RVALID = \<const0> ;
  assign S12_AXI_WREADY = \<const0> ;
  assign S13_AXI_ARESET_OUT_N = \<const0> ;
  assign S13_AXI_ARREADY = \<const0> ;
  assign S13_AXI_AWREADY = \<const0> ;
  assign S13_AXI_BID[0] = \<const0> ;
  assign S13_AXI_BRESP[1] = \<const0> ;
  assign S13_AXI_BRESP[0] = \<const0> ;
  assign S13_AXI_BVALID = \<const0> ;
  assign S13_AXI_RDATA[31] = \<const0> ;
  assign S13_AXI_RDATA[30] = \<const0> ;
  assign S13_AXI_RDATA[29] = \<const0> ;
  assign S13_AXI_RDATA[28] = \<const0> ;
  assign S13_AXI_RDATA[27] = \<const0> ;
  assign S13_AXI_RDATA[26] = \<const0> ;
  assign S13_AXI_RDATA[25] = \<const0> ;
  assign S13_AXI_RDATA[24] = \<const0> ;
  assign S13_AXI_RDATA[23] = \<const0> ;
  assign S13_AXI_RDATA[22] = \<const0> ;
  assign S13_AXI_RDATA[21] = \<const0> ;
  assign S13_AXI_RDATA[20] = \<const0> ;
  assign S13_AXI_RDATA[19] = \<const0> ;
  assign S13_AXI_RDATA[18] = \<const0> ;
  assign S13_AXI_RDATA[17] = \<const0> ;
  assign S13_AXI_RDATA[16] = \<const0> ;
  assign S13_AXI_RDATA[15] = \<const0> ;
  assign S13_AXI_RDATA[14] = \<const0> ;
  assign S13_AXI_RDATA[13] = \<const0> ;
  assign S13_AXI_RDATA[12] = \<const0> ;
  assign S13_AXI_RDATA[11] = \<const0> ;
  assign S13_AXI_RDATA[10] = \<const0> ;
  assign S13_AXI_RDATA[9] = \<const0> ;
  assign S13_AXI_RDATA[8] = \<const0> ;
  assign S13_AXI_RDATA[7] = \<const0> ;
  assign S13_AXI_RDATA[6] = \<const0> ;
  assign S13_AXI_RDATA[5] = \<const0> ;
  assign S13_AXI_RDATA[4] = \<const0> ;
  assign S13_AXI_RDATA[3] = \<const0> ;
  assign S13_AXI_RDATA[2] = \<const0> ;
  assign S13_AXI_RDATA[1] = \<const0> ;
  assign S13_AXI_RDATA[0] = \<const0> ;
  assign S13_AXI_RID[0] = \<const0> ;
  assign S13_AXI_RLAST = \<const0> ;
  assign S13_AXI_RRESP[1] = \<const0> ;
  assign S13_AXI_RRESP[0] = \<const0> ;
  assign S13_AXI_RVALID = \<const0> ;
  assign S13_AXI_WREADY = \<const0> ;
  assign S14_AXI_ARESET_OUT_N = \<const0> ;
  assign S14_AXI_ARREADY = \<const0> ;
  assign S14_AXI_AWREADY = \<const0> ;
  assign S14_AXI_BID[0] = \<const0> ;
  assign S14_AXI_BRESP[1] = \<const0> ;
  assign S14_AXI_BRESP[0] = \<const0> ;
  assign S14_AXI_BVALID = \<const0> ;
  assign S14_AXI_RDATA[31] = \<const0> ;
  assign S14_AXI_RDATA[30] = \<const0> ;
  assign S14_AXI_RDATA[29] = \<const0> ;
  assign S14_AXI_RDATA[28] = \<const0> ;
  assign S14_AXI_RDATA[27] = \<const0> ;
  assign S14_AXI_RDATA[26] = \<const0> ;
  assign S14_AXI_RDATA[25] = \<const0> ;
  assign S14_AXI_RDATA[24] = \<const0> ;
  assign S14_AXI_RDATA[23] = \<const0> ;
  assign S14_AXI_RDATA[22] = \<const0> ;
  assign S14_AXI_RDATA[21] = \<const0> ;
  assign S14_AXI_RDATA[20] = \<const0> ;
  assign S14_AXI_RDATA[19] = \<const0> ;
  assign S14_AXI_RDATA[18] = \<const0> ;
  assign S14_AXI_RDATA[17] = \<const0> ;
  assign S14_AXI_RDATA[16] = \<const0> ;
  assign S14_AXI_RDATA[15] = \<const0> ;
  assign S14_AXI_RDATA[14] = \<const0> ;
  assign S14_AXI_RDATA[13] = \<const0> ;
  assign S14_AXI_RDATA[12] = \<const0> ;
  assign S14_AXI_RDATA[11] = \<const0> ;
  assign S14_AXI_RDATA[10] = \<const0> ;
  assign S14_AXI_RDATA[9] = \<const0> ;
  assign S14_AXI_RDATA[8] = \<const0> ;
  assign S14_AXI_RDATA[7] = \<const0> ;
  assign S14_AXI_RDATA[6] = \<const0> ;
  assign S14_AXI_RDATA[5] = \<const0> ;
  assign S14_AXI_RDATA[4] = \<const0> ;
  assign S14_AXI_RDATA[3] = \<const0> ;
  assign S14_AXI_RDATA[2] = \<const0> ;
  assign S14_AXI_RDATA[1] = \<const0> ;
  assign S14_AXI_RDATA[0] = \<const0> ;
  assign S14_AXI_RID[0] = \<const0> ;
  assign S14_AXI_RLAST = \<const0> ;
  assign S14_AXI_RRESP[1] = \<const0> ;
  assign S14_AXI_RRESP[0] = \<const0> ;
  assign S14_AXI_RVALID = \<const0> ;
  assign S14_AXI_WREADY = \<const0> ;
  assign S15_AXI_ARESET_OUT_N = \<const0> ;
  assign S15_AXI_ARREADY = \<const0> ;
  assign S15_AXI_AWREADY = \<const0> ;
  assign S15_AXI_BID[0] = \<const0> ;
  assign S15_AXI_BRESP[1] = \<const0> ;
  assign S15_AXI_BRESP[0] = \<const0> ;
  assign S15_AXI_BVALID = \<const0> ;
  assign S15_AXI_RDATA[31] = \<const0> ;
  assign S15_AXI_RDATA[30] = \<const0> ;
  assign S15_AXI_RDATA[29] = \<const0> ;
  assign S15_AXI_RDATA[28] = \<const0> ;
  assign S15_AXI_RDATA[27] = \<const0> ;
  assign S15_AXI_RDATA[26] = \<const0> ;
  assign S15_AXI_RDATA[25] = \<const0> ;
  assign S15_AXI_RDATA[24] = \<const0> ;
  assign S15_AXI_RDATA[23] = \<const0> ;
  assign S15_AXI_RDATA[22] = \<const0> ;
  assign S15_AXI_RDATA[21] = \<const0> ;
  assign S15_AXI_RDATA[20] = \<const0> ;
  assign S15_AXI_RDATA[19] = \<const0> ;
  assign S15_AXI_RDATA[18] = \<const0> ;
  assign S15_AXI_RDATA[17] = \<const0> ;
  assign S15_AXI_RDATA[16] = \<const0> ;
  assign S15_AXI_RDATA[15] = \<const0> ;
  assign S15_AXI_RDATA[14] = \<const0> ;
  assign S15_AXI_RDATA[13] = \<const0> ;
  assign S15_AXI_RDATA[12] = \<const0> ;
  assign S15_AXI_RDATA[11] = \<const0> ;
  assign S15_AXI_RDATA[10] = \<const0> ;
  assign S15_AXI_RDATA[9] = \<const0> ;
  assign S15_AXI_RDATA[8] = \<const0> ;
  assign S15_AXI_RDATA[7] = \<const0> ;
  assign S15_AXI_RDATA[6] = \<const0> ;
  assign S15_AXI_RDATA[5] = \<const0> ;
  assign S15_AXI_RDATA[4] = \<const0> ;
  assign S15_AXI_RDATA[3] = \<const0> ;
  assign S15_AXI_RDATA[2] = \<const0> ;
  assign S15_AXI_RDATA[1] = \<const0> ;
  assign S15_AXI_RDATA[0] = \<const0> ;
  assign S15_AXI_RID[0] = \<const0> ;
  assign S15_AXI_RLAST = \<const0> ;
  assign S15_AXI_RRESP[1] = \<const0> ;
  assign S15_AXI_RRESP[0] = \<const0> ;
  assign S15_AXI_RVALID = \<const0> ;
  assign S15_AXI_WREADY = \<const0> ;
  GND GND
       (.G(\<const0> ));
  axi_interconnect_0axi_interconnect_v1_7_13_axi_interconnect axi_interconnect_inst
       (.DEBUG_MC_MP_BRESP({M00_AXI_BID,M00_AXI_BRESP,M00_AXI_BVALID}),
        .DEBUG_MC_MP_RDATACONTROL({M00_AXI_RID,M00_AXI_RRESP,M00_AXI_RLAST,M00_AXI_RVALID}),
        .DEBUG_MP_MR_ARADDRCONTROL({M00_AXI_ARID,M00_AXI_ARPROT,M00_AXI_ARCACHE,M00_AXI_ARLOCK,M00_AXI_ARBURST,M00_AXI_ARSIZE,M00_AXI_ARLEN,M00_AXI_ARVALID}),
        .DEBUG_MP_MR_AWADDRCONTROL({M00_AXI_AWID,M00_AXI_AWPROT,M00_AXI_AWCACHE,M00_AXI_AWLOCK,M00_AXI_AWBURST,M00_AXI_AWSIZE,M00_AXI_AWLEN,M00_AXI_AWVALID}),
        .DEBUG_MP_MR_WDATACONTROL({M00_AXI_WSTRB,M00_AXI_WLAST,M00_AXI_WVALID}),
        .DEBUG_SR_SC_ARADDRCONTROL({S00_AXI_ARPROT,S00_AXI_ARCACHE,S00_AXI_ARLOCK,S00_AXI_ARBURST,S00_AXI_ARSIZE,S00_AXI_ARLEN,S00_AXI_ARVALID}),
        .DEBUG_SR_SC_AWADDRCONTROL({S00_AXI_AWPROT,S00_AXI_AWCACHE,S00_AXI_AWLOCK,S00_AXI_AWBURST,S00_AXI_AWSIZE,S00_AXI_AWLEN,S00_AXI_AWVALID}),
        .DEBUG_SR_SC_BRESP({S00_AXI_BRESP,S00_AXI_BVALID}),
        .DEBUG_SR_SC_RDATACONTROL({S00_AXI_RRESP,S00_AXI_RLAST,S00_AXI_RVALID}),
        .DEBUG_SR_SC_WDATACONTROL({S00_AXI_WSTRB,S00_AXI_WLAST,S00_AXI_WVALID}),
        .INTERCONNECT_ACLK(INTERCONNECT_ACLK),
        .INTERCONNECT_ARESETN(INTERCONNECT_ARESETN),
        .M00_AXI_ACLK(M00_AXI_ACLK),
        .M00_AXI_ARADDR(M00_AXI_ARADDR),
        .M00_AXI_ARESET_OUT_N(M00_AXI_ARESET_OUT_N),
        .M00_AXI_ARQOS(M00_AXI_ARQOS),
        .M00_AXI_ARREADY(M00_AXI_ARREADY),
        .M00_AXI_AWADDR(M00_AXI_AWADDR),
        .M00_AXI_AWQOS(M00_AXI_AWQOS),
        .M00_AXI_AWREADY(M00_AXI_AWREADY),
        .M00_AXI_BREADY(M00_AXI_BREADY),
        .M00_AXI_RDATA(M00_AXI_RDATA),
        .M00_AXI_RREADY(M00_AXI_RREADY),
        .M00_AXI_WDATA(M00_AXI_WDATA),
        .M00_AXI_WREADY(M00_AXI_WREADY),
        .S00_AXI_ACLK(S00_AXI_ACLK),
        .S00_AXI_ARADDR(S00_AXI_ARADDR),
        .S00_AXI_ARESET_OUT_N(S00_AXI_ARESET_OUT_N),
        .S00_AXI_ARQOS(S00_AXI_ARQOS),
        .S00_AXI_ARREADY(S00_AXI_ARREADY),
        .S00_AXI_AWADDR(S00_AXI_AWADDR),
        .S00_AXI_AWQOS(S00_AXI_AWQOS),
        .S00_AXI_AWREADY(S00_AXI_AWREADY),
        .S00_AXI_BREADY(S00_AXI_BREADY),
        .S00_AXI_RDATA(S00_AXI_RDATA),
        .S00_AXI_RREADY(S00_AXI_RREADY),
        .S00_AXI_WDATA(S00_AXI_WDATA),
        .S00_AXI_WREADY(S00_AXI_WREADY));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs
   (out,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[4] ,
    m_aclk,
    AR,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_full_i_reg;
  output [4:0]Q;
  output ram_full_i_reg_0;
  output ram_empty_fb_i_reg;
  output [1:0]ram_empty_fb_i_reg_0;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input m_aclk;
  input [0:0]AR;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_2__2_n_0;
  wire ram_empty_i_i_5__2_n_0;
  wire ram_empty_i_i_7__2_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_6 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_7 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_8 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_9 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_10 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .m_aclk(m_aclk),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(ram_empty_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(ram_empty_fb_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__2
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__2_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__2_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__2
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__2
       (.I0(ram_empty_fb_i_reg_0[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__2
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2
       (.I0(Q[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(Q[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(Q[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(Q[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(Q[0]),
        .O(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_100
   (out,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[4] ,
    m_aclk,
    AR,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_full_i_reg;
  output [4:0]Q;
  output ram_full_i_reg_0;
  output ram_empty_fb_i_reg;
  output [1:0]ram_empty_fb_i_reg_0;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input m_aclk;
  input [0:0]AR;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_2__2_n_0;
  wire ram_empty_i_i_5__2_n_0;
  wire ram_empty_i_i_7__2_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_115 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_116 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_117 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_118 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_119 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_120 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .m_aclk(m_aclk),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(ram_empty_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(ram_empty_fb_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__2
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__2_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__2_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__2
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__2
       (.I0(ram_empty_fb_i_reg_0[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__2
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2
       (.I0(Q[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(Q[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(Q[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(Q[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(Q[0]),
        .O(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_11
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_5__0_n_0;
  wire ram_empty_i_i_7__0_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_26 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_27 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_28 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_29 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_30 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_31 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__0_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__0_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__0
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__0
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__2
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__2
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_122
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_5__0_n_0;
  wire ram_empty_i_i_7__0_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_139 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_140 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_141 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_142 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_143 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_144 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__0_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__0_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__0
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__0
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__2
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__2
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_145
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    D,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc0.count_d1_reg[3]_0 );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input [0:0]D;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]\gc0.count_d1_reg[3]_0 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [1:0]Q;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [2:1]gray2bin;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire p_0_out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_5_n_0;
  wire ram_empty_i_i_7_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [4:0]rd_pntr_gc;
  wire s_aclk;
  wire [4:0]wr_pntr_gc;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(gray2bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(gray2bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_160 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_161 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_162 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_163 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_164 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_165 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__1
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__1
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_166
   (out,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[4] ,
    m_aclk,
    AR,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_full_i_reg;
  output [4:0]Q;
  output ram_full_i_reg_0;
  output ram_empty_fb_i_reg;
  output [1:0]ram_empty_fb_i_reg_0;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input m_aclk;
  input [0:0]AR;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_2__3_n_0;
  wire ram_empty_i_i_5__3_n_0;
  wire ram_empty_i_i_7__3_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_181 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_182 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_183 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_184 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_185 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_186 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .m_aclk(m_aclk),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(ram_empty_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(ram_empty_fb_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__3
       (.I0(ram_empty_i_i_2__3_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__3_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__3_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__3
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__3
       (.I0(ram_empty_fb_i_reg_0[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__3
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__0
       (.I0(Q[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(Q[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(Q[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(Q[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(Q[0]),
        .O(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_188
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__1_n_0;
  wire ram_empty_i_i_5__1_n_0;
  wire ram_empty_i_i_7__1_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_205 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_206 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_207 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_208 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_209 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_210 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__1
       (.I0(ram_empty_i_i_2__1_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__1_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__1_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__1
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__1
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__3
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__3
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_32
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    D,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc0.count_d1_reg[3]_0 );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input [0:0]D;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]\gc0.count_d1_reg[3]_0 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [1:0]Q;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [2:1]gray2bin;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire p_0_out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_5_n_0;
  wire ram_empty_i_i_7_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [4:0]rd_pntr_gc;
  wire s_aclk;
  wire [4:0]wr_pntr_gc;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(gray2bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(gray2bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_47 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_48 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_49 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_50 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_51 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_52 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__1
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__1
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_53
   (out,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[4] ,
    m_aclk,
    AR,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_full_i_reg;
  output [4:0]Q;
  output ram_full_i_reg_0;
  output ram_empty_fb_i_reg;
  output [1:0]ram_empty_fb_i_reg_0;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input m_aclk;
  input [0:0]AR;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire [1:0]ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_2__3_n_0;
  wire ram_empty_i_i_5__3_n_0;
  wire ram_empty_i_i_7__3_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_68 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_69 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_70 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_71 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_72 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_73 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .m_aclk(m_aclk),
        .out(p_8_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(ram_empty_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(ram_empty_fb_i_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__3
       (.I0(ram_empty_i_i_2__3_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__3_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__3_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__3
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__3
       (.I0(ram_empty_fb_i_reg_0[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__3
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__0
       (.I0(Q[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(Q[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(Q[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__0
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(Q[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(Q[0]),
        .O(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_interconnect_0clk_x_pntrs_75
   (out,
    ram_empty_fb_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    \gc0.count_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_d2_reg[4] ,
    s_aclk,
    AR,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[2] );
  output [4:0]out;
  output ram_empty_fb_i_reg;
  output [1:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  output ram_full_i_reg_1;
  input \gc0.count_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [3:0]\gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input s_aclk;
  input [0:0]AR;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]D;
  input [0:0]\Q_reg_reg[2] ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [1:0]Q;
  wire [0:0]\Q_reg_reg[2] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__1/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire \gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_reg[4] ;
  wire \gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire [2:0]p_22_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__1_n_0;
  wire ram_empty_i_i_5__1_n_0;
  wire ram_empty_i_i_7__1_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(\_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(p_8_out[4]),
        .I4(p_8_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_8_out[2]),
        .I1(p_8_out[1]),
        .I2(p_8_out[4]),
        .I3(p_8_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_8_out[3]),
        .I1(p_8_out[2]),
        .I2(p_8_out[4]),
        .O(\_inferred__5/i__n_0 ));
  axi_interconnect_0synchronizer_ff__parameterized0_92 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_93 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_94 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  axi_interconnect_0synchronizer_ff__parameterized0_95 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff__parameterized0_96 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_5_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  axi_interconnect_0synchronizer_ff__parameterized0_97 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_6_out),
        .out(p_8_out),
        .s_aclk(s_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_8_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[2] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__1/i__n_0 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[3].rd_stg_inst_n_5 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[4] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_empty_i_i_1__1
       (.I0(ram_empty_i_i_2__1_n_0),
        .I1(\gc0.count_reg[4] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_i_i_5__1_n_0),
        .I4(\gc0.count_d1_reg[3] ),
        .I5(ram_empty_i_i_7__1_n_0),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_i_i_2__1
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(\gc0.count_reg[3] [1]),
        .I5(p_22_out[1]),
        .O(ram_empty_i_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_7__1
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(p_22_out[0]),
        .O(ram_empty_i_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__3
       (.I0(ram_full_i_reg_0[4]),
        .I1(\gic0.gc0.count_reg[4] [4]),
        .I2(ram_full_i_reg_0[3]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .I4(\gic0.gc0.count_reg[4] [2]),
        .I5(ram_full_i_reg_0[2]),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h41000041)) 
    ram_full_i_i_3__3
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_full_i_reg_0[1]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(\gic0.gc0.count_reg[4] [0]),
        .I4(ram_full_i_reg_0[0]),
        .O(ram_full_i_reg_1));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem
   (dout_i,
    s_aclk,
    ram_full_i_reg,
    DI,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [56:0]dout_i;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire [56:0]DI;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_10;
  wire RAM_reg_0_31_12_17_n_11;
  wire RAM_reg_0_31_12_17_n_12;
  wire RAM_reg_0_31_12_17_n_13;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_8;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_18_23_n_0;
  wire RAM_reg_0_31_18_23_n_1;
  wire RAM_reg_0_31_18_23_n_10;
  wire RAM_reg_0_31_18_23_n_11;
  wire RAM_reg_0_31_18_23_n_12;
  wire RAM_reg_0_31_18_23_n_13;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire RAM_reg_0_31_18_23_n_6;
  wire RAM_reg_0_31_18_23_n_7;
  wire RAM_reg_0_31_18_23_n_8;
  wire RAM_reg_0_31_18_23_n_9;
  wire RAM_reg_0_31_24_29_n_0;
  wire RAM_reg_0_31_24_29_n_1;
  wire RAM_reg_0_31_24_29_n_2;
  wire RAM_reg_0_31_24_29_n_3;
  wire RAM_reg_0_31_24_29_n_4;
  wire RAM_reg_0_31_24_29_n_5;
  wire RAM_reg_0_31_24_29_n_7;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [56:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({DI[0],1'b0}),
        .DID(DI[2:1]),
        .DIE(DI[4:3]),
        .DIF(DI[6:5]),
        .DIG(DI[8:7]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[24:23]),
        .DIB(DI[26:25]),
        .DIC(DI[28:27]),
        .DID(DI[30:29]),
        .DIE(DI[32:31]),
        .DIF(DI[34:33]),
        .DIG(DI[36:35]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({RAM_reg_0_31_12_17_n_8,RAM_reg_0_31_12_17_n_9}),
        .DOF({RAM_reg_0_31_12_17_n_10,RAM_reg_0_31_12_17_n_11}),
        .DOG({RAM_reg_0_31_12_17_n_12,RAM_reg_0_31_12_17_n_13}),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[38:37]),
        .DIB(DI[40:39]),
        .DIC(DI[42:41]),
        .DID(DI[44:43]),
        .DIE(DI[46:45]),
        .DIF(DI[48:47]),
        .DIG(DI[50:49]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_18_23_n_0,RAM_reg_0_31_18_23_n_1}),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD({RAM_reg_0_31_18_23_n_6,RAM_reg_0_31_18_23_n_7}),
        .DOE({RAM_reg_0_31_18_23_n_8,RAM_reg_0_31_18_23_n_9}),
        .DOF({RAM_reg_0_31_18_23_n_10,RAM_reg_0_31_18_23_n_11}),
        .DOG({RAM_reg_0_31_18_23_n_12,RAM_reg_0_31_18_23_n_13}),
        .DOH(NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[52:51]),
        .DIB(DI[54:53]),
        .DIC(DI[56:55]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_24_29_n_0,RAM_reg_0_31_24_29_n_1}),
        .DOB({RAM_reg_0_31_24_29_n_2,RAM_reg_0_31_24_29_n_3}),
        .DOC({RAM_reg_0_31_24_29_n_4,RAM_reg_0_31_24_29_n_5}),
        .DOD({NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1],RAM_reg_0_31_24_29_n_7}),
        .DOE(NLW_RAM_reg_0_31_24_29_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[10:9]),
        .DIB(DI[12:11]),
        .DIC(DI[14:13]),
        .DID(DI[16:15]),
        .DIE(DI[18:17]),
        .DIF(DI[20:19]),
        .DIG(DI[22:21]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_8),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_11),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_10),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_13),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_12),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_1),
        .Q(dout_i[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_0),
        .Q(dout_i[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_3),
        .Q(dout_i[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_2),
        .Q(dout_i[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_5),
        .Q(dout_i[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_4),
        .Q(dout_i[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_7),
        .Q(dout_i[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_6),
        .Q(dout_i[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_9),
        .Q(dout_i[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_8),
        .Q(dout_i[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_11),
        .Q(dout_i[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_10),
        .Q(dout_i[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_13),
        .Q(dout_i[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_12),
        .Q(dout_i[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_1),
        .Q(dout_i[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_0),
        .Q(dout_i[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_3),
        .Q(dout_i[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_2),
        .Q(dout_i[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_5),
        .Q(dout_i[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_4),
        .Q(dout_i[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem_86
   (dout_i,
    s_aclk,
    ram_full_i_reg,
    \S00_AXI_ARADDR[31] ,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [56:0]dout_i;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]\S00_AXI_ARADDR[31] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_10;
  wire RAM_reg_0_31_12_17_n_11;
  wire RAM_reg_0_31_12_17_n_12;
  wire RAM_reg_0_31_12_17_n_13;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_8;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_18_23_n_0;
  wire RAM_reg_0_31_18_23_n_1;
  wire RAM_reg_0_31_18_23_n_10;
  wire RAM_reg_0_31_18_23_n_11;
  wire RAM_reg_0_31_18_23_n_12;
  wire RAM_reg_0_31_18_23_n_13;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire RAM_reg_0_31_18_23_n_6;
  wire RAM_reg_0_31_18_23_n_7;
  wire RAM_reg_0_31_18_23_n_8;
  wire RAM_reg_0_31_18_23_n_9;
  wire RAM_reg_0_31_24_29_n_0;
  wire RAM_reg_0_31_24_29_n_1;
  wire RAM_reg_0_31_24_29_n_2;
  wire RAM_reg_0_31_24_29_n_3;
  wire RAM_reg_0_31_24_29_n_4;
  wire RAM_reg_0_31_24_29_n_5;
  wire RAM_reg_0_31_24_29_n_7;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [56:0]\S00_AXI_ARADDR[31] ;
  wire [56:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\S00_AXI_ARADDR[31] [0],1'b0}),
        .DID(\S00_AXI_ARADDR[31] [2:1]),
        .DIE(\S00_AXI_ARADDR[31] [4:3]),
        .DIF(\S00_AXI_ARADDR[31] [6:5]),
        .DIG(\S00_AXI_ARADDR[31] [8:7]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\S00_AXI_ARADDR[31] [24:23]),
        .DIB(\S00_AXI_ARADDR[31] [26:25]),
        .DIC(\S00_AXI_ARADDR[31] [28:27]),
        .DID(\S00_AXI_ARADDR[31] [30:29]),
        .DIE(\S00_AXI_ARADDR[31] [32:31]),
        .DIF(\S00_AXI_ARADDR[31] [34:33]),
        .DIG(\S00_AXI_ARADDR[31] [36:35]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({RAM_reg_0_31_12_17_n_8,RAM_reg_0_31_12_17_n_9}),
        .DOF({RAM_reg_0_31_12_17_n_10,RAM_reg_0_31_12_17_n_11}),
        .DOG({RAM_reg_0_31_12_17_n_12,RAM_reg_0_31_12_17_n_13}),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\S00_AXI_ARADDR[31] [38:37]),
        .DIB(\S00_AXI_ARADDR[31] [40:39]),
        .DIC(\S00_AXI_ARADDR[31] [42:41]),
        .DID(\S00_AXI_ARADDR[31] [44:43]),
        .DIE(\S00_AXI_ARADDR[31] [46:45]),
        .DIF(\S00_AXI_ARADDR[31] [48:47]),
        .DIG(\S00_AXI_ARADDR[31] [50:49]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_18_23_n_0,RAM_reg_0_31_18_23_n_1}),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD({RAM_reg_0_31_18_23_n_6,RAM_reg_0_31_18_23_n_7}),
        .DOE({RAM_reg_0_31_18_23_n_8,RAM_reg_0_31_18_23_n_9}),
        .DOF({RAM_reg_0_31_18_23_n_10,RAM_reg_0_31_18_23_n_11}),
        .DOG({RAM_reg_0_31_18_23_n_12,RAM_reg_0_31_18_23_n_13}),
        .DOH(NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\S00_AXI_ARADDR[31] [52:51]),
        .DIB(\S00_AXI_ARADDR[31] [54:53]),
        .DIC(\S00_AXI_ARADDR[31] [56:55]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_24_29_n_0,RAM_reg_0_31_24_29_n_1}),
        .DOB({RAM_reg_0_31_24_29_n_2,RAM_reg_0_31_24_29_n_3}),
        .DOC({RAM_reg_0_31_24_29_n_4,RAM_reg_0_31_24_29_n_5}),
        .DOD({NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1],RAM_reg_0_31_24_29_n_7}),
        .DOE(NLW_RAM_reg_0_31_24_29_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\S00_AXI_ARADDR[31] [10:9]),
        .DIB(\S00_AXI_ARADDR[31] [12:11]),
        .DIC(\S00_AXI_ARADDR[31] [14:13]),
        .DID(\S00_AXI_ARADDR[31] [16:15]),
        .DIE(\S00_AXI_ARADDR[31] [18:17]),
        .DIF(\S00_AXI_ARADDR[31] [20:19]),
        .DIG(\S00_AXI_ARADDR[31] [22:21]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_8),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_11),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_10),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_13),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_12),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_1),
        .Q(dout_i[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_0),
        .Q(dout_i[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_3),
        .Q(dout_i[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_2),
        .Q(dout_i[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_5),
        .Q(dout_i[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_4),
        .Q(dout_i[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_7),
        .Q(dout_i[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_6),
        .Q(dout_i[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_9),
        .Q(dout_i[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_8),
        .Q(dout_i[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_11),
        .Q(dout_i[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_10),
        .Q(dout_i[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_13),
        .Q(dout_i[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_12),
        .Q(dout_i[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_1),
        .Q(dout_i[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_0),
        .Q(dout_i[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_3),
        .Q(dout_i[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_2),
        .Q(dout_i[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_5),
        .Q(dout_i[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_4),
        .Q(dout_i[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized0
   (dout_i,
    s_aclk,
    I114,
    I282,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [36:0]dout_i;
  input s_aclk;
  input I114;
  input [36:0]I282;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire I114;
  wire [36:0]I282;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [36:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I282[1:0]),
        .DIB(I282[3:2]),
        .DIC(I282[5:4]),
        .DID(I282[7:6]),
        .DIE(I282[9:8]),
        .DIF(I282[11:10]),
        .DIG(I282[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I114));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I282[29:28]),
        .DIB(I282[31:30]),
        .DIC(I282[33:32]),
        .DID(I282[35:34]),
        .DIE({1'b0,I282[36]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED[1],RAM_reg_0_31_12_17_n_9}),
        .DOF(NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I114));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I282[15:14]),
        .DIB(I282[17:16]),
        .DIC(I282[19:18]),
        .DID(I282[21:20]),
        .DIE(I282[23:22]),
        .DIF(I282[25:24]),
        .DIG(I282[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I114));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_2),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_5),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized0_133
   (dout_i,
    s_aclk,
    I243,
    I298,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [36:0]dout_i;
  input s_aclk;
  input I243;
  input [36:0]I298;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire I243;
  wire [36:0]I298;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [36:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I298[1:0]),
        .DIB(I298[3:2]),
        .DIC(I298[5:4]),
        .DID(I298[7:6]),
        .DIE(I298[9:8]),
        .DIF(I298[11:10]),
        .DIG(I298[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I243));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I298[29:28]),
        .DIB(I298[31:30]),
        .DIC(I298[33:32]),
        .DID(I298[35:34]),
        .DIE({1'b0,I298[36]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED[1],RAM_reg_0_31_12_17_n_9}),
        .DOF(NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I243));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I298[15:14]),
        .DIB(I298[17:16]),
        .DIC(I298[19:18]),
        .DID(I298[21:20]),
        .DIE(I298[23:22]),
        .DIF(I298[25:24]),
        .DIG(I298[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(I243));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_2),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_5),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized1
   (dout_i,
    m_aclk,
    p_18_out,
    I286,
    \gc0.count_d1_reg[4] ,
    I285,
    \gpregsm1.curr_fwft_state_reg[1] ,
    s_aclk);
  output [1:0]dout_i;
  input m_aclk;
  input p_18_out;
  input [2:0]I286;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I285;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input s_aclk;

  wire [4:0]I285;
  wire [2:0]I286;
  wire RAM_reg_0_31_0_2_n_0;
  wire RAM_reg_0_31_0_2_n_1;
  wire RAM_reg_0_31_0_2_n_3;
  wire [1:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire p_18_out;
  wire s_aclk;
  wire [1:1]NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_2
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(I285),
        .DIA(I286[1:0]),
        .DIB({1'b0,I286[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_2_n_0,RAM_reg_0_31_0_2_n_1}),
        .DOB({NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED[1],RAM_reg_0_31_0_2_n_3}),
        .DOC(NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(p_18_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_2_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_2_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized2
   (dout_i,
    m_aclk,
    I126,
    I293,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    s_aclk);
  output [34:0]dout_i;
  input m_aclk;
  input I126;
  input [35:0]I293;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input s_aclk;

  wire I126;
  wire [35:0]I293;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [34:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I293[1:0]),
        .DIB(I293[3:2]),
        .DIC(I293[5:4]),
        .DID(I293[7:6]),
        .DIE(I293[9:8]),
        .DIF(I293[11:10]),
        .DIG(I293[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I126));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I293[29:28]),
        .DIB(I293[31:30]),
        .DIC(I293[33:32]),
        .DID(I293[35:34]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE(NLW_RAM_reg_0_31_12_17_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I126));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I293[15:14]),
        .DIB(I293[17:16]),
        .DIC(I293[19:18]),
        .DID(I293[21:20]),
        .DIE(I293[23:22]),
        .DIF(I293[25:24]),
        .DIG(I293[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I126));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_2),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_5),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized3
   (dout_i,
    s_aclk,
    ram_full_i_reg,
    DI,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [60:0]dout_i;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire [56:0]DI;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_10;
  wire RAM_reg_0_31_12_17_n_11;
  wire RAM_reg_0_31_12_17_n_12;
  wire RAM_reg_0_31_12_17_n_13;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_8;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_18_23_n_0;
  wire RAM_reg_0_31_18_23_n_1;
  wire RAM_reg_0_31_18_23_n_10;
  wire RAM_reg_0_31_18_23_n_11;
  wire RAM_reg_0_31_18_23_n_12;
  wire RAM_reg_0_31_18_23_n_13;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire RAM_reg_0_31_18_23_n_6;
  wire RAM_reg_0_31_18_23_n_7;
  wire RAM_reg_0_31_18_23_n_8;
  wire RAM_reg_0_31_18_23_n_9;
  wire RAM_reg_0_31_24_29_n_0;
  wire RAM_reg_0_31_24_29_n_1;
  wire RAM_reg_0_31_24_29_n_2;
  wire RAM_reg_0_31_24_29_n_3;
  wire RAM_reg_0_31_24_29_n_4;
  wire RAM_reg_0_31_24_29_n_5;
  wire RAM_reg_0_31_24_29_n_6;
  wire RAM_reg_0_31_24_29_n_7;
  wire RAM_reg_0_31_24_29_n_8;
  wire RAM_reg_0_31_24_29_n_9;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [60:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({DI[0],1'b0}),
        .DID(DI[2:1]),
        .DIE(DI[4:3]),
        .DIF(DI[6:5]),
        .DIG(DI[8:7]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[24:23]),
        .DIB(DI[26:25]),
        .DIC(DI[28:27]),
        .DID(DI[30:29]),
        .DIE(DI[32:31]),
        .DIF(DI[34:33]),
        .DIG(DI[36:35]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({RAM_reg_0_31_12_17_n_8,RAM_reg_0_31_12_17_n_9}),
        .DOF({RAM_reg_0_31_12_17_n_10,RAM_reg_0_31_12_17_n_11}),
        .DOG({RAM_reg_0_31_12_17_n_12,RAM_reg_0_31_12_17_n_13}),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[38:37]),
        .DIB(DI[40:39]),
        .DIC(DI[42:41]),
        .DID(DI[44:43]),
        .DIE(DI[46:45]),
        .DIF(DI[48:47]),
        .DIG(DI[50:49]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_18_23_n_0,RAM_reg_0_31_18_23_n_1}),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD({RAM_reg_0_31_18_23_n_6,RAM_reg_0_31_18_23_n_7}),
        .DOE({RAM_reg_0_31_18_23_n_8,RAM_reg_0_31_18_23_n_9}),
        .DOF({RAM_reg_0_31_18_23_n_10,RAM_reg_0_31_18_23_n_11}),
        .DOG({RAM_reg_0_31_18_23_n_12,RAM_reg_0_31_18_23_n_13}),
        .DOH(NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[52:51]),
        .DIB(DI[54:53]),
        .DIC(DI[56:55]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_24_29_n_0,RAM_reg_0_31_24_29_n_1}),
        .DOB({RAM_reg_0_31_24_29_n_2,RAM_reg_0_31_24_29_n_3}),
        .DOC({RAM_reg_0_31_24_29_n_4,RAM_reg_0_31_24_29_n_5}),
        .DOD({RAM_reg_0_31_24_29_n_6,RAM_reg_0_31_24_29_n_7}),
        .DOE({RAM_reg_0_31_24_29_n_8,RAM_reg_0_31_24_29_n_9}),
        .DOF(NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(DI[10:9]),
        .DIB(DI[12:11]),
        .DIC(DI[14:13]),
        .DID(DI[16:15]),
        .DIE(DI[18:17]),
        .DIF(DI[20:19]),
        .DIG(DI[22:21]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_8),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_11),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_10),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_13),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_12),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_1),
        .Q(dout_i[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_0),
        .Q(dout_i[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_3),
        .Q(dout_i[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_2),
        .Q(dout_i[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_5),
        .Q(dout_i[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_4),
        .Q(dout_i[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_7),
        .Q(dout_i[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_6),
        .Q(dout_i[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_9),
        .Q(dout_i[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_8),
        .Q(dout_i[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_11),
        .Q(dout_i[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_10),
        .Q(dout_i[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_13),
        .Q(dout_i[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_12),
        .Q(dout_i[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_1),
        .Q(dout_i[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_0),
        .Q(dout_i[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_3),
        .Q(dout_i[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_2),
        .Q(dout_i[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_5),
        .Q(dout_i[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_4),
        .Q(dout_i[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_7),
        .Q(dout_i[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_6),
        .Q(dout_i[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_9),
        .Q(dout_i[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_8),
        .Q(dout_i[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized3_199
   (dout_i,
    s_aclk,
    ram_full_i_reg,
    \goreg_dm.dout_i_reg[61] ,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_aclk);
  output [60:0]dout_i;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]\goreg_dm.dout_i_reg[61] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_aclk;

  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_10;
  wire RAM_reg_0_31_12_17_n_11;
  wire RAM_reg_0_31_12_17_n_12;
  wire RAM_reg_0_31_12_17_n_13;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_8;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_18_23_n_0;
  wire RAM_reg_0_31_18_23_n_1;
  wire RAM_reg_0_31_18_23_n_10;
  wire RAM_reg_0_31_18_23_n_11;
  wire RAM_reg_0_31_18_23_n_12;
  wire RAM_reg_0_31_18_23_n_13;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire RAM_reg_0_31_18_23_n_6;
  wire RAM_reg_0_31_18_23_n_7;
  wire RAM_reg_0_31_18_23_n_8;
  wire RAM_reg_0_31_18_23_n_9;
  wire RAM_reg_0_31_24_29_n_0;
  wire RAM_reg_0_31_24_29_n_1;
  wire RAM_reg_0_31_24_29_n_2;
  wire RAM_reg_0_31_24_29_n_3;
  wire RAM_reg_0_31_24_29_n_4;
  wire RAM_reg_0_31_24_29_n_5;
  wire RAM_reg_0_31_24_29_n_6;
  wire RAM_reg_0_31_24_29_n_7;
  wire RAM_reg_0_31_24_29_n_8;
  wire RAM_reg_0_31_24_29_n_9;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [60:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [56:0]\goreg_dm.dout_i_reg[61] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\goreg_dm.dout_i_reg[61] [0],1'b0}),
        .DID(\goreg_dm.dout_i_reg[61] [2:1]),
        .DIE(\goreg_dm.dout_i_reg[61] [4:3]),
        .DIF(\goreg_dm.dout_i_reg[61] [6:5]),
        .DIG(\goreg_dm.dout_i_reg[61] [8:7]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\goreg_dm.dout_i_reg[61] [24:23]),
        .DIB(\goreg_dm.dout_i_reg[61] [26:25]),
        .DIC(\goreg_dm.dout_i_reg[61] [28:27]),
        .DID(\goreg_dm.dout_i_reg[61] [30:29]),
        .DIE(\goreg_dm.dout_i_reg[61] [32:31]),
        .DIF(\goreg_dm.dout_i_reg[61] [34:33]),
        .DIG(\goreg_dm.dout_i_reg[61] [36:35]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({RAM_reg_0_31_12_17_n_8,RAM_reg_0_31_12_17_n_9}),
        .DOF({RAM_reg_0_31_12_17_n_10,RAM_reg_0_31_12_17_n_11}),
        .DOG({RAM_reg_0_31_12_17_n_12,RAM_reg_0_31_12_17_n_13}),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_18_23
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\goreg_dm.dout_i_reg[61] [38:37]),
        .DIB(\goreg_dm.dout_i_reg[61] [40:39]),
        .DIC(\goreg_dm.dout_i_reg[61] [42:41]),
        .DID(\goreg_dm.dout_i_reg[61] [44:43]),
        .DIE(\goreg_dm.dout_i_reg[61] [46:45]),
        .DIF(\goreg_dm.dout_i_reg[61] [48:47]),
        .DIG(\goreg_dm.dout_i_reg[61] [50:49]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_18_23_n_0,RAM_reg_0_31_18_23_n_1}),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD({RAM_reg_0_31_18_23_n_6,RAM_reg_0_31_18_23_n_7}),
        .DOE({RAM_reg_0_31_18_23_n_8,RAM_reg_0_31_18_23_n_9}),
        .DOF({RAM_reg_0_31_18_23_n_10,RAM_reg_0_31_18_23_n_11}),
        .DOG({RAM_reg_0_31_18_23_n_12,RAM_reg_0_31_18_23_n_13}),
        .DOH(NLW_RAM_reg_0_31_18_23_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_24_29
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\goreg_dm.dout_i_reg[61] [52:51]),
        .DIB(\goreg_dm.dout_i_reg[61] [54:53]),
        .DIC(\goreg_dm.dout_i_reg[61] [56:55]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_24_29_n_0,RAM_reg_0_31_24_29_n_1}),
        .DOB({RAM_reg_0_31_24_29_n_2,RAM_reg_0_31_24_29_n_3}),
        .DOC({RAM_reg_0_31_24_29_n_4,RAM_reg_0_31_24_29_n_5}),
        .DOD({RAM_reg_0_31_24_29_n_6,RAM_reg_0_31_24_29_n_7}),
        .DOE({RAM_reg_0_31_24_29_n_8,RAM_reg_0_31_24_29_n_9}),
        .DOF(NLW_RAM_reg_0_31_24_29_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_24_29_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_24_29_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(\goreg_dm.dout_i_reg[61] [10:9]),
        .DIB(\goreg_dm.dout_i_reg[61] [12:11]),
        .DIC(\goreg_dm.dout_i_reg[61] [14:13]),
        .DID(\goreg_dm.dout_i_reg[61] [16:15]),
        .DIE(\goreg_dm.dout_i_reg[61] [18:17]),
        .DIF(\goreg_dm.dout_i_reg[61] [20:19]),
        .DIG(\goreg_dm.dout_i_reg[61] [22:21]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(ram_full_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_9),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_8),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_11),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_10),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_13),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_12),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_1),
        .Q(dout_i[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_0),
        .Q(dout_i[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_3),
        .Q(dout_i[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_2),
        .Q(dout_i[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_5),
        .Q(dout_i[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_4),
        .Q(dout_i[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_7),
        .Q(dout_i[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_6),
        .Q(dout_i[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_9),
        .Q(dout_i[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_8),
        .Q(dout_i[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_11),
        .Q(dout_i[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_10),
        .Q(dout_i[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_13),
        .Q(dout_i[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_18_23_n_12),
        .Q(dout_i[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_1),
        .Q(dout_i[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_0),
        .Q(dout_i[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_3),
        .Q(dout_i[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_2),
        .Q(dout_i[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_5),
        .Q(dout_i[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_4),
        .Q(dout_i[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_7),
        .Q(dout_i[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_6),
        .Q(dout_i[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_9),
        .Q(dout_i[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_24_29_n_8),
        .Q(dout_i[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized4
   (dout_i,
    m_aclk,
    p_18_out,
    I302,
    \gc0.count_d1_reg[4] ,
    I301,
    \gpregsm1.curr_fwft_state_reg[1] ,
    s_aclk);
  output [2:0]dout_i;
  input m_aclk;
  input p_18_out;
  input [5:0]I302;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I301;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input s_aclk;

  wire [4:0]I301;
  wire [5:0]I302;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire [2:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire p_18_out;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(I301),
        .DIA(I302[1:0]),
        .DIB(I302[3:2]),
        .DIC(I302[5:4]),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(p_18_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axi_interconnect_0dmem__parameterized5
   (dout_i,
    m_aclk,
    I255,
    I309,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    s_aclk);
  output [35:0]dout_i;
  input m_aclk;
  input I255;
  input [38:0]I309;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input s_aclk;

  wire I255;
  wire [38:0]I309;
  wire RAM_reg_0_31_0_5_n_0;
  wire RAM_reg_0_31_0_5_n_1;
  wire RAM_reg_0_31_0_5_n_10;
  wire RAM_reg_0_31_0_5_n_11;
  wire RAM_reg_0_31_0_5_n_12;
  wire RAM_reg_0_31_0_5_n_13;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_0_5_n_6;
  wire RAM_reg_0_31_0_5_n_7;
  wire RAM_reg_0_31_0_5_n_8;
  wire RAM_reg_0_31_0_5_n_9;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_11;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_12_17_n_4;
  wire RAM_reg_0_31_12_17_n_5;
  wire RAM_reg_0_31_12_17_n_6;
  wire RAM_reg_0_31_12_17_n_7;
  wire RAM_reg_0_31_12_17_n_8;
  wire RAM_reg_0_31_12_17_n_9;
  wire RAM_reg_0_31_6_11_n_0;
  wire RAM_reg_0_31_6_11_n_1;
  wire RAM_reg_0_31_6_11_n_10;
  wire RAM_reg_0_31_6_11_n_11;
  wire RAM_reg_0_31_6_11_n_12;
  wire RAM_reg_0_31_6_11_n_13;
  wire RAM_reg_0_31_6_11_n_2;
  wire RAM_reg_0_31_6_11_n_3;
  wire RAM_reg_0_31_6_11_n_4;
  wire RAM_reg_0_31_6_11_n_5;
  wire RAM_reg_0_31_6_11_n_6;
  wire RAM_reg_0_31_6_11_n_7;
  wire RAM_reg_0_31_6_11_n_8;
  wire RAM_reg_0_31_6_11_n_9;
  wire [35:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I309[1:0]),
        .DIB(I309[3:2]),
        .DIC(I309[5:4]),
        .DID(I309[7:6]),
        .DIE(I309[9:8]),
        .DIF(I309[11:10]),
        .DIG(I309[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_5_n_0,RAM_reg_0_31_0_5_n_1}),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD({RAM_reg_0_31_0_5_n_6,RAM_reg_0_31_0_5_n_7}),
        .DOE({RAM_reg_0_31_0_5_n_8,RAM_reg_0_31_0_5_n_9}),
        .DOF({RAM_reg_0_31_0_5_n_10,RAM_reg_0_31_0_5_n_11}),
        .DOG({RAM_reg_0_31_0_5_n_12,RAM_reg_0_31_0_5_n_13}),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I255));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I309[29:28]),
        .DIB(I309[31:30]),
        .DIC(I309[33:32]),
        .DID(I309[35:34]),
        .DIE(I309[37:36]),
        .DIF({1'b0,I309[38]}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC({RAM_reg_0_31_12_17_n_4,RAM_reg_0_31_12_17_n_5}),
        .DOD({RAM_reg_0_31_12_17_n_6,RAM_reg_0_31_12_17_n_7}),
        .DOE({RAM_reg_0_31_12_17_n_8,RAM_reg_0_31_12_17_n_9}),
        .DOF({NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED[1],RAM_reg_0_31_12_17_n_11}),
        .DOG(NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I255));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(I309[15:14]),
        .DIB(I309[17:16]),
        .DIC(I309[19:18]),
        .DID(I309[21:20]),
        .DIE(I309[23:22]),
        .DIF(I309[25:24]),
        .DIG(I309[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_6_11_n_0,RAM_reg_0_31_6_11_n_1}),
        .DOB({RAM_reg_0_31_6_11_n_2,RAM_reg_0_31_6_11_n_3}),
        .DOC({RAM_reg_0_31_6_11_n_4,RAM_reg_0_31_6_11_n_5}),
        .DOD({RAM_reg_0_31_6_11_n_6,RAM_reg_0_31_6_11_n_7}),
        .DOE({RAM_reg_0_31_6_11_n_8,RAM_reg_0_31_6_11_n_9}),
        .DOF({RAM_reg_0_31_6_11_n_10,RAM_reg_0_31_6_11_n_11}),
        .DOG({RAM_reg_0_31_6_11_n_12,RAM_reg_0_31_6_11_n_13}),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(m_aclk),
        .WE(I255));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_1),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_11),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_10),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_13),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_12),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_1),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_0),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_3),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_2),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_5),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_4),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_0),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_7),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_6),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_9),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_8),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_11),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_10),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_13),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_6_11_n_12),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_1),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_0),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_3),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_3),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_2),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_5),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_4),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_7),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_12_17_n_6),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_2),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_5),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_4),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_7),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_6),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_9),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_31_0_5_n_8),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo
   (m_axi_awvalid,
    s_axi_awready,
    Q,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_awready,
    s_axi_awvalid,
    DI);
  output m_axi_awvalid;
  output s_axi_awready;
  output [56:0]Q;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_awready;
  input s_axi_awvalid;
  input [56:0]DI;

  wire [56:0]DI;
  wire [56:0]Q;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [0:0]gray2bin;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire p_23_out;
  wire [4:0]p_23_out_1;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [4:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_32 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D(gray2bin),
        .Q(p_22_out),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[3]_0 ({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gc0.count_d1_reg[4] ({p_0_out_0[4],p_0_out_0[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (p_23_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out_1),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(gray2bin));
  axi_interconnect_0rd_logic_33 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out_0),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[61] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_34 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out_1),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (p_23_out),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .ram_full_i_reg(p_18_out),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_35 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(p_23_out),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo_74
   (m_axi_arvalid,
    s_axi_arready,
    \gpr1.dout_i_reg[57] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_arready,
    s_axi_arvalid,
    \S00_AXI_ARADDR[31] );
  output m_axi_arvalid;
  output s_axi_arready;
  output [56:0]\gpr1.dout_i_reg[57] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_arready;
  input s_axi_arvalid;
  input [56:0]\S00_AXI_ARADDR[31] ;

  wire [56:0]\S00_AXI_ARADDR[31] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [56:0]\gpr1.dout_i_reg[57] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_rach;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_75 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_22_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_rach),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_76 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[61] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_77 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_rach),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0memory_78 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .\S00_AXI_ARADDR[31] (\S00_AXI_ARADDR[31] ),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpr1.dout_i_reg[57] (\gpr1.dout_i_reg[57] ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .ram_full_i_reg(p_18_out),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_79 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_rach),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized0
   (m_axi_wvalid,
    s_axi_wready,
    \gpr1.dout_i_reg[29] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_wready,
    s_axi_wvalid,
    I282);
  output m_axi_wvalid;
  output s_axi_wready;
  output [36:0]\gpr1.dout_i_reg[29] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_wready;
  input s_axi_wvalid;
  input [36:0]I282;

  wire [36:0]I282;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [36:0]\gpr1.dout_i_reg[29] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_15_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [4:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_11 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_22_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (p_15_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_12 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[36] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_13 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (p_15_out),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I114(p_18_out),
        .I282(I282),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_14 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(p_15_out),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized0_121
   (m_axi_wvalid,
    s_axi_wready,
    \M00_AXI_WDATA[31] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_wready,
    s_axi_wvalid,
    I298);
  output m_axi_wvalid;
  output s_axi_wready;
  output [36:0]\M00_AXI_WDATA[31] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_wready;
  input s_axi_wvalid;
  input [36:0]I298;

  wire [36:0]I298;
  wire [36:0]\M00_AXI_WDATA[31] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_15_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [4:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_122 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_22_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (p_15_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_123 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[36] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_124 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (p_15_out),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0memory__parameterized0_125 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I243(p_18_out),
        .I298(I298),
        .\M00_AXI_WDATA[31] (\M00_AXI_WDATA[31] ),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_126 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(p_15_out),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized1
   (m_axi_bready,
    s_axi_bvalid,
    s_axi_bresp,
    s_aclk,
    m_aclk,
    inverted_reset,
    m_axi_bvalid,
    s_axi_bready,
    I286);
  output m_axi_bready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_aclk;
  input m_aclk;
  input inverted_reset;
  input m_axi_bvalid;
  input s_axi_bready;
  input [2:0]I286;

  wire [2:0]I286;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_wrch;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_23_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_wrch),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .ram_empty_fb_i_reg_0(p_22_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  axi_interconnect_0wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_wrch),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .out(rst_full_ff_i));
  axi_interconnect_0memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I285(p_12_out),
        .I286(I286),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out),
        .s_aclk(s_aclk),
        .s_axi_bresp(s_axi_bresp));
  axi_interconnect_0reset_blk_ramfifo rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_wrch),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized2
   (\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ,
    m_axi_rready,
    s_axi_rvalid,
    \S00_AXI_RDATA[31] ,
    s_aclk,
    m_aclk,
    m_axi_rvalid,
    s_axi_rready,
    s_aresetn,
    I293);
  output \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ;
  output m_axi_rready;
  output s_axi_rvalid;
  output [34:0]\S00_AXI_RDATA[31] ;
  input s_aclk;
  input m_aclk;
  input m_axi_rvalid;
  input s_axi_rready;
  input s_aresetn;
  input [35:0]I293;

  wire [35:0]I293;
  wire [34:0]\S00_AXI_RDATA[31] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_rdch;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_53 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_23_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_rdch),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .ram_empty_fb_i_reg_0(p_22_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_54 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[34] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0wr_logic_55 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_rdch),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(rst_full_ff_i));
  axi_interconnect_0memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I126(p_18_out),
        .I293(I293),
        .\S00_AXI_RDATA[31] (\S00_AXI_RDATA[31] ),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_56 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 (\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_rdch),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized3
   (m_axi_awvalid,
    s_axi_awready,
    Q,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_awready,
    s_axi_awvalid,
    DI);
  output m_axi_awvalid;
  output s_axi_awready;
  output [60:0]Q;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_awready;
  input s_axi_awvalid;
  input [56:0]DI;

  wire [56:0]DI;
  wire [60:0]Q;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [0:0]gray2bin;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire p_23_out;
  wire [4:0]p_23_out_1;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [4:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_145 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D(gray2bin),
        .Q(p_22_out),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[3]_0 ({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gc0.count_d1_reg[4] ({p_0_out_0[4],p_0_out_0[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (p_23_out),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out_1),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(gray2bin));
  axi_interconnect_0rd_logic_146 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out_0),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[65] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_147 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out_1),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (p_23_out),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .ram_full_i_reg(p_18_out),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_148 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(p_23_out),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized3_187
   (m_axi_arvalid,
    s_axi_arready,
    \M00_AXI_ARID[3] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_arready,
    s_axi_arvalid,
    \goreg_dm.dout_i_reg[61] );
  output m_axi_arvalid;
  output s_axi_arready;
  output [60:0]\M00_AXI_ARID[3] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_arready;
  input s_axi_arvalid;
  input [56:0]\goreg_dm.dout_i_reg[61] ;

  wire [60:0]\M00_AXI_ARID[3] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [56:0]\goreg_dm.dout_i_reg[61] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_rach;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_188 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_22_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_rach),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .ram_full_i_reg_0(p_23_out),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_189 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[65] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ));
  axi_interconnect_0wr_logic_190 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_8 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_14 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_rach),
        .out(rst_full_ff_i),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0memory__parameterized3_191 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .\M00_AXI_ARID[3] (\M00_AXI_ARID[3] ),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\goreg_dm.dout_i_reg[61]_0 (\goreg_dm.dout_i_reg[61] ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .ram_full_i_reg(p_18_out),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_192 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_rach),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized4
   (m_axi_bready,
    s_axi_bvalid,
    \gpr1.dout_i_reg[1] ,
    s_aclk,
    m_aclk,
    inverted_reset,
    m_axi_bvalid,
    s_axi_bready,
    I302);
  output m_axi_bready;
  output s_axi_bvalid;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input s_aclk;
  input m_aclk;
  input inverted_reset;
  input m_axi_bvalid;
  input s_axi_bready;
  input [5:0]I302;

  wire [5:0]I302;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_wrch;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_100 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_23_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_wrch),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .ram_empty_fb_i_reg_0(p_22_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_101 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  axi_interconnect_0wr_logic_102 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_wrch),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .out(rst_full_ff_i));
  axi_interconnect_0memory__parameterized4 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I301(p_12_out),
        .I302(I302),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_103 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_wrch),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_interconnect_0fifo_generator_ramfifo__parameterized5
   (\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ,
    m_axi_rready,
    s_axi_rvalid,
    \gpr1.dout_i_reg[29] ,
    s_aclk,
    m_aclk,
    m_axi_rvalid,
    s_axi_rready,
    s_aresetn,
    I309);
  output \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ;
  output m_axi_rready;
  output s_axi_rvalid;
  output [35:0]\gpr1.dout_i_reg[29] ;
  input s_aclk;
  input m_aclk;
  input m_axi_rvalid;
  input s_axi_rready;
  input s_aresetn;
  input [38:0]I309;

  wire [38:0]I309;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_18 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [35:0]\gpr1.dout_i_reg[29] ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ;
  wire [4:0]p_0_out;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:3]p_22_out;
  wire [4:0]p_23_out;
  wire [4:0]p_7_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [4:0]wr_pntr_plus2;
  wire wr_rst_busy_rdch;
  wire [1:0]wr_rst_i;

  axi_interconnect_0clk_x_pntrs_166 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .Q(p_23_out),
        .\Q_reg_reg[2] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\gc0.count_d1_reg[4] ({p_0_out[4],p_0_out[2:0]}),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[4] (wr_pntr_plus2),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wr_rst_busy_rdch),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .ram_empty_fb_i_reg_0(p_22_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .s_aclk(s_aclk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_7_out[2]),
        .I1(p_7_out[0]),
        .I2(p_7_out[1]),
        .I3(p_7_out[4]),
        .I4(p_7_out[3]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  axi_interconnect_0rd_logic_167 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .E(ram_rd_en_i),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (p_22_out),
        .\goreg_dm.dout_i_reg[35] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .ram_empty_fb_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_18 ),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0wr_logic_168 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (wr_rst_busy_rdch),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(rst_full_ff_i));
  axi_interconnect_0memory__parameterized5 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .I255(p_18_out),
        .I309(I309),
        .\gc0.count_d1_reg[4] (p_0_out),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  axi_interconnect_0reset_blk_ramfifo_169 rstblk
       (.\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 (\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg ),
        .out(wr_rst_i),
        .ram_full_i_reg(wr_rst_busy_rdch),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top
   (m_axi_arvalid,
    s_axi_arready,
    \gpr1.dout_i_reg[57] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_arready,
    s_axi_arvalid,
    \S00_AXI_ARADDR[31] );
  output m_axi_arvalid;
  output s_axi_arready;
  output [56:0]\gpr1.dout_i_reg[57] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_arready;
  input s_axi_arvalid;
  input [56:0]\S00_AXI_ARADDR[31] ;

  wire [56:0]\S00_AXI_ARADDR[31] ;
  wire [56:0]\gpr1.dout_i_reg[57] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;

  axi_interconnect_0fifo_generator_ramfifo_74 \grf.rf 
       (.\S00_AXI_ARADDR[31] (\S00_AXI_ARADDR[31] ),
        .\gpr1.dout_i_reg[57] (\gpr1.dout_i_reg[57] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top_0
   (m_axi_awvalid,
    s_axi_awready,
    Q,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_awready,
    s_axi_awvalid,
    DI);
  output m_axi_awvalid;
  output s_axi_awready;
  output [56:0]Q;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_awready;
  input s_axi_awvalid;
  input [56:0]DI;

  wire [56:0]DI;
  wire [56:0]Q;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;

  axi_interconnect_0fifo_generator_ramfifo \grf.rf 
       (.DI(DI),
        .Q(Q),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized0
   (m_axi_wvalid,
    s_axi_wready,
    \gpr1.dout_i_reg[29] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_wready,
    s_axi_wvalid,
    I282);
  output m_axi_wvalid;
  output s_axi_wready;
  output [36:0]\gpr1.dout_i_reg[29] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_wready;
  input s_axi_wvalid;
  input [36:0]I282;

  wire [36:0]I282;
  wire [36:0]\gpr1.dout_i_reg[29] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.I282(I282),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized0_99
   (m_axi_wvalid,
    s_axi_wready,
    \M00_AXI_WDATA[31] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_wready,
    s_axi_wvalid,
    I298);
  output m_axi_wvalid;
  output s_axi_wready;
  output [36:0]\M00_AXI_WDATA[31] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_wready;
  input s_axi_wvalid;
  input [36:0]I298;

  wire [36:0]I298;
  wire [36:0]\M00_AXI_WDATA[31] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized0_121 \grf.rf 
       (.I298(I298),
        .\M00_AXI_WDATA[31] (\M00_AXI_WDATA[31] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized1
   (m_axi_bready,
    s_axi_bvalid,
    s_axi_bresp,
    s_aclk,
    m_aclk,
    inverted_reset,
    m_axi_bvalid,
    s_axi_bready,
    I286);
  output m_axi_bready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_aclk;
  input m_aclk;
  input inverted_reset;
  input m_axi_bvalid;
  input s_axi_bready;
  input [2:0]I286;

  wire [2:0]I286;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire s_aclk;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.I286(I286),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized2
   (inverted_reset,
    m_axi_rready,
    s_axi_rvalid,
    \S00_AXI_RDATA[31] ,
    s_aclk,
    m_aclk,
    m_axi_rvalid,
    s_axi_rready,
    s_aresetn,
    I293);
  output inverted_reset;
  output m_axi_rready;
  output s_axi_rvalid;
  output [34:0]\S00_AXI_RDATA[31] ;
  input s_aclk;
  input m_aclk;
  input m_axi_rvalid;
  input s_axi_rready;
  input s_aresetn;
  input [35:0]I293;

  wire [35:0]I293;
  wire [34:0]\S00_AXI_RDATA[31] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.I293(I293),
        .\S00_AXI_RDATA[31] (\S00_AXI_RDATA[31] ),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg (inverted_reset),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized3
   (m_axi_arvalid,
    s_axi_arready,
    \M00_AXI_ARID[3] ,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_arready,
    s_axi_arvalid,
    \goreg_dm.dout_i_reg[61] );
  output m_axi_arvalid;
  output s_axi_arready;
  output [60:0]\M00_AXI_ARID[3] ;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_arready;
  input s_axi_arvalid;
  input [56:0]\goreg_dm.dout_i_reg[61] ;

  wire [60:0]\M00_AXI_ARID[3] ;
  wire [56:0]\goreg_dm.dout_i_reg[61] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized3_187 \grf.rf 
       (.\M00_AXI_ARID[3] (\M00_AXI_ARID[3] ),
        .\goreg_dm.dout_i_reg[61] (\goreg_dm.dout_i_reg[61] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized3_98
   (m_axi_awvalid,
    s_axi_awready,
    Q,
    m_aclk,
    s_aclk,
    inverted_reset,
    m_axi_awready,
    s_axi_awvalid,
    DI);
  output m_axi_awvalid;
  output s_axi_awready;
  output [60:0]Q;
  input m_aclk;
  input s_aclk;
  input inverted_reset;
  input m_axi_awready;
  input s_axi_awvalid;
  input [56:0]DI;

  wire [56:0]DI;
  wire [60:0]Q;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.DI(DI),
        .Q(Q),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized4
   (m_axi_bready,
    s_axi_bvalid,
    \gpr1.dout_i_reg[1] ,
    s_aclk,
    m_aclk,
    inverted_reset,
    m_axi_bvalid,
    s_axi_bready,
    I302);
  output m_axi_bready;
  output s_axi_bvalid;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input s_aclk;
  input m_aclk;
  input inverted_reset;
  input m_axi_bvalid;
  input s_axi_bready;
  input [5:0]I302;

  wire [5:0]I302;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized4 \grf.rf 
       (.I302(I302),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_interconnect_0fifo_generator_top__parameterized5
   (inverted_reset,
    m_axi_rready,
    s_axi_rvalid,
    \gpr1.dout_i_reg[29] ,
    s_aclk,
    m_aclk,
    m_axi_rvalid,
    s_axi_rready,
    s_aresetn,
    I309);
  output inverted_reset;
  output m_axi_rready;
  output s_axi_rvalid;
  output [35:0]\gpr1.dout_i_reg[29] ;
  input s_aclk;
  input m_aclk;
  input m_axi_rvalid;
  input s_axi_rready;
  input s_aresetn;
  input [38:0]I309;

  wire [38:0]I309;
  wire [35:0]\gpr1.dout_i_reg[29] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;

  axi_interconnect_0fifo_generator_ramfifo__parameterized5 \grf.rf 
       (.I309(I309),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg (inverted_reset),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "4" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "18" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "63" *) (* C_DIN_WIDTH_RDCH = "36" *) 
(* C_DIN_WIDTH_WACH = "63" *) (* C_DIN_WIDTH_WDCH = "37" *) (* C_DIN_WIDTH_WRCH = "3" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "18" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "rtl" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "1" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) (* C_IMPLEMENTATION_TYPE_RACH = "12" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "12" *) (* C_IMPLEMENTATION_TYPE_WACH = "12" *) (* C_IMPLEMENTATION_TYPE_WDCH = "12" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "12" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "2" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1021" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "29" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "29" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "29" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "29" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "29" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "5" *) (* C_PROG_EMPTY_TYPE_RACH = "5" *) (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
(* C_PROG_EMPTY_TYPE_WACH = "5" *) (* C_PROG_EMPTY_TYPE_WDCH = "5" *) (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "31" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "5" *) (* C_PROG_FULL_TYPE_RACH = "5" *) (* C_PROG_FULL_TYPE_RDCH = "5" *) 
(* C_PROG_FULL_TYPE_WACH = "5" *) (* C_PROG_FULL_TYPE_WDCH = "5" *) (* C_PROG_FULL_TYPE_WRCH = "5" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "10" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_DEPTH_AXIS = "32" *) (* C_WR_DEPTH_RACH = "32" *) 
(* C_WR_DEPTH_RDCH = "32" *) (* C_WR_DEPTH_WACH = "32" *) (* C_WR_DEPTH_WDCH = "32" *) 
(* C_WR_DEPTH_WRCH = "32" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_PNTR_WIDTH_AXIS = "5" *) (* C_WR_PNTR_WIDTH_RACH = "5" *) (* C_WR_PNTR_WIDTH_RDCH = "5" *) 
(* C_WR_PNTR_WIDTH_WACH = "5" *) (* C_WR_PNTR_WIDTH_WDCH = "5" *) (* C_WR_PNTR_WIDTH_WRCH = "5" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module axi_interconnect_0fifo_generator_v13_1_4
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [17:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [17:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [3:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [3:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [4:0]axi_aw_prog_full_thresh;
  input [4:0]axi_aw_prog_empty_thresh;
  output [5:0]axi_aw_data_count;
  output [5:0]axi_aw_wr_data_count;
  output [5:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [4:0]axi_w_prog_full_thresh;
  input [4:0]axi_w_prog_empty_thresh;
  output [5:0]axi_w_data_count;
  output [5:0]axi_w_wr_data_count;
  output [5:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [4:0]axi_b_prog_full_thresh;
  input [4:0]axi_b_prog_empty_thresh;
  output [5:0]axi_b_data_count;
  output [5:0]axi_b_wr_data_count;
  output [5:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [4:0]axi_ar_prog_full_thresh;
  input [4:0]axi_ar_prog_empty_thresh;
  output [5:0]axi_ar_data_count;
  output [5:0]axi_ar_wr_data_count;
  output [5:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [4:0]axi_r_prog_full_thresh;
  input [4:0]axi_r_prog_empty_thresh;
  output [5:0]axi_r_data_count;
  output [5:0]axi_r_wr_data_count;
  output [5:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [4:0]axis_prog_full_thresh;
  input [4:0]axis_prog_empty_thresh;
  output [5:0]axis_data_count;
  output [5:0]axis_wr_data_count;
  output [5:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire m_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[5] = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[5] = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[5] = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[5] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[5] = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[5] = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[5] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[5] = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[5] = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  axi_interconnect_0fifo_generator_v13_1_4_synth inst_fifo_gen
       (.DI({s_axi_awaddr,s_axi_awlen,s_axi_awsize,s_axi_awburst,s_axi_awlock,s_axi_awcache,s_axi_awprot,s_axi_awqos}),
        .I282({s_axi_wdata,s_axi_wstrb,s_axi_wlast}),
        .I286({m_axi_bid,m_axi_bresp}),
        .I293({m_axi_rid,m_axi_rdata,m_axi_rresp,m_axi_rlast}),
        .Q({m_axi_awaddr,m_axi_awlen,m_axi_awsize,m_axi_awburst,m_axi_awlock,m_axi_awcache,m_axi_awprot,m_axi_awqos}),
        .\S00_AXI_ARADDR[31] ({s_axi_araddr,s_axi_arlen,s_axi_arsize,s_axi_arburst,s_axi_arlock,s_axi_arcache,s_axi_arprot,s_axi_arqos}),
        .\S00_AXI_RDATA[31] ({s_axi_rdata,s_axi_rresp,s_axi_rlast}),
        .\gpr1.dout_i_reg[29] ({m_axi_wdata,m_axi_wstrb,m_axi_wlast}),
        .\gpr1.dout_i_reg[57] ({m_axi_araddr,m_axi_arlen,m_axi_arsize,m_axi_arburst,m_axi_arlock,m_axi_arcache,m_axi_arprot,m_axi_arqos}),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "4" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "18" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "66" *) (* C_DIN_WIDTH_RDCH = "39" *) 
(* C_DIN_WIDTH_WACH = "66" *) (* C_DIN_WIDTH_WDCH = "37" *) (* C_DIN_WIDTH_WRCH = "6" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "18" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "rtl" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "1" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) (* C_IMPLEMENTATION_TYPE_RACH = "12" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "12" *) (* C_IMPLEMENTATION_TYPE_WACH = "12" *) (* C_IMPLEMENTATION_TYPE_WDCH = "12" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "12" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "2" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1021" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "29" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "29" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "29" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "29" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "29" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "5" *) (* C_PROG_EMPTY_TYPE_RACH = "5" *) (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
(* C_PROG_EMPTY_TYPE_WACH = "5" *) (* C_PROG_EMPTY_TYPE_WDCH = "5" *) (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "31" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "5" *) (* C_PROG_FULL_TYPE_RACH = "5" *) (* C_PROG_FULL_TYPE_RDCH = "5" *) 
(* C_PROG_FULL_TYPE_WACH = "5" *) (* C_PROG_FULL_TYPE_WDCH = "5" *) (* C_PROG_FULL_TYPE_WRCH = "5" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "10" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_DEPTH_AXIS = "32" *) (* C_WR_DEPTH_RACH = "32" *) 
(* C_WR_DEPTH_RDCH = "32" *) (* C_WR_DEPTH_WACH = "32" *) (* C_WR_DEPTH_WDCH = "32" *) 
(* C_WR_DEPTH_WRCH = "32" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_PNTR_WIDTH_AXIS = "5" *) (* C_WR_PNTR_WIDTH_RACH = "5" *) (* C_WR_PNTR_WIDTH_RDCH = "5" *) 
(* C_WR_PNTR_WIDTH_WACH = "5" *) (* C_WR_PNTR_WIDTH_WDCH = "5" *) (* C_WR_PNTR_WIDTH_WRCH = "5" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module axi_interconnect_0fifo_generator_v13_1_4__parameterized0
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [17:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [17:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [3:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [3:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [4:0]axi_aw_prog_full_thresh;
  input [4:0]axi_aw_prog_empty_thresh;
  output [5:0]axi_aw_data_count;
  output [5:0]axi_aw_wr_data_count;
  output [5:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [4:0]axi_w_prog_full_thresh;
  input [4:0]axi_w_prog_empty_thresh;
  output [5:0]axi_w_data_count;
  output [5:0]axi_w_wr_data_count;
  output [5:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [4:0]axi_b_prog_full_thresh;
  input [4:0]axi_b_prog_empty_thresh;
  output [5:0]axi_b_data_count;
  output [5:0]axi_b_wr_data_count;
  output [5:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [4:0]axi_ar_prog_full_thresh;
  input [4:0]axi_ar_prog_empty_thresh;
  output [5:0]axi_ar_data_count;
  output [5:0]axi_ar_wr_data_count;
  output [5:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [4:0]axi_r_prog_full_thresh;
  input [4:0]axi_r_prog_empty_thresh;
  output [5:0]axi_r_data_count;
  output [5:0]axi_r_wr_data_count;
  output [5:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [4:0]axis_prog_full_thresh;
  input [4:0]axis_prog_empty_thresh;
  output [5:0]axis_data_count;
  output [5:0]axis_wr_data_count;
  output [5:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire m_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [3:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [3:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire [3:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [3:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]\^s_axi_bid ;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]\^s_axi_rid ;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[5] = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[5] = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[5] = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[5] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[5] = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[5] = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[5] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[5] = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[5] = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \^s_axi_bid [0];
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \^s_axi_rid [0];
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  axi_interconnect_0fifo_generator_v13_1_4_synth__parameterized0 inst_fifo_gen
       (.DI({s_axi_awaddr,s_axi_awlen,s_axi_awsize,s_axi_awburst,s_axi_awlock,s_axi_awcache,s_axi_awprot,s_axi_awqos}),
        .I298({s_axi_wdata,s_axi_wstrb,s_axi_wlast}),
        .I302({m_axi_bid,m_axi_bresp}),
        .I309({m_axi_rid,m_axi_rdata,m_axi_rresp,m_axi_rlast}),
        .\M00_AXI_ARID[3] ({m_axi_arid,m_axi_araddr,m_axi_arlen,m_axi_arsize,m_axi_arburst,m_axi_arlock,m_axi_arcache,m_axi_arprot,m_axi_arqos}),
        .\M00_AXI_WDATA[31] ({m_axi_wdata,m_axi_wstrb,m_axi_wlast}),
        .Q({m_axi_awid,m_axi_awaddr,m_axi_awlen,m_axi_awsize,m_axi_awburst,m_axi_awlock,m_axi_awcache,m_axi_awprot,m_axi_awqos}),
        .\goreg_dm.dout_i_reg[61] ({s_axi_araddr,s_axi_arlen,s_axi_arsize,s_axi_arburst,s_axi_arlock,s_axi_arcache,s_axi_arprot,s_axi_arqos}),
        .\gpr1.dout_i_reg[1] ({\^s_axi_bid ,s_axi_bresp}),
        .\gpr1.dout_i_reg[29] ({\^s_axi_rid ,s_axi_rdata,s_axi_rresp,s_axi_rlast}),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module axi_interconnect_0fifo_generator_v13_1_4_synth
   (Q,
    \gpr1.dout_i_reg[29] ,
    s_axi_bresp,
    \gpr1.dout_i_reg[57] ,
    \S00_AXI_RDATA[31] ,
    m_axi_rready,
    m_axi_arvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_awvalid,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_awready,
    m_aclk,
    s_aclk,
    DI,
    I282,
    I286,
    \S00_AXI_ARADDR[31] ,
    I293,
    m_axi_awready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_arready,
    m_axi_rvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_rready,
    s_aresetn);
  output [56:0]Q;
  output [36:0]\gpr1.dout_i_reg[29] ;
  output [1:0]s_axi_bresp;
  output [56:0]\gpr1.dout_i_reg[57] ;
  output [34:0]\S00_AXI_RDATA[31] ;
  output m_axi_rready;
  output m_axi_arvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output m_axi_awvalid;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_bvalid;
  output s_axi_awready;
  input m_aclk;
  input s_aclk;
  input [56:0]DI;
  input [36:0]I282;
  input [2:0]I286;
  input [56:0]\S00_AXI_ARADDR[31] ;
  input [35:0]I293;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_bvalid;
  input m_axi_arready;
  input m_axi_rvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_aresetn;

  wire [56:0]DI;
  wire [36:0]I282;
  wire [2:0]I286;
  wire [35:0]I293;
  wire [56:0]Q;
  wire [56:0]\S00_AXI_ARADDR[31] ;
  wire [34:0]\S00_AXI_RDATA[31] ;
  wire [36:0]\gpr1.dout_i_reg[29] ;
  wire [56:0]\gpr1.dout_i_reg[57] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;

  axi_interconnect_0fifo_generator_top \gaxi_full_lite.gread_ch.grach2.axi_rach 
       (.\S00_AXI_ARADDR[31] (\S00_AXI_ARADDR[31] ),
        .\gpr1.dout_i_reg[57] (\gpr1.dout_i_reg[57] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0fifo_generator_top__parameterized2 \gaxi_full_lite.gread_ch.grdch2.axi_rdch 
       (.I293(I293),
        .\S00_AXI_RDATA[31] (\S00_AXI_RDATA[31] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0fifo_generator_top_0 \gaxi_full_lite.gwrite_ch.gwach2.axi_wach 
       (.DI(DI),
        .Q(Q),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0fifo_generator_top__parameterized0 \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch 
       (.I282(I282),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0fifo_generator_top__parameterized1 \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch 
       (.I286(I286),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module axi_interconnect_0fifo_generator_v13_1_4_synth__parameterized0
   (Q,
    \M00_AXI_WDATA[31] ,
    \gpr1.dout_i_reg[1] ,
    \M00_AXI_ARID[3] ,
    \gpr1.dout_i_reg[29] ,
    m_axi_rready,
    m_axi_arvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_awvalid,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_awready,
    m_aclk,
    s_aclk,
    DI,
    I298,
    I302,
    \goreg_dm.dout_i_reg[61] ,
    I309,
    m_axi_awready,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_arready,
    m_axi_rvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_rready,
    s_aresetn);
  output [60:0]Q;
  output [36:0]\M00_AXI_WDATA[31] ;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [60:0]\M00_AXI_ARID[3] ;
  output [35:0]\gpr1.dout_i_reg[29] ;
  output m_axi_rready;
  output m_axi_arvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output m_axi_awvalid;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_bvalid;
  output s_axi_awready;
  input m_aclk;
  input s_aclk;
  input [56:0]DI;
  input [36:0]I298;
  input [5:0]I302;
  input [56:0]\goreg_dm.dout_i_reg[61] ;
  input [38:0]I309;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_bvalid;
  input m_axi_arready;
  input m_axi_rvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_aresetn;

  wire [56:0]DI;
  wire [36:0]I298;
  wire [5:0]I302;
  wire [38:0]I309;
  wire [60:0]\M00_AXI_ARID[3] ;
  wire [36:0]\M00_AXI_WDATA[31] ;
  wire [60:0]Q;
  wire [56:0]\goreg_dm.dout_i_reg[61] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [35:0]\gpr1.dout_i_reg[29] ;
  wire inverted_reset;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;

  axi_interconnect_0fifo_generator_top__parameterized3 \gaxi_full_lite.gread_ch.grach2.axi_rach 
       (.\M00_AXI_ARID[3] (\M00_AXI_ARID[3] ),
        .\goreg_dm.dout_i_reg[61] (\goreg_dm.dout_i_reg[61] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0fifo_generator_top__parameterized5 \gaxi_full_lite.gread_ch.grdch2.axi_rdch 
       (.I309(I309),
        .\gpr1.dout_i_reg[29] (\gpr1.dout_i_reg[29] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0fifo_generator_top__parameterized3_98 \gaxi_full_lite.gwrite_ch.gwach2.axi_wach 
       (.DI(DI),
        .Q(Q),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0fifo_generator_top__parameterized0_99 \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch 
       (.I298(I298),
        .\M00_AXI_WDATA[31] (\M00_AXI_WDATA[31] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0fifo_generator_top__parameterized4 \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch 
       (.I302(I302),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .inverted_reset(inverted_reset),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory
   (Q,
    E,
    m_aclk,
    s_aclk,
    ram_full_i_reg,
    DI,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [56:0]Q;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [56:0]DI;
  wire [0:0]E;
  wire [56:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_41 ;
  wire \gdm.dm_gen.dm_n_42 ;
  wire \gdm.dm_gen.dm_n_43 ;
  wire \gdm.dm_gen.dm_n_44 ;
  wire \gdm.dm_gen.dm_n_45 ;
  wire \gdm.dm_gen.dm_n_46 ;
  wire \gdm.dm_gen.dm_n_47 ;
  wire \gdm.dm_gen.dm_n_48 ;
  wire \gdm.dm_gen.dm_n_49 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_50 ;
  wire \gdm.dm_gen.dm_n_51 ;
  wire \gdm.dm_gen.dm_n_52 ;
  wire \gdm.dm_gen.dm_n_53 ;
  wire \gdm.dm_gen.dm_n_54 ;
  wire \gdm.dm_gen.dm_n_55 ;
  wire \gdm.dm_gen.dm_n_56 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;

  axi_interconnect_0dmem \gdm.dm_gen.dm 
       (.DI(DI),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 ,\gdm.dm_gen.dm_n_41 ,\gdm.dm_gen.dm_n_42 ,\gdm.dm_gen.dm_n_43 ,\gdm.dm_gen.dm_n_44 ,\gdm.dm_gen.dm_n_45 ,\gdm.dm_gen.dm_n_46 ,\gdm.dm_gen.dm_n_47 ,\gdm.dm_gen.dm_n_48 ,\gdm.dm_gen.dm_n_49 ,\gdm.dm_gen.dm_n_50 ,\gdm.dm_gen.dm_n_51 ,\gdm.dm_gen.dm_n_52 ,\gdm.dm_gen.dm_n_53 ,\gdm.dm_gen.dm_n_54 ,\gdm.dm_gen.dm_n_55 ,\gdm.dm_gen.dm_n_56 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_51 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_50 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_49 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_48 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_47 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_46 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_45 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_44 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_43 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_42 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_41 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_56 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_55 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_54 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_53 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_52 ),
        .Q(Q[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory_78
   (\gpr1.dout_i_reg[57] ,
    E,
    m_aclk,
    s_aclk,
    ram_full_i_reg,
    \S00_AXI_ARADDR[31] ,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [56:0]\gpr1.dout_i_reg[57] ;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]\S00_AXI_ARADDR[31] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [56:0]\S00_AXI_ARADDR[31] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_41 ;
  wire \gdm.dm_gen.dm_n_42 ;
  wire \gdm.dm_gen.dm_n_43 ;
  wire \gdm.dm_gen.dm_n_44 ;
  wire \gdm.dm_gen.dm_n_45 ;
  wire \gdm.dm_gen.dm_n_46 ;
  wire \gdm.dm_gen.dm_n_47 ;
  wire \gdm.dm_gen.dm_n_48 ;
  wire \gdm.dm_gen.dm_n_49 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_50 ;
  wire \gdm.dm_gen.dm_n_51 ;
  wire \gdm.dm_gen.dm_n_52 ;
  wire \gdm.dm_gen.dm_n_53 ;
  wire \gdm.dm_gen.dm_n_54 ;
  wire \gdm.dm_gen.dm_n_55 ;
  wire \gdm.dm_gen.dm_n_56 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [56:0]\gpr1.dout_i_reg[57] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;

  axi_interconnect_0dmem_86 \gdm.dm_gen.dm 
       (.\S00_AXI_ARADDR[31] (\S00_AXI_ARADDR[31] ),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 ,\gdm.dm_gen.dm_n_41 ,\gdm.dm_gen.dm_n_42 ,\gdm.dm_gen.dm_n_43 ,\gdm.dm_gen.dm_n_44 ,\gdm.dm_gen.dm_n_45 ,\gdm.dm_gen.dm_n_46 ,\gdm.dm_gen.dm_n_47 ,\gdm.dm_gen.dm_n_48 ,\gdm.dm_gen.dm_n_49 ,\gdm.dm_gen.dm_n_50 ,\gdm.dm_gen.dm_n_51 ,\gdm.dm_gen.dm_n_52 ,\gdm.dm_gen.dm_n_53 ,\gdm.dm_gen.dm_n_54 ,\gdm.dm_gen.dm_n_55 ,\gdm.dm_gen.dm_n_56 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_51 ),
        .Q(\gpr1.dout_i_reg[57] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_50 ),
        .Q(\gpr1.dout_i_reg[57] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_49 ),
        .Q(\gpr1.dout_i_reg[57] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_48 ),
        .Q(\gpr1.dout_i_reg[57] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_47 ),
        .Q(\gpr1.dout_i_reg[57] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_46 ),
        .Q(\gpr1.dout_i_reg[57] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_45 ),
        .Q(\gpr1.dout_i_reg[57] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_44 ),
        .Q(\gpr1.dout_i_reg[57] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_43 ),
        .Q(\gpr1.dout_i_reg[57] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_42 ),
        .Q(\gpr1.dout_i_reg[57] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_41 ),
        .Q(\gpr1.dout_i_reg[57] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\gpr1.dout_i_reg[57] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\gpr1.dout_i_reg[57] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\gpr1.dout_i_reg[57] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\gpr1.dout_i_reg[57] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\gpr1.dout_i_reg[57] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\gpr1.dout_i_reg[57] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\gpr1.dout_i_reg[57] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\gpr1.dout_i_reg[57] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\gpr1.dout_i_reg[57] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\gpr1.dout_i_reg[57] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\gpr1.dout_i_reg[57] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\gpr1.dout_i_reg[57] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\gpr1.dout_i_reg[57] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\gpr1.dout_i_reg[57] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\gpr1.dout_i_reg[57] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\gpr1.dout_i_reg[57] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\gpr1.dout_i_reg[57] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\gpr1.dout_i_reg[57] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\gpr1.dout_i_reg[57] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\gpr1.dout_i_reg[57] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\gpr1.dout_i_reg[57] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\gpr1.dout_i_reg[57] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\gpr1.dout_i_reg[57] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\gpr1.dout_i_reg[57] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\gpr1.dout_i_reg[57] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\gpr1.dout_i_reg[57] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\gpr1.dout_i_reg[57] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\gpr1.dout_i_reg[57] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\gpr1.dout_i_reg[57] [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\gpr1.dout_i_reg[57] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\gpr1.dout_i_reg[57] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\gpr1.dout_i_reg[57] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\gpr1.dout_i_reg[57] [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\gpr1.dout_i_reg[57] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\gpr1.dout_i_reg[57] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\gpr1.dout_i_reg[57] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\gpr1.dout_i_reg[57] [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\gpr1.dout_i_reg[57] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\gpr1.dout_i_reg[57] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_56 ),
        .Q(\gpr1.dout_i_reg[57] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\gpr1.dout_i_reg[57] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\gpr1.dout_i_reg[57] [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_55 ),
        .Q(\gpr1.dout_i_reg[57] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_54 ),
        .Q(\gpr1.dout_i_reg[57] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_53 ),
        .Q(\gpr1.dout_i_reg[57] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_52 ),
        .Q(\gpr1.dout_i_reg[57] [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized0
   (\gpr1.dout_i_reg[29] ,
    E,
    m_aclk,
    s_aclk,
    I114,
    I282,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [36:0]\gpr1.dout_i_reg[29] ;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input I114;
  input [36:0]I282;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire I114;
  wire [36:0]I282;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [36:0]\gpr1.dout_i_reg[29] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized0 \gdm.dm_gen.dm 
       (.I114(I114),
        .I282(I282),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\gpr1.dout_i_reg[29] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\gpr1.dout_i_reg[29] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\gpr1.dout_i_reg[29] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\gpr1.dout_i_reg[29] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\gpr1.dout_i_reg[29] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\gpr1.dout_i_reg[29] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\gpr1.dout_i_reg[29] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\gpr1.dout_i_reg[29] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\gpr1.dout_i_reg[29] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\gpr1.dout_i_reg[29] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\gpr1.dout_i_reg[29] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\gpr1.dout_i_reg[29] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\gpr1.dout_i_reg[29] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\gpr1.dout_i_reg[29] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\gpr1.dout_i_reg[29] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\gpr1.dout_i_reg[29] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\gpr1.dout_i_reg[29] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\gpr1.dout_i_reg[29] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\gpr1.dout_i_reg[29] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\gpr1.dout_i_reg[29] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\gpr1.dout_i_reg[29] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\gpr1.dout_i_reg[29] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\gpr1.dout_i_reg[29] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\gpr1.dout_i_reg[29] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\gpr1.dout_i_reg[29] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\gpr1.dout_i_reg[29] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\gpr1.dout_i_reg[29] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\gpr1.dout_i_reg[29] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\gpr1.dout_i_reg[29] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\gpr1.dout_i_reg[29] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\gpr1.dout_i_reg[29] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\gpr1.dout_i_reg[29] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\gpr1.dout_i_reg[29] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\gpr1.dout_i_reg[29] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\gpr1.dout_i_reg[29] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\gpr1.dout_i_reg[29] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\gpr1.dout_i_reg[29] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized0_125
   (\M00_AXI_WDATA[31] ,
    E,
    m_aclk,
    s_aclk,
    I243,
    I298,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [36:0]\M00_AXI_WDATA[31] ;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input I243;
  input [36:0]I298;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire I243;
  wire [36:0]I298;
  wire [36:0]\M00_AXI_WDATA[31] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized0_133 \gdm.dm_gen.dm 
       (.I243(I243),
        .I298(I298),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\M00_AXI_WDATA[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\M00_AXI_WDATA[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\M00_AXI_WDATA[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\M00_AXI_WDATA[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\M00_AXI_WDATA[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\M00_AXI_WDATA[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\M00_AXI_WDATA[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\M00_AXI_WDATA[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\M00_AXI_WDATA[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\M00_AXI_WDATA[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\M00_AXI_WDATA[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\M00_AXI_WDATA[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\M00_AXI_WDATA[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\M00_AXI_WDATA[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\M00_AXI_WDATA[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\M00_AXI_WDATA[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\M00_AXI_WDATA[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\M00_AXI_WDATA[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\M00_AXI_WDATA[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\M00_AXI_WDATA[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\M00_AXI_WDATA[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\M00_AXI_WDATA[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\M00_AXI_WDATA[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\M00_AXI_WDATA[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\M00_AXI_WDATA[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\M00_AXI_WDATA[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\M00_AXI_WDATA[31] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\M00_AXI_WDATA[31] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\M00_AXI_WDATA[31] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\M00_AXI_WDATA[31] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\M00_AXI_WDATA[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\M00_AXI_WDATA[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\M00_AXI_WDATA[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\M00_AXI_WDATA[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\M00_AXI_WDATA[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\M00_AXI_WDATA[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\M00_AXI_WDATA[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized1
   (s_axi_bresp,
    E,
    s_aclk,
    m_aclk,
    p_18_out,
    I286,
    \gc0.count_d1_reg[4] ,
    I285,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [1:0]s_axi_bresp;
  input [0:0]E;
  input s_aclk;
  input m_aclk;
  input p_18_out;
  input [2:0]I286;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I285;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [4:0]I285;
  wire [2:0]I286;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire p_18_out;
  wire s_aclk;
  wire [1:0]s_axi_bresp;

  axi_interconnect_0dmem__parameterized1 \gdm.dm_gen.dm 
       (.I285(I285),
        .I286(I286),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(s_axi_bresp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(s_axi_bresp[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized2
   (\S00_AXI_RDATA[31] ,
    E,
    s_aclk,
    m_aclk,
    I126,
    I293,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [34:0]\S00_AXI_RDATA[31] ;
  input [0:0]E;
  input s_aclk;
  input m_aclk;
  input I126;
  input [35:0]I293;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire I126;
  wire [35:0]I293;
  wire [34:0]\S00_AXI_RDATA[31] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized2 \gdm.dm_gen.dm 
       (.I126(I126),
        .I293(I293),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\S00_AXI_RDATA[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\S00_AXI_RDATA[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\S00_AXI_RDATA[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\S00_AXI_RDATA[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\S00_AXI_RDATA[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\S00_AXI_RDATA[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\S00_AXI_RDATA[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\S00_AXI_RDATA[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\S00_AXI_RDATA[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\S00_AXI_RDATA[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\S00_AXI_RDATA[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\S00_AXI_RDATA[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\S00_AXI_RDATA[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\S00_AXI_RDATA[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\S00_AXI_RDATA[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\S00_AXI_RDATA[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\S00_AXI_RDATA[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\S00_AXI_RDATA[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\S00_AXI_RDATA[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\S00_AXI_RDATA[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\S00_AXI_RDATA[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\S00_AXI_RDATA[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\S00_AXI_RDATA[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\S00_AXI_RDATA[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\S00_AXI_RDATA[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\S00_AXI_RDATA[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\S00_AXI_RDATA[31] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\S00_AXI_RDATA[31] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\S00_AXI_RDATA[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\S00_AXI_RDATA[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\S00_AXI_RDATA[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\S00_AXI_RDATA[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\S00_AXI_RDATA[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\S00_AXI_RDATA[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\S00_AXI_RDATA[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized3
   (Q,
    E,
    m_aclk,
    s_aclk,
    ram_full_i_reg,
    DI,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [60:0]Q;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]DI;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [56:0]DI;
  wire [0:0]E;
  wire [60:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_41 ;
  wire \gdm.dm_gen.dm_n_42 ;
  wire \gdm.dm_gen.dm_n_43 ;
  wire \gdm.dm_gen.dm_n_44 ;
  wire \gdm.dm_gen.dm_n_45 ;
  wire \gdm.dm_gen.dm_n_46 ;
  wire \gdm.dm_gen.dm_n_47 ;
  wire \gdm.dm_gen.dm_n_48 ;
  wire \gdm.dm_gen.dm_n_49 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_50 ;
  wire \gdm.dm_gen.dm_n_51 ;
  wire \gdm.dm_gen.dm_n_52 ;
  wire \gdm.dm_gen.dm_n_53 ;
  wire \gdm.dm_gen.dm_n_54 ;
  wire \gdm.dm_gen.dm_n_55 ;
  wire \gdm.dm_gen.dm_n_56 ;
  wire \gdm.dm_gen.dm_n_57 ;
  wire \gdm.dm_gen.dm_n_58 ;
  wire \gdm.dm_gen.dm_n_59 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_60 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized3 \gdm.dm_gen.dm 
       (.DI(DI),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 ,\gdm.dm_gen.dm_n_41 ,\gdm.dm_gen.dm_n_42 ,\gdm.dm_gen.dm_n_43 ,\gdm.dm_gen.dm_n_44 ,\gdm.dm_gen.dm_n_45 ,\gdm.dm_gen.dm_n_46 ,\gdm.dm_gen.dm_n_47 ,\gdm.dm_gen.dm_n_48 ,\gdm.dm_gen.dm_n_49 ,\gdm.dm_gen.dm_n_50 ,\gdm.dm_gen.dm_n_51 ,\gdm.dm_gen.dm_n_52 ,\gdm.dm_gen.dm_n_53 ,\gdm.dm_gen.dm_n_54 ,\gdm.dm_gen.dm_n_55 ,\gdm.dm_gen.dm_n_56 ,\gdm.dm_gen.dm_n_57 ,\gdm.dm_gen.dm_n_58 ,\gdm.dm_gen.dm_n_59 ,\gdm.dm_gen.dm_n_60 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_55 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_54 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_53 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_52 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_51 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_50 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_49 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_48 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_47 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_46 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_45 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_44 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_43 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_42 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_41 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_60 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_59 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_58 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_57 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_56 ),
        .Q(Q[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized3_191
   (\M00_AXI_ARID[3] ,
    E,
    m_aclk,
    s_aclk,
    ram_full_i_reg,
    \goreg_dm.dout_i_reg[61]_0 ,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [60:0]\M00_AXI_ARID[3] ;
  input [0:0]E;
  input m_aclk;
  input s_aclk;
  input [0:0]ram_full_i_reg;
  input [56:0]\goreg_dm.dout_i_reg[61]_0 ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [60:0]\M00_AXI_ARID[3] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_41 ;
  wire \gdm.dm_gen.dm_n_42 ;
  wire \gdm.dm_gen.dm_n_43 ;
  wire \gdm.dm_gen.dm_n_44 ;
  wire \gdm.dm_gen.dm_n_45 ;
  wire \gdm.dm_gen.dm_n_46 ;
  wire \gdm.dm_gen.dm_n_47 ;
  wire \gdm.dm_gen.dm_n_48 ;
  wire \gdm.dm_gen.dm_n_49 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_50 ;
  wire \gdm.dm_gen.dm_n_51 ;
  wire \gdm.dm_gen.dm_n_52 ;
  wire \gdm.dm_gen.dm_n_53 ;
  wire \gdm.dm_gen.dm_n_54 ;
  wire \gdm.dm_gen.dm_n_55 ;
  wire \gdm.dm_gen.dm_n_56 ;
  wire \gdm.dm_gen.dm_n_57 ;
  wire \gdm.dm_gen.dm_n_58 ;
  wire \gdm.dm_gen.dm_n_59 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_60 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [56:0]\goreg_dm.dout_i_reg[61]_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire [0:0]ram_full_i_reg;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized3_199 \gdm.dm_gen.dm 
       (.dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 ,\gdm.dm_gen.dm_n_41 ,\gdm.dm_gen.dm_n_42 ,\gdm.dm_gen.dm_n_43 ,\gdm.dm_gen.dm_n_44 ,\gdm.dm_gen.dm_n_45 ,\gdm.dm_gen.dm_n_46 ,\gdm.dm_gen.dm_n_47 ,\gdm.dm_gen.dm_n_48 ,\gdm.dm_gen.dm_n_49 ,\gdm.dm_gen.dm_n_50 ,\gdm.dm_gen.dm_n_51 ,\gdm.dm_gen.dm_n_52 ,\gdm.dm_gen.dm_n_53 ,\gdm.dm_gen.dm_n_54 ,\gdm.dm_gen.dm_n_55 ,\gdm.dm_gen.dm_n_56 ,\gdm.dm_gen.dm_n_57 ,\gdm.dm_gen.dm_n_58 ,\gdm.dm_gen.dm_n_59 ,\gdm.dm_gen.dm_n_60 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\goreg_dm.dout_i_reg[61] (\goreg_dm.dout_i_reg[61]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_55 ),
        .Q(\M00_AXI_ARID[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_54 ),
        .Q(\M00_AXI_ARID[3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_53 ),
        .Q(\M00_AXI_ARID[3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_52 ),
        .Q(\M00_AXI_ARID[3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_51 ),
        .Q(\M00_AXI_ARID[3] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_50 ),
        .Q(\M00_AXI_ARID[3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_49 ),
        .Q(\M00_AXI_ARID[3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_48 ),
        .Q(\M00_AXI_ARID[3] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_47 ),
        .Q(\M00_AXI_ARID[3] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_46 ),
        .Q(\M00_AXI_ARID[3] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_45 ),
        .Q(\M00_AXI_ARID[3] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_44 ),
        .Q(\M00_AXI_ARID[3] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_43 ),
        .Q(\M00_AXI_ARID[3] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_42 ),
        .Q(\M00_AXI_ARID[3] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_41 ),
        .Q(\M00_AXI_ARID[3] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\M00_AXI_ARID[3] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\M00_AXI_ARID[3] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\M00_AXI_ARID[3] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\M00_AXI_ARID[3] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\M00_AXI_ARID[3] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\M00_AXI_ARID[3] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\M00_AXI_ARID[3] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\M00_AXI_ARID[3] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\M00_AXI_ARID[3] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\M00_AXI_ARID[3] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\M00_AXI_ARID[3] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\M00_AXI_ARID[3] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\M00_AXI_ARID[3] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\M00_AXI_ARID[3] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\M00_AXI_ARID[3] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\M00_AXI_ARID[3] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\M00_AXI_ARID[3] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\M00_AXI_ARID[3] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\M00_AXI_ARID[3] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\M00_AXI_ARID[3] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\M00_AXI_ARID[3] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\M00_AXI_ARID[3] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\M00_AXI_ARID[3] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\M00_AXI_ARID[3] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\M00_AXI_ARID[3] [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\M00_AXI_ARID[3] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\M00_AXI_ARID[3] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\M00_AXI_ARID[3] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\M00_AXI_ARID[3] [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\M00_AXI_ARID[3] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\M00_AXI_ARID[3] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\M00_AXI_ARID[3] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\M00_AXI_ARID[3] [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\M00_AXI_ARID[3] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\M00_AXI_ARID[3] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_60 ),
        .Q(\M00_AXI_ARID[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\M00_AXI_ARID[3] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\M00_AXI_ARID[3] [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\M00_AXI_ARID[3] [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\M00_AXI_ARID[3] [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\M00_AXI_ARID[3] [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\M00_AXI_ARID[3] [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_59 ),
        .Q(\M00_AXI_ARID[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_58 ),
        .Q(\M00_AXI_ARID[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_57 ),
        .Q(\M00_AXI_ARID[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_56 ),
        .Q(\M00_AXI_ARID[3] [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized4
   (\gpr1.dout_i_reg[1] ,
    E,
    s_aclk,
    m_aclk,
    p_18_out,
    I302,
    \gc0.count_d1_reg[4] ,
    I301,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [2:0]\gpr1.dout_i_reg[1] ;
  input [0:0]E;
  input s_aclk;
  input m_aclk;
  input p_18_out;
  input [5:0]I302;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I301;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [4:0]I301;
  wire [5:0]I302;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire p_18_out;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized4 \gdm.dm_gen.dm 
       (.I301(I301),
        .I302(I302),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_interconnect_0memory__parameterized5
   (\gpr1.dout_i_reg[29] ,
    E,
    s_aclk,
    m_aclk,
    I255,
    I309,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [35:0]\gpr1.dout_i_reg[29] ;
  input [0:0]E;
  input s_aclk;
  input m_aclk;
  input I255;
  input [38:0]I309;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire I255;
  wire [38:0]I309;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [35:0]\gpr1.dout_i_reg[29] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_aclk;
  wire s_aclk;

  axi_interconnect_0dmem__parameterized5 \gdm.dm_gen.dm 
       (.I255(I255),
        .I309(I309),
        .dout_i({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\gpr1.dout_i_reg[29] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\gpr1.dout_i_reg[29] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\gpr1.dout_i_reg[29] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\gpr1.dout_i_reg[29] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\gpr1.dout_i_reg[29] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\gpr1.dout_i_reg[29] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\gpr1.dout_i_reg[29] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\gpr1.dout_i_reg[29] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\gpr1.dout_i_reg[29] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\gpr1.dout_i_reg[29] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\gpr1.dout_i_reg[29] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\gpr1.dout_i_reg[29] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\gpr1.dout_i_reg[29] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\gpr1.dout_i_reg[29] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\gpr1.dout_i_reg[29] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\gpr1.dout_i_reg[29] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\gpr1.dout_i_reg[29] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\gpr1.dout_i_reg[29] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\gpr1.dout_i_reg[29] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\gpr1.dout_i_reg[29] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\gpr1.dout_i_reg[29] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\gpr1.dout_i_reg[29] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\gpr1.dout_i_reg[29] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\gpr1.dout_i_reg[29] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\gpr1.dout_i_reg[29] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\gpr1.dout_i_reg[29] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\gpr1.dout_i_reg[29] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\gpr1.dout_i_reg[29] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\gpr1.dout_i_reg[29] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\gpr1.dout_i_reg[29] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\gpr1.dout_i_reg[29] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\gpr1.dout_i_reg[29] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\gpr1.dout_i_reg[29] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\gpr1.dout_i_reg[29] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\gpr1.dout_i_reg[29] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\gpr1.dout_i_reg[29] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__6;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__2
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__2
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_114
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__6;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__6[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__6[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__2 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__2
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__2
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_138
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__0
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__0
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_159
   (Q,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_180
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__8;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__8[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__3
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__3
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_204
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__2;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__1
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__1
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_25
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__0
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__0
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_46
   (Q,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_67
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__8;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;
  wire s_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__8[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__8[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__8[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__3 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__3
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__3
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_interconnect_0rd_bin_cntr_91
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    out,
    E,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output [3:0]Q;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input out;
  input [0:0]E;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire [4:0]plusOp__2;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1),
        .O(plusOp__2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__2[4]),
        .Q(rd_pntr_plus1));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1__1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h09)) 
    ram_empty_i_i_3__1
       (.I0(rd_pntr_plus1),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I2(out),
        .O(ram_empty_fb_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_6__1
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft
   (s_axi_bvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[1] ,
    s_aclk,
    out,
    ram_empty_fb_i_reg_0,
    s_axi_bready);
  output s_axi_bvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[1] ;
  input s_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input s_axi_bready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[1] ;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_bready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__2
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_bready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_bready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(s_axi_bready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[1]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_bready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[1] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(empty_fwft_i),
        .I1(s_axi_bready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(s_axi_bready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__2
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_bvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_112
   (s_axi_bvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[2] ,
    s_aclk,
    out,
    ram_empty_fb_i_reg_0,
    s_axi_bready);
  output s_axi_bvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[2] ;
  input s_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input s_axi_bready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[2] ;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_bready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__2
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_bready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_bready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(s_axi_bready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[2]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_bready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[2] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(empty_fwft_i),
        .I1(s_axi_bready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(s_axi_bready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__2
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_bready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_bvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_136
   (m_axi_wvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[36] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_wready);
  output m_axi_wvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[36] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_wready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[36] ;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_wready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__0
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_wready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_wready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_wready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[36]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_wready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[36] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(empty_fwft_i),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(m_axi_wready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__0
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_157
   (m_axi_awvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[65] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_awready);
  output m_axi_awvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[65] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_awready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[65] ;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_awready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_awready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_awready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_awready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[65]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_awready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[65] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(empty_fwft_i),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_awready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_178
   (s_axi_rvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[35] ,
    s_aclk,
    out,
    ram_empty_fb_i_reg_0,
    s_axi_rready);
  output s_axi_rvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[35] ;
  input s_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input s_axi_rready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[35] ;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_rready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__3
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(s_axi_rready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[35]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_rready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[35] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(empty_fwft_i),
        .I1(s_axi_rready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(s_axi_rready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__3
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_rready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_rvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_202
   (m_axi_arvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[65] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_arready);
  output m_axi_arvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[65] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_arready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[65] ;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_arready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_arready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_arready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_arready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[65]_i_1__0 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_arready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[65] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(empty_fwft_i),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(m_axi_arready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__1
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_arready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_23
   (m_axi_wvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[36] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_wready);
  output m_axi_wvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[36] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_wready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[36] ;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_wready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__0
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_wready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_wready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_wready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[36]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_wready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[36] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(empty_fwft_i),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(m_axi_wready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__0
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_44
   (m_axi_awvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[61] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_awready);
  output m_axi_awvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[61] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_awready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[61] ;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_awready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_awready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_awready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_awready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[61]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_awready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[61] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(empty_fwft_i),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(m_axi_awready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_awready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_65
   (s_axi_rvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[34] ,
    s_aclk,
    out,
    ram_empty_fb_i_reg_0,
    s_axi_rready);
  output s_axi_rvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[34] ;
  input s_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input s_axi_rready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[34] ;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_rready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__3
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(s_axi_rready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(s_axi_rready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[34]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi_rready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[34] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(empty_fwft_i),
        .I1(s_axi_rready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(s_axi_rready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__3
       (.I0(curr_fwft_state[0]),
        .I1(s_axi_rready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_rvalid_INST_0
       (.I0(empty_fwft_i),
        .O(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_interconnect_0rd_fwft_89
   (m_axi_arvalid,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[61] ,
    m_aclk,
    out,
    ram_empty_fb_i_reg_0,
    m_axi_arready);
  output m_axi_arvalid;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[61] ;
  input m_aclk;
  input [1:0]out;
  input ram_empty_fb_i_reg_0;
  input m_axi_arready;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\goreg_dm.dout_i_reg[61] ;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire user_valid;

  LUT6 #(
    .INIT(64'hEBEBFBEB00008000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_arready),
        .I4(empty_fwft_i),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_i_i_1__1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_arready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT5 #(
    .INIT(32'hABAA2222)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(m_axi_arready),
        .I4(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT5 #(
    .INIT(32'h000075FF)) 
    \gc0.count_d1[4]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_i),
        .I2(m_axi_arready),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h04044404)) 
    \goreg_dm.dout_i[61]_i_1__0 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_arready),
        .I4(empty_fwft_i),
        .O(\goreg_dm.dout_i_reg[61] ));
  LUT4 #(
    .INIT(16'hFFB0)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(empty_fwft_i),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hD000FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(m_axi_arready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
  LUT4 #(
    .INIT(16'h5DFF)) 
    ram_empty_i_i_4__1
       (.I0(curr_fwft_state[0]),
        .I1(m_axi_arready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic
   (s_axi_bvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[1] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    out,
    s_axi_bready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output s_axi_bvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[1] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [1:0]out;
  input s_axi_bready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;

  axi_interconnect_0rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[1] (\goreg_dm.dout_i_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  axi_interconnect_0rd_status_flags_as \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .s_aclk(s_aclk));
  axi_interconnect_0rd_bin_cntr rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_101
   (s_axi_bvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[2] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    out,
    s_axi_bready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output s_axi_bvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[2] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [1:0]out;
  input s_axi_bready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[2] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire s_aclk;
  wire s_axi_bready;
  wire s_axi_bvalid;

  axi_interconnect_0rd_fwft_112 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[2] (\goreg_dm.dout_i_reg[2] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out),
        .s_aclk(s_aclk),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid));
  axi_interconnect_0rd_status_flags_as_113 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .s_aclk(s_aclk));
  axi_interconnect_0rd_bin_cntr_114 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_12
   (m_axi_wvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[36] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_wready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_wvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[36] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_wready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[36] ;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_23 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[36] (\goreg_dm.dout_i_reg[36] ),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_24 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_25 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_123
   (m_axi_wvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[36] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_wready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_wvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[36] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_wready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[36] ;
  wire m_aclk;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_136 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[36] (\goreg_dm.dout_i_reg[36] ),
        .m_aclk(m_aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_137 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_138 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_146
   (m_axi_awvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[65] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_awready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_awvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[65] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_awready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[65] ;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_157 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[65] (\goreg_dm.dout_i_reg[65] ),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_158 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_159 rpntr
       (.E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_167
   (s_axi_rvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[35] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    out,
    s_axi_rready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output s_axi_rvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[35] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [1:0]out;
  input s_axi_rready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[35] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;

  axi_interconnect_0rd_fwft_178 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0rd_status_flags_as_179 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .s_aclk(s_aclk));
  axi_interconnect_0rd_bin_cntr_180 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_189
   (m_axi_arvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[65] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_arready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_arvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[65] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_arready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[65] ;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_202 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[65] (\goreg_dm.dout_i_reg[65] ),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_203 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_204 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_33
   (m_axi_awvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[61] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_awready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_awvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[61] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_awready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[61] ;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_44 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[61] (\goreg_dm.dout_i_reg[61] ),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_45 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_46 rpntr
       (.E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_54
   (s_axi_rvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[34] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    out,
    s_axi_rready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output s_axi_rvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[34] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [1:0]out;
  input s_axi_rready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[34] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire s_aclk;
  wire s_axi_rready;
  wire s_axi_rvalid;

  axi_interconnect_0rd_fwft_65 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[34] (\goreg_dm.dout_i_reg[34] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out),
        .s_aclk(s_aclk),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  axi_interconnect_0rd_status_flags_as_66 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .s_aclk(s_aclk));
  axi_interconnect_0rd_bin_cntr_67 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_interconnect_0rd_logic_76
   (m_axi_arvalid,
    Q,
    E,
    ram_empty_fb_i_reg,
    \goreg_dm.dout_i_reg[61] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    out,
    m_axi_arready,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output m_axi_arvalid;
  output [3:0]Q;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [0:0]\goreg_dm.dout_i_reg[61] ;
  output [3:0]D;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  output ram_empty_fb_i_reg_0;
  output ram_empty_fb_i_reg_1;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [1:0]out;
  input m_axi_arready;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [0:0]\goreg_dm.dout_i_reg[61] ;
  wire m_aclk;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;

  axi_interconnect_0rd_fwft_89 \gr1.gr1_int.rfwft 
       (.E(E),
        .\goreg_dm.dout_i_reg[61] (\goreg_dm.dout_i_reg[61] ),
        .m_aclk(m_aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(p_2_out));
  axi_interconnect_0rd_status_flags_as_90 \gras.rsts 
       (.\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  axi_interconnect_0rd_bin_cntr_91 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .m_aclk(m_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_113
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_137
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_158
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_179
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_203
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_24
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_45
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_66
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s_aclk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_interconnect_0rd_status_flags_as_90
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    s_aclk,
    m_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input s_aclk;
  input m_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_1 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_2 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_3 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_4 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_5 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .m_aclk(m_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_103
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    s_aclk,
    m_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input s_aclk;
  input m_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_104 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_105 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_106 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_107 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_108 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_109 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .m_aclk(m_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_126
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_127 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_128 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_129 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_130 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_131 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_132 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_14
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_15 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_16 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_17 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_18 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_19 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_20 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_148
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_149 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_150 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_151 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_152 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_153 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_154 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_169
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ,
    s_aclk,
    m_aclk,
    s_aresetn);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  output \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ;
  input s_aclk;
  input m_aclk;
  input s_aresetn;

  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire s_aresetn;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_170 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_171 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_172 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_173 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_174 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_175 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .m_aclk(m_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_rd_reg2));
  LUT1 #(
    .INIT(2'h1)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1 
       (.I0(s_aresetn),
        .O(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_192
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_193 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_194 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_195 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_196 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_197 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_198 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_35
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_36 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_37 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_38 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_39 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_40 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_41 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_56
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ,
    s_aclk,
    m_aclk,
    s_aresetn);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  output \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ;
  input s_aclk;
  input m_aclk;
  input s_aresetn;

  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire s_aresetn;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_57 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_58 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_59 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .out(p_5_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_60 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_6_out));
  axi_interconnect_0synchronizer_ff_61 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_62 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .m_aclk(m_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_rd_reg2));
  LUT1 #(
    .INIT(2'h1)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1 
       (.I0(s_aresetn),
        .O(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0 ),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_interconnect_0reset_blk_ramfifo_79
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    m_aclk,
    s_aclk,
    inverted_reset);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input m_aclk;
  input s_aclk;
  input inverted_reset;

  wire inverted_reset;
  wire m_aclk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  axi_interconnect_0synchronizer_ff_80 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_81 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_82 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_7_out),
        .in0(rd_rst_asreg),
        .m_aclk(m_aclk),
        .out(p_5_out));
  axi_interconnect_0synchronizer_ff_83 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_8_out),
        .in0(wr_rst_asreg),
        .out(p_6_out),
        .s_aclk(s_aclk));
  axi_interconnect_0synchronizer_ff_84 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_7_out),
        .m_aclk(m_aclk));
  axi_interconnect_0synchronizer_ff_85 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_8_out),
        .s_aclk(s_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(inverted_reset),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(inverted_reset),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_1
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_104
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_105
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_106
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_107
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_108
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_109
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_127
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_128
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_129
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_130
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_131
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_132
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_149
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_15
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_150
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_151
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_152
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_153
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_154
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_16
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_17
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_170
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_171
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_172
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_173
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_174
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_175
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_18
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_19
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_193
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_194
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_195
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_196
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_197
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_198
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_2
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_20
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_3
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_36
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_37
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_38
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_39
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_4
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_40
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_41
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_5
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_57
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_58
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_59
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_60
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_61
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_62
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_80
   (out,
    in0,
    m_aclk);
  output out;
  input [0:0]in0;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_81
   (out,
    in0,
    s_aclk);
  output out;
  input [0:0]in0;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_82
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    m_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input m_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_83
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    s_aclk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_aclk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_84
   (\Q_reg_reg[0]_0 ,
    m_aclk);
  input \Q_reg_reg[0]_0 ;
  input m_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff_85
   (\Q_reg_reg[0]_0 ,
    s_aclk);
  input \Q_reg_reg[0]_0 ;
  input s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0
   (D,
    Q,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_10
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_115
   (D,
    Q,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_116
   (D,
    Q,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_117
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_118
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_119
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_120
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_139
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_140
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_141
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_142
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_143
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_144
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_160
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_161
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_162
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_163
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_164
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_165
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_181
   (D,
    Q,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_182
   (D,
    Q,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_183
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_184
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_185
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_186
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_205
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_206
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_207
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_208
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_209
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_210
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_26
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_27
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_28
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_29
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_30
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_31
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_47
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_48
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_49
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_50
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_51
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_52
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_6
   (D,
    Q,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_68
   (D,
    Q,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_69
   (D,
    Q,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_7
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_70
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_71
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_72
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_73
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__3 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_8
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_9
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_92
   (D,
    Q,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_93
   (D,
    Q,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_94
   (D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_95
   (D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_96
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    m_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input m_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire m_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_interconnect_0synchronizer_ff__parameterized0_97
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_aclk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__2 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__1;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4_n_0),
        .I4(ram_full_i_i_5_n_0),
        .I5(ram_full_i_i_6_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_111
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__1;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4_n_0),
        .I4(ram_full_i_i_5_n_0),
        .I5(ram_full_i_i_6_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_135
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__5;
  wire ram_full_i_i_4__2_n_0;
  wire ram_full_i_i_5__2_n_0;
  wire ram_full_i_i_6__2_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__5[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__2_n_0),
        .I4(ram_full_i_i_5__2_n_0),
        .I5(ram_full_i_i_6__2_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__2
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__2
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__2
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_156
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__4;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_i_5__1_n_0;
  wire ram_full_i_i_6__1_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__4[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__1_n_0),
        .I4(ram_full_i_i_5__1_n_0),
        .I5(ram_full_i_i_6__1_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__1
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__1
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__1
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_177
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__3;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire ram_full_i_i_6__0_n_0;
  wire ram_full_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__0_n_0),
        .I4(ram_full_i_i_5__0_n_0),
        .I5(ram_full_i_i_6__0_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__0
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__0
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__0
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_201
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__7;
  wire ram_full_i_i_4__3_n_0;
  wire ram_full_i_i_5__3_n_0;
  wire ram_full_i_i_6__3_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__7[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__7[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__7[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__3_n_0),
        .I4(ram_full_i_i_5__3_n_0),
        .I5(ram_full_i_i_6__3_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__3
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__3
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__3
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_22
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__5;
  wire ram_full_i_i_4__2_n_0;
  wire ram_full_i_i_5__2_n_0;
  wire ram_full_i_i_6__2_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__5[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__2_n_0),
        .I4(ram_full_i_i_5__2_n_0),
        .I5(ram_full_i_i_6__2_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__2
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__2
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__2
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_43
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__4;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_i_5__1_n_0;
  wire ram_full_i_i_6__1_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__4[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__1_n_0),
        .I4(ram_full_i_i_5__1_n_0),
        .I5(ram_full_i_i_6__1_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__1
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__1
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__1
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_64
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__3;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_i_5__0_n_0;
  wire ram_full_i_i_6__0_n_0;
  wire ram_full_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__3[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__0_n_0),
        .I4(ram_full_i_i_5__0_n_0),
        .I5(ram_full_i_i_6__0_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__0
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__0
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__0
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_interconnect_0wr_bin_cntr_88
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_aclk,
    AR);
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__7;
  wire ram_full_i_i_4__3_n_0;
  wire ram_full_i_i_5__3_n_0;
  wire ram_full_i_i_6__3_n_0;
  wire ram_full_i_reg;
  wire s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__7[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__7[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__7[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__7[4]),
        .Q(Q[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1__3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .I1(E),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_i_4__3_n_0),
        .I4(ram_full_i_i_5__3_n_0),
        .I5(ram_full_i_i_6__3_n_0),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4__3
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .O(ram_full_i_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_5__3
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]),
        .O(ram_full_i_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6__3
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]),
        .O(ram_full_i_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic
   (m_axi_bready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    m_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_bvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    AR);
  output m_axi_bready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input m_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_bvalid;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire out;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out));
  axi_interconnect_0wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(wpntr_n_5));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_102
   (m_axi_bready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    m_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_axi_bvalid,
    AR);
  output m_axi_bready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input m_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_axi_bvalid;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire out;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_110 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out));
  axi_interconnect_0wr_bin_cntr_111 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(wpntr_n_5));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_124
   (s_axi_wready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_wvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    AR);
  output s_axi_wready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_wvalid;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_134 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0wr_bin_cntr_135 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_13
   (s_axi_wready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_axi_wvalid,
    AR);
  output s_axi_wready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_axi_wvalid;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_21 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  axi_interconnect_0wr_bin_cntr_22 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_147
   (s_axi_awready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_awvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    AR);
  output s_axi_awready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_awvalid;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_155 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0wr_bin_cntr_156 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_168
   (m_axi_rready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    m_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    m_axi_rvalid,
    AR);
  output m_axi_rready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input m_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input m_axi_rvalid;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire out;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_176 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out));
  axi_interconnect_0wr_bin_cntr_177 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(wpntr_n_5));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_190
   (s_axi_arready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_arvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    AR);
  output s_axi_arready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_arvalid;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_200 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0wr_bin_cntr_201 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_34
   (s_axi_awready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_axi_awvalid,
    AR);
  output s_axi_awready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_axi_awvalid;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_42 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid));
  axi_interconnect_0wr_bin_cntr_43 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_55
   (m_axi_rready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    m_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_rvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    AR);
  output m_axi_rready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input m_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_rvalid;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire out;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_63 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out));
  axi_interconnect_0wr_bin_cntr_64 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .m_aclk(m_aclk),
        .ram_full_i_reg(wpntr_n_5));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_interconnect_0wr_logic_77
   (s_axi_arready,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    s_aclk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    s_axi_arvalid,
    AR);
  output s_axi_arready;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input s_aclk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input s_axi_arvalid;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire out;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire wpntr_n_5;

  axi_interconnect_0wr_status_flags_as_87 \gwas.wsts 
       (.E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (wpntr_n_5),
        .out(out),
        .s_aclk(s_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid));
  axi_interconnect_0wr_bin_cntr_88 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .ram_full_i_reg(wpntr_n_5),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as
   (m_axi_bready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    m_aclk,
    out,
    m_axi_bvalid);
  output m_axi_bready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input m_aclk;
  input out;
  input m_axi_bvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1 
       (.I0(ram_full_i),
        .I1(m_axi_bvalid),
        .I2(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(ram_full_i),
        .O(m_axi_bready));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_110
   (m_axi_bready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    m_aclk,
    out,
    m_axi_bvalid);
  output m_axi_bready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input m_aclk;
  input out;
  input m_axi_bvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire m_aclk;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1 
       (.I0(ram_full_i),
        .I1(m_axi_bvalid),
        .I2(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(ram_full_i),
        .O(m_axi_bready));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_134
   (s_axi_wready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_wvalid);
  output s_axi_wready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_wvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__2 
       (.I0(ram_full_i),
        .I1(s_axi_wvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_wready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_wready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_155
   (s_axi_awready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_awvalid);
  output s_axi_awready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_awvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__1 
       (.I0(ram_full_i),
        .I1(s_axi_awvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_awready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_176
   (m_axi_rready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    m_aclk,
    out,
    m_axi_rvalid);
  output m_axi_rready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input m_aclk;
  input out;
  input m_axi_rvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__0 
       (.I0(ram_full_i),
        .I1(m_axi_rvalid),
        .I2(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_rready_INST_0
       (.I0(ram_full_i),
        .O(m_axi_rready));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_200
   (s_axi_arready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_arvalid);
  output s_axi_arready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_arvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__3 
       (.I0(ram_full_i),
        .I1(s_axi_arvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_arready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_arready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_21
   (s_axi_wready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_wvalid);
  output s_axi_wready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_wvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_wready;
  wire s_axi_wvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__2 
       (.I0(ram_full_i),
        .I1(s_axi_wvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_wready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_wready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_42
   (s_axi_awready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_awvalid);
  output s_axi_awready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_awvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_awready;
  wire s_axi_awvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__1 
       (.I0(ram_full_i),
        .I1(s_axi_awvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_awready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_63
   (m_axi_rready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    m_aclk,
    out,
    m_axi_rvalid);
  output m_axi_rready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input m_aclk;
  input out;
  input m_axi_rvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__0 
       (.I0(ram_full_i),
        .I1(m_axi_rvalid),
        .I2(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_rready_INST_0
       (.I0(ram_full_i),
        .O(m_axi_rready));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_interconnect_0wr_status_flags_as_87
   (s_axi_arready,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    s_aclk,
    out,
    s_axi_arvalid);
  output s_axi_arready;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input s_aclk;
  input out;
  input s_axi_arvalid;

  wire [0:0]E;
  wire \gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_aclk;
  wire s_axi_arready;
  wire s_axi_arvalid;

  LUT3 #(
    .INIT(8'h04)) 
    \gic0.gc0.count_d1[4]_i_1__3 
       (.I0(ram_full_i),
        .I1(s_axi_arvalid),
        .I2(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .PRE(out),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_arready_INST_0
       (.I0(ram_full_i),
        .O(s_axi_arready));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
