Release 6.2.03i - xst G.31a
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.71 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.71 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: tri_level_sync_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_sync_generator.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_sync_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter3.vhd in Library work.
Entity <da_converter3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter2.vhd in Library work.
Entity <da_converter2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter1.vhd in Library work.
Entity <da_converter1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine3.vhd in Library work.
Entity <sync_statemachine3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count3.vhd in Library work.
Entity <phasedelay_count3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine2.vhd in Library work.
Entity <sync_statemachine2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count2.vhd in Library work.
Entity <phasedelay_count2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine1.vhd in Library work.
Entity <sync_statemachine1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count1.vhd in Library work.
Entity <phasedelay_count1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing3.vhd in Library work.
Entity <genlock_timing3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface3.vhd in Library work.
Entity <serial_interface3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer3.vhd in Library work.
Entity <Tri_level_timer3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing2.vhd in Library work.
Entity <genlock_timing2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface2.vhd in Library work.
Entity <serial_interface2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer2.vhd in Library work.
Entity <Tri_level_timer2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing1.vhd in Library work.
Entity <genlock_timing1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface1.vhd in Library work.
Entity <serial_interface1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer1.vhd in Library work.
Entity <Tri_level_timer1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd in Library work.
Entity <syncgenerator1> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd in Library work.
Entity <syncgenerator2> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd in Library work.
Entity <syncgenerator3> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Entity <Tri_Level_Sync_Generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <Behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator1> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd line 264: Generating a Black Box for component <bufgmux>.
Entity <syncgenerator1> analyzed. Unit <syncgenerator1> generated.

Analyzing Entity <genlock_timing1> (Architecture <behavioral>).
Entity <genlock_timing1> analyzed. Unit <genlock_timing1> generated.

Analyzing Entity <phasedelay_count1> (Architecture <behavioral>).
Entity <phasedelay_count1> analyzed. Unit <phasedelay_count1> generated.

Analyzing Entity <serial_interface1> (Architecture <behavioral>).
Entity <serial_interface1> analyzed. Unit <serial_interface1> generated.

Analyzing Entity <Tri_level_timer1> (Architecture <behavioral>).
Entity <Tri_level_timer1> analyzed. Unit <Tri_level_timer1> generated.

Analyzing Entity <sync_statemachine1> (Architecture <behavioral>).
Entity <sync_statemachine1> analyzed. Unit <sync_statemachine1> generated.

Analyzing Entity <da_converter1> (Architecture <behavioral>).
Entity <da_converter1> analyzed. Unit <da_converter1> generated.

Analyzing Entity <syncgenerator2> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g2>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd line 261: Generating a Black Box for component <bufgmux>.
Entity <syncgenerator2> analyzed. Unit <syncgenerator2> generated.

Analyzing Entity <genlock_timing2> (Architecture <behavioral>).
Entity <genlock_timing2> analyzed. Unit <genlock_timing2> generated.

Analyzing Entity <phasedelay_count2> (Architecture <behavioral>).
Entity <phasedelay_count2> analyzed. Unit <phasedelay_count2> generated.

Analyzing Entity <serial_interface2> (Architecture <behavioral>).
Entity <serial_interface2> analyzed. Unit <serial_interface2> generated.

Analyzing Entity <Tri_level_timer2> (Architecture <behavioral>).
Entity <Tri_level_timer2> analyzed. Unit <Tri_level_timer2> generated.

Analyzing Entity <sync_statemachine2> (Architecture <behavioral>).
Entity <sync_statemachine2> analyzed. Unit <sync_statemachine2> generated.

Analyzing Entity <da_converter2> (Architecture <behavioral>).
Entity <da_converter2> analyzed. Unit <da_converter2> generated.

Analyzing Entity <syncgenerator3> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g3>.
WARNING:Xst:766 - F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd line 261: Generating a Black Box for component <bufgmux>.
Entity <syncgenerator3> analyzed. Unit <syncgenerator3> generated.

Analyzing Entity <genlock_timing3> (Architecture <behavioral>).
Entity <genlock_timing3> analyzed. Unit <genlock_timing3> generated.

Analyzing Entity <phasedelay_count3> (Architecture <behavioral>).
Entity <phasedelay_count3> analyzed. Unit <phasedelay_count3> generated.

Analyzing Entity <serial_interface3> (Architecture <behavioral>).
Entity <serial_interface3> analyzed. Unit <serial_interface3> generated.

Analyzing Entity <Tri_level_timer3> (Architecture <behavioral>).
Entity <Tri_level_timer3> analyzed. Unit <Tri_level_timer3> generated.

Analyzing Entity <sync_statemachine3> (Architecture <behavioral>).
Entity <sync_statemachine3> analyzed. Unit <sync_statemachine3> generated.

Analyzing Entity <da_converter3> (Architecture <behavioral>).
Entity <da_converter3> analyzed. Unit <da_converter3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <da_converter3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter3.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg3_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <da_converter3> synthesized.


Synthesizing Unit <sync_statemachine3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine3.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positivestate                                  |
    | Power Up State     | videostate                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg3_ok>.
    Found 2-bit adder for signal <$n0018> created at line 85.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine3> synthesized.


Synthesizing Unit <phasedelay_count3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count3.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count3> synthesized.


Synthesizing Unit <Tri_level_timer3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer3.vhd.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <field_frame>.
    Found 11-bit comparator not equal for signal <$n0034> created at line 217.
    Found 11-bit comparator equal for signal <$n0043> created at line 384.
    Found 11-bit adder for signal <$n0050> created at line 219.
    Found 2-bit adder for signal <$n0053> created at line 258.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <Tri_level_timer3> synthesized.


Synthesizing Unit <serial_interface3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface3.vhd.
WARNING:Xst:1778 - Inout <sysclk_sel> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface3> synthesized.


Synthesizing Unit <genlock_timing3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing3.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0015> created at line 181.
    Found 24-bit comparator equal for signal <$n0016> created at line 181.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <genlock_timing3> synthesized.


Synthesizing Unit <da_converter2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter2.vhd.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg2_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <da_converter2> synthesized.


Synthesizing Unit <sync_statemachine2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine2.vhd.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positivestate                                  |
    | Power Up State     | videostate                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg2_ok>.
    Found 2-bit adder for signal <$n0018> created at line 85.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine2> synthesized.


Synthesizing Unit <phasedelay_count2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count2.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count2> synthesized.


Synthesizing Unit <Tri_level_timer2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer2.vhd.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <field_frame>.
    Found 11-bit comparator not equal for signal <$n0034> created at line 217.
    Found 11-bit comparator equal for signal <$n0043> created at line 384.
    Found 11-bit adder for signal <$n0050> created at line 219.
    Found 2-bit adder for signal <$n0053> created at line 258.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <Tri_level_timer2> synthesized.


Synthesizing Unit <serial_interface2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface2.vhd.
WARNING:Xst:1778 - Inout <sysclk_sel> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface2> synthesized.


Synthesizing Unit <genlock_timing2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing2.vhd.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0015> created at line 181.
    Found 24-bit comparator equal for signal <$n0016> created at line 181.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <genlock_timing2> synthesized.


Synthesizing Unit <da_converter1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter1.vhd.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg1_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <da_converter1> synthesized.


Synthesizing Unit <sync_statemachine1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine1.vhd.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positivestate                                  |
    | Power Up State     | videostate                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg1_ok>.
    Found 2-bit adder for signal <$n0018> created at line 85.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine1> synthesized.


Synthesizing Unit <phasedelay_count1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count1.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count1> synthesized.


Synthesizing Unit <Tri_level_timer1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer1.vhd.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <field_frame>.
    Found 11-bit comparator not equal for signal <$n0034> created at line 217.
    Found 11-bit comparator equal for signal <$n0043> created at line 384.
    Found 11-bit adder for signal <$n0050> created at line 219.
    Found 2-bit adder for signal <$n0053> created at line 258.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <Tri_level_timer1> synthesized.


Synthesizing Unit <serial_interface1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface1.vhd.
WARNING:Xst:1778 - Inout <sysclk_sel> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface1> synthesized.


Synthesizing Unit <genlock_timing1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing1.vhd.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0015> created at line 181.
    Found 24-bit comparator equal for signal <$n0016> created at line 181.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <genlock_timing1> synthesized.


Synthesizing Unit <syncgenerator3>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <div> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockwindow> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <gresetunmask> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockok> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <field_frame> is assigned but never used.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator3> synthesized.


Synthesizing Unit <syncgenerator2>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <div> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockwindow> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <gresetunmask> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockok> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <field_frame> is assigned but never used.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator2> synthesized.


Synthesizing Unit <syncgenerator1>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <startcounter> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <div> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <syncdelayed> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockwindow> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <gresetunmask> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <genlockok> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <field_frame> is assigned but never used.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator1> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1306 - Output <f743> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_8 ...
Optimizing FSM <FSM_8> on signal <state> with one-hot encoding.
Selecting encoding for FSM_7 ...
Optimizing FSM <FSM_7> on signal <state> with one-hot encoding.
Selecting encoding for FSM_6 ...
Optimizing FSM <FSM_6> on signal <state> with one-hot encoding.
Selecting encoding for FSM_5 ...
Optimizing FSM <FSM_5> on signal <state> with one-hot encoding.
Selecting encoding for FSM_4 ...
Optimizing FSM <FSM_4> on signal <state> with one-hot encoding.
Selecting encoding for FSM_3 ...
Optimizing FSM <FSM_3> on signal <state> with one-hot encoding.
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 9
# Adders/Subtractors               : 9
 11-bit adder                      : 3
 2-bit adder                       : 6
# Counters                         : 9
 6-bit up counter                  : 3
 4-bit up counter                  : 3
 10-bit down counter               : 3
# Registers                        : 390
 11-bit register                   : 3
 1-bit register                    : 378
 2-bit register                    : 6
 4-bit register                    : 3
# Comparators                      : 15
 24-bit comparator not equal       : 3
 11-bit comparator equal           : 3
 11-bit comparator not equal       : 3
 24-bit comparator equal           : 6
# Multiplexers                     : 12
 1-bit 2-to-1 multiplexer          : 9
 10-bit 2-to-1 multiplexer         : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <field_frame> is unconnected in block <TLTimer>.
WARNING:Xst:1291 - FF/Latch <field_frame> is unconnected in block <TLTimer>.
WARNING:Xst:1291 - FF/Latch <field_frame> is unconnected in block <TLTimer>.

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count1> ...

Optimizing unit <phasedelay_count2> ...

Optimizing unit <phasedelay_count3> ...

Optimizing unit <genlock_timing1> ...

Optimizing unit <serial_interface1> ...

Optimizing unit <genlock_timing2> ...

Optimizing unit <serial_interface2> ...

Optimizing unit <genlock_timing3> ...

Optimizing unit <serial_interface3> ...

Optimizing unit <sync_statemachine1> ...

Optimizing unit <sync_statemachine2> ...

Optimizing unit <sync_statemachine3> ...

Optimizing unit <Tri_level_timer1> ...

Optimizing unit <Tri_level_timer2> ...

Optimizing unit <Tri_level_timer3> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_field_frame> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_field_frame> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_field_frame> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 35.
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tri_level_sync_generator.ngr
Top Level Output File Name         : tri_level_sync_generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 60

Macro Statistics :
# Registers                        : 402
#      1-bit register              : 393
#      11-bit register             : 3
#      2-bit register              : 6
# Multiplexers                     : 21
#      2-to-1 multiplexer          : 21
# Adders/Subtractors               : 3
#      11-bit adder                : 3
# Comparators                      : 15
#      11-bit comparator equal     : 3
#      11-bit comparator not equal : 3
#      24-bit comparator equal     : 6
#      24-bit comparator not equal : 3

Cell Usage :
# BELS                             : 1455
#      GND                         : 1
#      LUT1                        : 175
#      LUT2                        : 127
#      LUT2_D                      : 3
#      LUT3                        : 150
#      LUT3_D                      : 1
#      LUT3_L                      : 20
#      LUT4                        : 551
#      LUT4_D                      : 16
#      LUT4_L                      : 113
#      MUXCY                       : 216
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 516
#      FD                          : 3
#      FDC                         : 102
#      FDC_1                       : 72
#      FDCE                        : 72
#      FDCE_1                      : 89
#      FDCP                        : 42
#      FDCPE                       : 3
#      FDE                         : 69
#      FDP                         : 9
#      FDP_1                       : 15
#      FDPE                        : 3
#      FDPE_1                      : 37
# Clock Buffers                    : 5
#      BUFGMUX                     : 3
#      BUFGP                       : 2
# IO Buffers                       : 57
#      IBUF                        : 10
#      IBUFG                       : 2
#      OBUF                        : 45
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                     642  out of   1920    33%  
 Number of Slice Flip Flops:           516  out of   3840    13%  
 Number of 4 input LUTs:              1156  out of   3840    30%  
 Number of bonded IOBs:                 57  out of    141    40%  
 Number of GCLKs:                        5  out of      8    62%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed:Q| NONE                   | 1     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q| NONE                   | 9     |
f27                                | BUFGP                  | 3     |
f1485                              | IBUFG+BUFGMUX          | 111   |
sck                                | BUFGP                  | 162   |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed:Q| NONE                   | 1     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed:Q| NONE                   | 1     |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 20    |
trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q| NONE                   | 9     |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 20    |
trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q| NONE                   | 9     |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.686ns (Maximum Frequency: 115.128MHz)
   Minimum input arrival time before clock: 7.217ns
   Maximum output required time after clock: 6.661ns
   Maximum combinational path delay: 8.180ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator1_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed:Q rising
  Destination Clock: trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed:Q rising

  Data Path: trilevel_syncgenerator1_Genlock_genlock_ok to trilevel_syncgenerator1_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator1_Genlock_genlock_ok (trilevel_syncgenerator1_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator1_Genlock__n0072 (trilevel_syncgenerator1_Genlock__n0072)
     FDCE:CE                   0.602          trilevel_syncgenerator1_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator1_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator1_Genlock_delay_0 (FF)
  Source Clock:      trilevel_syncgenerator1_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator1_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator1_Genlock_delay_0 to trilevel_syncgenerator1_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.465  trilevel_syncgenerator1_Genlock_delay_0 (trilevel_syncgenerator1_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_lut4_01 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_lut4_0)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_6 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_7 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_8 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_9 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_10 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_10)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_11 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_11)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_12 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_12)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_13 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_13)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_14 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_14)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_15 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_15)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_16 (trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_16)
     MUXCY:CI->O           1   0.303   0.240  trilevel_syncgenerator1_Genlock_Mcompar__n0016_inst_cy_17 (trilevel_syncgenerator1_Genlock__n0016)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator1_Genlock__n00101 (trilevel_syncgenerator1_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator1_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_state_FFd5 to trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.720   0.577  trilevel_syncgenerator3_TLTimer_statemachine_state_FFd5 (trilevel_syncgenerator3_TLTimer_statemachine_state_FFd5)
     LUT2:I1->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer_statemachine__n00151 (trilevel_syncgenerator3_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1485'
Delay:               3.179ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_div_2 (FF)
  Source Clock:      f1485 rising
  Destination Clock: f1485 falling

  Data Path: trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator1_TLTimer_div_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed (trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed)
     LUT4_D:I2->O          3   0.551   0.577  trilevel_syncgenerator1_tsg_reset15 (CHOICE1192)
     LUT4_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer_div_2__n00001 (trilevel_syncgenerator1_TLTimer_div_0_2__n0000)
     FDCP:D                    0.203          trilevel_syncgenerator1_TLTimer_div_2
    ----------------------------------------
    Total                      3.179ns (2.025ns logic, 1.154ns route)
                                       (63.7% logic, 36.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'sck'
Delay:               4.343ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_sif_bitptr_4 (FF)
  Destination:       trilevel_syncgenerator3_sif_phasedelay_19 (FF)
  Source Clock:      sck rising
  Destination Clock: sck falling

  Data Path: trilevel_syncgenerator3_sif_bitptr_4 to trilevel_syncgenerator3_sif_phasedelay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.102  trilevel_syncgenerator3_sif_bitptr_4 (trilevel_syncgenerator3_sif_bitptr_4)
     LUT4_D:I0->O          3   0.551   0.577  trilevel_syncgenerator3_sif__n01701_SW0 (N47701)
     LUT4:I2->O            1   0.551   0.240  trilevel_syncgenerator3_sif__n01701 (trilevel_syncgenerator3_sif__n0170)
     FDCE_1:CE                 0.602          trilevel_syncgenerator3_sif_phasedelay_19
    ----------------------------------------
    Total                      4.343ns (2.424ns logic, 1.919ns route)
                                       (55.8% logic, 44.2% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator2_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed:Q rising
  Destination Clock: trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed:Q rising

  Data Path: trilevel_syncgenerator2_Genlock_genlock_ok to trilevel_syncgenerator2_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator2_Genlock_genlock_ok (trilevel_syncgenerator2_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator2_Genlock__n0072 (trilevel_syncgenerator2_Genlock__n0072)
     FDCE:CE                   0.602          trilevel_syncgenerator2_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator2_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator2_Genlock_delay_0 (FF)
  Source Clock:      trilevel_syncgenerator2_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator2_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator2_Genlock_delay_0 to trilevel_syncgenerator2_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.465  trilevel_syncgenerator2_Genlock_delay_0 (trilevel_syncgenerator2_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_lut4_01 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_lut4_0)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_6 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_7 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_8 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_9 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_10 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_10)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_11 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_11)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_12 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_12)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_13 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_13)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_14 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_14)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_15 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_15)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_16 (trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_16)
     MUXCY:CI->O           1   0.303   0.240  trilevel_syncgenerator2_Genlock_Mcompar__n0016_inst_cy_17 (trilevel_syncgenerator2_Genlock__n0016)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator2_Genlock__n00101 (trilevel_syncgenerator2_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator2_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator3_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed:Q rising
  Destination Clock: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed:Q rising

  Data Path: trilevel_syncgenerator3_Genlock_genlock_ok to trilevel_syncgenerator3_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator3_Genlock_genlock_ok (trilevel_syncgenerator3_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator3_Genlock__n0072 (trilevel_syncgenerator3_Genlock__n0072)
     FDCE:CE                   0.602          trilevel_syncgenerator3_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator3_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator3_Genlock_delay_0 (FF)
  Source Clock:      trilevel_syncgenerator3_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator3_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator3_Genlock_delay_0 to trilevel_syncgenerator3_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.465  trilevel_syncgenerator3_Genlock_delay_0 (trilevel_syncgenerator3_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_lut4_01 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_lut4_0)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_6 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_7 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_8 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_9 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_10 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_10)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_11 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_11)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_12 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_12)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_13 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_13)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_14 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_14)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_15 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_15)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_16 (trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_16)
     MUXCY:CI->O           1   0.303   0.240  trilevel_syncgenerator3_Genlock_Mcompar__n0016_inst_cy_17 (trilevel_syncgenerator3_Genlock__n0016)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator3_Genlock__n00101 (trilevel_syncgenerator3_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator3_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_0 (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator3_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_frame_0 to trilevel_syncgenerator1_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator1_TLTimer_frame_0 (trilevel_syncgenerator1_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer__n00311 (trilevel_syncgenerator1_TLTimer__n0031)
     FDC_1:D                   0.203          trilevel_syncgenerator1_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_line_clock:Q'
Delay:               3.557ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator1_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator1_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator1_TLTimer_line_1 to trilevel_syncgenerator1_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.720   0.806  trilevel_syncgenerator1_TLTimer_line_1 (trilevel_syncgenerator1_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_lut4_241 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_lut4_24)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_51 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_51)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_52 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_52)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_53 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_53)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_54 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_54)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_55 (trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_55)
     MUXCY:CI->O           1   0.281   0.240  trilevel_syncgenerator1_TLTimer_Mcompar__n0043_inst_cy_56 (trilevel_syncgenerator1_TLTimer__n0043)
     FDC:D                     0.203          trilevel_syncgenerator1_TLTimer_line_cond
    ----------------------------------------
    Total                      3.557ns (2.511ns logic, 1.046ns route)
                                       (70.6% logic, 29.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_1 (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator1_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_f148_div:Q'
Delay:               3.830ns (Levels of Logic = 3)
  Source:            trilevel_syncgenerator1_TLTimer_spldiv_downcount_9 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator1_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator1_TLTimer_spldiv_downcount_9 to trilevel_syncgenerator1_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator1_TLTimer_spldiv_downcount_9 (trilevel_syncgenerator1_TLTimer_spldiv_downcount_9)
     LUT2_D:I0->LO         1   0.551   0.100  trilevel_syncgenerator1_TLTimer_Ker24221_SW0 (N48158)
     LUT4:I3->O            3   0.551   0.577  trilevel_syncgenerator1_TLTimer_Ker24221 (trilevel_syncgenerator1_TLTimer_N24223)
     LUT4_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer__n002660 (trilevel_syncgenerator1_TLTimer__n0026)
     FDC:D                     0.203          trilevel_syncgenerator1_TLTimer_line_mid
    ----------------------------------------
    Total                      3.830ns (2.576ns logic, 1.254ns route)
                                       (67.3% logic, 32.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_state_FFd5 to trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.720   0.577  trilevel_syncgenerator1_TLTimer_statemachine_state_FFd5 (trilevel_syncgenerator1_TLTimer_statemachine_state_FFd5)
     LUT2:I1->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer_statemachine__n00151 (trilevel_syncgenerator1_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_frame_0 to trilevel_syncgenerator2_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator2_TLTimer_frame_0 (trilevel_syncgenerator2_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer__n00311 (trilevel_syncgenerator2_TLTimer__n0031)
     FDC_1:D                   0.203          trilevel_syncgenerator2_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_line_clock:Q'
Delay:               3.557ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator2_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator2_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator2_TLTimer_line_1 to trilevel_syncgenerator2_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.720   0.806  trilevel_syncgenerator2_TLTimer_line_1 (trilevel_syncgenerator2_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_lut4_241 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_lut4_24)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_51 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_51)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_52 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_52)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_53 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_53)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_54 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_54)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_55 (trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_55)
     MUXCY:CI->O           1   0.281   0.240  trilevel_syncgenerator2_TLTimer_Mcompar__n0043_inst_cy_56 (trilevel_syncgenerator2_TLTimer__n0043)
     FDC:D                     0.203          trilevel_syncgenerator2_TLTimer_line_cond
    ----------------------------------------
    Total                      3.557ns (2.511ns logic, 1.046ns route)
                                       (70.6% logic, 29.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_1 (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator2_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_f148_div:Q'
Delay:               3.718ns (Levels of Logic = 3)
  Source:            trilevel_syncgenerator2_TLTimer_spldiv_downcount_2 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator2_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator2_TLTimer_spldiv_downcount_2 to trilevel_syncgenerator2_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator2_TLTimer_spldiv_downcount_2 (trilevel_syncgenerator2_TLTimer_spldiv_downcount_2)
     LUT2_D:I0->O          2   0.551   0.465  trilevel_syncgenerator2_TLTimer_Ker25602_SW0 (N40241)
     LUT4_D:I3->LO         1   0.551   0.100  trilevel_syncgenerator2_TLTimer_Ker25602 (N48196)
     LUT4_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer__n002660 (trilevel_syncgenerator2_TLTimer__n0026)
     FDC:D                     0.203          trilevel_syncgenerator2_TLTimer_line_mid
    ----------------------------------------
    Total                      3.718ns (2.576ns logic, 1.142ns route)
                                       (69.3% logic, 30.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_state_FFd5 to trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.720   0.577  trilevel_syncgenerator2_TLTimer_statemachine_state_FFd5 (trilevel_syncgenerator2_TLTimer_statemachine_state_FFd5)
     LUT2:I1->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer_statemachine__n00151 (trilevel_syncgenerator2_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_frame_0 to trilevel_syncgenerator3_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator3_TLTimer_frame_0 (trilevel_syncgenerator3_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer__n00311 (trilevel_syncgenerator3_TLTimer__n0031)
     FDC_1:D                   0.203          trilevel_syncgenerator3_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_line_clock:Q'
Delay:               3.557ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator3_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator3_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator3_TLTimer_line_1 to trilevel_syncgenerator3_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.720   0.806  trilevel_syncgenerator3_TLTimer_line_1 (trilevel_syncgenerator3_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_lut4_241 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_lut4_24)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_51 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_51)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_52 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_52)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_53 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_53)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_54 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_54)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_55 (trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_55)
     MUXCY:CI->O           1   0.281   0.240  trilevel_syncgenerator3_TLTimer_Mcompar__n0043_inst_cy_56 (trilevel_syncgenerator3_TLTimer__n0043)
     FDC:D                     0.203          trilevel_syncgenerator3_TLTimer_line_cond
    ----------------------------------------
    Total                      3.557ns (2.511ns logic, 1.046ns route)
                                       (70.6% logic, 29.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_f148_div:Q'
Delay:               3.718ns (Levels of Logic = 3)
  Source:            trilevel_syncgenerator3_TLTimer_spldiv_downcount_2 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator3_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator3_TLTimer_spldiv_downcount_2 to trilevel_syncgenerator3_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator3_TLTimer_spldiv_downcount_2 (trilevel_syncgenerator3_TLTimer_spldiv_downcount_2)
     LUT2_D:I0->O          2   0.551   0.465  trilevel_syncgenerator3_TLTimer_Ker26982_SW0 (N40290)
     LUT4_D:I3->LO         1   0.551   0.100  trilevel_syncgenerator3_TLTimer_Ker26982 (N48207)
     LUT4_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer__n002660 (trilevel_syncgenerator3_TLTimer__n0026)
     FDC:D                     0.203          trilevel_syncgenerator3_TLTimer_line_mid
    ----------------------------------------
    Total                      3.718ns (2.576ns logic, 1.142ns route)
                                       (69.3% logic, 30.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_Genlock_start_counter:Q'
Offset:              5.665ns (Levels of Logic = 2)
  Source:            cs1 (PAD)
  Destination:       trilevel_syncgenerator1_Genlock_delay_0 (FF)
  Destination Clock: trilevel_syncgenerator1_Genlock_start_counter:Q rising

  Data Path: cs1 to trilevel_syncgenerator1_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.930   1.339  cs1_IBUF (cs1_IBUF)
     LUT4:I3->O           23   0.551   1.243  trilevel_syncgenerator1_Genlock__n00101 (trilevel_syncgenerator1_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator1_Genlock_delay_21
    ----------------------------------------
    Total                      5.665ns (3.083ns logic, 2.582ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f27'
Offset:              3.313ns (Levels of Logic = 2)
  Source:            f8g (PAD)
  Destination:       trilevel_syncgenerator1_Genlock_temp_sync (FF)
  Destination Clock: f27 falling

  Data Path: f8g to trilevel_syncgenerator1_Genlock_temp_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.930   0.629  f8g_IBUF (led1_OBUF)
     LUT3:I1->O            1   0.551   0.000  trilevel_syncgenerator3_Genlock_Mmux__n0005_Result1 (trilevel_syncgenerator3_Genlock__n0005)
     FDC_1:D                   0.203          trilevel_syncgenerator3_Genlock_temp_sync
    ----------------------------------------
    Total                      3.313ns (2.684ns logic, 0.629ns route)
                                       (81.0% logic, 19.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'sck'
Offset:              5.842ns (Levels of Logic = 3)
  Source:            cs1 (PAD)
  Destination:       trilevel_syncgenerator1_sif_phasedelay_14 (FF)
  Destination Clock: sck falling

  Data Path: cs1 to trilevel_syncgenerator1_sif_phasedelay_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.930   1.339  cs1_IBUF (cs1_IBUF)
     LUT4_D:I3->O          4   0.551   0.629  trilevel_syncgenerator1_sif__n01901_SW0 (N47377)
     LUT4:I3->O            1   0.551   0.240  trilevel_syncgenerator1_sif__n01801 (trilevel_syncgenerator1_sif__n0180)
     FDCE_1:CE                 0.602          trilevel_syncgenerator1_sif_phasedelay_14
    ----------------------------------------
    Total                      5.842ns (3.634ns logic, 2.208ns route)
                                       (62.2% logic, 37.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_Genlock_start_counter:Q'
Offset:              5.673ns (Levels of Logic = 2)
  Source:            cs2 (PAD)
  Destination:       trilevel_syncgenerator2_Genlock_delay_0 (FF)
  Destination Clock: trilevel_syncgenerator2_Genlock_start_counter:Q rising

  Data Path: cs2 to trilevel_syncgenerator2_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.930   1.347  cs2_IBUF (cs2_IBUF)
     LUT4:I3->O           23   0.551   1.243  trilevel_syncgenerator2_Genlock__n00101 (trilevel_syncgenerator2_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator2_Genlock_delay_21
    ----------------------------------------
    Total                      5.673ns (3.083ns logic, 2.590ns route)
                                       (54.3% logic, 45.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_Genlock_start_counter:Q'
Offset:              5.669ns (Levels of Logic = 2)
  Source:            cs3 (PAD)
  Destination:       trilevel_syncgenerator3_Genlock_delay_0 (FF)
  Destination Clock: trilevel_syncgenerator3_Genlock_start_counter:Q rising

  Data Path: cs3 to trilevel_syncgenerator3_Genlock_delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   1.930   1.343  cs3_IBUF (cs3_IBUF)
     LUT4:I3->O           23   0.551   1.243  trilevel_syncgenerator3_Genlock__n00101 (trilevel_syncgenerator3_Genlock__n0010)
     FDE:CE                    0.602          trilevel_syncgenerator3_Genlock_delay_21
    ----------------------------------------
    Total                      5.669ns (3.083ns logic, 2.586ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485'
Offset:              5.159ns (Levels of Logic = 3)
  Source:            cs2 (PAD)
  Destination:       trilevel_syncgenerator2_TLTimer_div_3 (FF)
  Destination Clock: f1485 falling

  Data Path: cs2 to trilevel_syncgenerator2_TLTimer_div_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.930   1.347  cs2_IBUF (cs2_IBUF)
     LUT4_D:I3->O          3   0.551   0.577  trilevel_syncgenerator2_tsg_reset15 (CHOICE1200)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer_div_1__n00001 (trilevel_syncgenerator2_TLTimer_div_0_1__n0000)
     FDCP:D                    0.203          trilevel_syncgenerator2_TLTimer_div_1
    ----------------------------------------
    Total                      5.159ns (3.235ns logic, 1.924ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_TLTimer_f148_div:Q'
Offset:              7.209ns (Levels of Logic = 4)
  Source:            cs1 (PAD)
  Destination:       trilevel_syncgenerator1_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator1_TLTimer_f148_div:Q falling

  Data Path: cs1 to trilevel_syncgenerator1_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.930   1.339  cs1_IBUF (cs1_IBUF)
     LUT4:I3->O           24   0.551   1.278  trilevel_syncgenerator1_tsg_reset15_1 (trilevel_syncgenerator1_tsg_reset15_1)
     LUT2:I1->O           10   0.551   0.806  trilevel_syncgenerator1_tsg_reset16 (trilevel_syncgenerator1_tsg_reset)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator1_TLTimer_spldiv_downcount_Mmux__n0001_Result<1>1 (trilevel_syncgenerator1_TLTimer_spldiv_downcount__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator1_TLTimer_spldiv_downcount_1
    ----------------------------------------
    Total                      7.209ns (3.786ns logic, 3.423ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q'
Offset:              2.924ns (Levels of Logic = 2)
  Source:            tsg1_lvl (PAD)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok (FF)
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q falling

  Data Path: tsg1_lvl to trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.930   0.240  tsg1_lvl_IBUF (tsg1_lvl_IBUF)
     LUT2:I0->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer_statemachine__n00151 (trilevel_syncgenerator1_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok
    ----------------------------------------
    Total                      2.924ns (2.684ns logic, 0.240ns route)
                                       (91.8% logic, 8.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_TLTimer_f148_div:Q'
Offset:              7.217ns (Levels of Logic = 4)
  Source:            cs2 (PAD)
  Destination:       trilevel_syncgenerator2_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator2_TLTimer_f148_div:Q falling

  Data Path: cs2 to trilevel_syncgenerator2_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.930   1.347  cs2_IBUF (cs2_IBUF)
     LUT4:I3->O           24   0.551   1.278  trilevel_syncgenerator2_tsg_reset15_1 (trilevel_syncgenerator2_tsg_reset15_1)
     LUT2:I1->O           10   0.551   0.806  trilevel_syncgenerator2_tsg_reset16 (trilevel_syncgenerator2_tsg_reset)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator2_TLTimer_spldiv_downcount_Mmux__n0001_Result<1>1 (trilevel_syncgenerator2_TLTimer_spldiv_downcount__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator2_TLTimer_spldiv_downcount_1
    ----------------------------------------
    Total                      7.217ns (3.786ns logic, 3.431ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q'
Offset:              2.924ns (Levels of Logic = 2)
  Source:            tsg2_lvl (PAD)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok (FF)
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q falling

  Data Path: tsg2_lvl to trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.930   0.240  tsg2_lvl_IBUF (tsg2_lvl_IBUF)
     LUT2:I0->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer_statemachine__n00151 (trilevel_syncgenerator2_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok
    ----------------------------------------
    Total                      2.924ns (2.684ns logic, 0.240ns route)
                                       (91.8% logic, 8.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_TLTimer_f148_div:Q'
Offset:              7.213ns (Levels of Logic = 4)
  Source:            cs3 (PAD)
  Destination:       trilevel_syncgenerator3_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator3_TLTimer_f148_div:Q falling

  Data Path: cs3 to trilevel_syncgenerator3_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   1.930   1.343  cs3_IBUF (cs3_IBUF)
     LUT4:I3->O           24   0.551   1.278  trilevel_syncgenerator3_tsg_reset15_1 (trilevel_syncgenerator3_tsg_reset15_1)
     LUT2:I1->O           10   0.551   0.806  trilevel_syncgenerator3_tsg_reset16 (trilevel_syncgenerator3_tsg_reset)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator3_TLTimer_spldiv_downcount_Mmux__n0001_Result<1>1 (trilevel_syncgenerator3_TLTimer_spldiv_downcount__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator3_TLTimer_spldiv_downcount_1
    ----------------------------------------
    Total                      7.213ns (3.786ns logic, 3.427ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q'
Offset:              2.924ns (Levels of Logic = 2)
  Source:            tsg3_lvl (PAD)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok (FF)
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q falling

  Data Path: tsg3_lvl to trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.930   0.240  tsg3_lvl_IBUF (tsg3_lvl_IBUF)
     LUT2:I0->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer_statemachine__n00151 (trilevel_syncgenerator3_TLTimer_statemachine__n0015)
     FDP_1:D                   0.203          trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok
    ----------------------------------------
    Total                      2.924ns (2.684ns logic, 0.240ns route)
                                       (91.8% logic, 8.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok (FF)
  Destination:       f742 (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok to f742
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.720   0.240  trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok (trilevel_syncgenerator3_TLTimer_statemachine_tsg3_ok)
     LUT3:I0->O            1   0.551   0.240  f7421 (f742_OBUF)
     OBUF:I->O                 4.875          f742_OBUF (f742)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok (FF)
  Destination:       f742 (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok to f742
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.720   0.240  trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok (trilevel_syncgenerator1_TLTimer_statemachine_tsg1_ok)
     LUT3:I1->O            1   0.551   0.240  f7421 (f742_OBUF)
     OBUF:I->O                 4.875          f742_OBUF (f742)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok (FF)
  Destination:       f742 (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_sm_clk:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok to f742
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.720   0.240  trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok (trilevel_syncgenerator2_TLTimer_statemachine_tsg2_ok)
     LUT3:I2->O            1   0.551   0.240  f7421 (f742_OBUF)
     OBUF:I->O                 4.875          f742_OBUF (f742)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1485'
Offset:              6.431ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_dac_f74 (FF)
  Destination:       st2 (PAD)
  Source Clock:      f1485 falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_dac_f74 to st2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           11   0.720   0.836  trilevel_syncgenerator2_TLTimer_statemachine_dac_f74 (trilevel_syncgenerator2_TLTimer_statemachine_dac_f74)
     OBUF:I->O                 4.875          st2_OBUF (st2)
    ----------------------------------------
    Total                      6.431ns (5.595ns logic, 0.836ns route)
                                       (87.0% logic, 13.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_f148_div:Q'
Offset:              6.661ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_line_clock (FF)
  Destination:       st6 (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_f148_div:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_line_clock to st6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           18   0.720   1.066  trilevel_syncgenerator2_TLTimer_line_clock (trilevel_syncgenerator2_TLTimer_line_clock)
     OBUF:I->O                 4.875          st6_OBUF (st6)
    ----------------------------------------
    Total                      6.661ns (5.595ns logic, 1.066ns route)
                                       (84.0% logic, 16.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_line_clock:Q'
Offset:              6.224ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_frame_clock (FF)
  Destination:       st7 (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_line_clock:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_frame_clock to st7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q           4   0.720   0.629  trilevel_syncgenerator2_TLTimer_frame_clock (trilevel_syncgenerator2_TLTimer_frame_clock)
     OBUF:I->O                 4.875          st7_OBUF (st7)
    ----------------------------------------
    Total                      6.224ns (5.595ns logic, 0.629ns route)
                                       (89.9% logic, 10.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_f148_div:Q'
Offset:              6.626ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_line_clock (FF)
  Destination:       sy6 (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_f148_div:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_line_clock to sy6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           17   0.720   1.031  trilevel_syncgenerator1_TLTimer_line_clock (trilevel_syncgenerator1_TLTimer_line_clock)
     OBUF:I->O                 4.875          sy6_OBUF (sy6)
    ----------------------------------------
    Total                      6.626ns (5.595ns logic, 1.031ns route)
                                       (84.4% logic, 15.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_line_clock:Q'
Offset:              6.224ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_frame_clock (FF)
  Destination:       sy7 (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_line_clock:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_frame_clock to sy7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q           4   0.720   0.629  trilevel_syncgenerator1_TLTimer_frame_clock (trilevel_syncgenerator1_TLTimer_frame_clock)
     OBUF:I->O                 4.875          sy7_OBUF (sy7)
    ----------------------------------------
    Total                      6.224ns (5.595ns logic, 0.629ns route)
                                       (89.9% logic, 10.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_f148_div:Q'
Offset:              6.661ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_line_clock (FF)
  Destination:       sel6 (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_f148_div:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_line_clock to sel6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           18   0.720   1.066  trilevel_syncgenerator3_TLTimer_line_clock (trilevel_syncgenerator3_TLTimer_line_clock)
     OBUF:I->O                 4.875          sel6_OBUF (sel6)
    ----------------------------------------
    Total                      6.661ns (5.595ns logic, 1.066ns route)
                                       (84.0% logic, 16.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_line_clock:Q'
Offset:              6.224ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_frame_clock (FF)
  Destination:       sel7 (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_line_clock:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_frame_clock to sel7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q           4   0.720   0.629  trilevel_syncgenerator3_TLTimer_frame_clock (trilevel_syncgenerator3_TLTimer_frame_clock)
     OBUF:I->O                 4.875          sel7_OBUF (sel7)
    ----------------------------------------
    Total                      6.224ns (5.595ns logic, 0.629ns route)
                                       (89.9% logic, 10.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_3 (FF)
  Destination:       tsg2_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_3 to tsg2_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_3 (trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg2_out_3)
     OBUF:I->O                 4.875          tsg2_out_3_OBUF (tsg2_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_3 (FF)
  Destination:       tsg3_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_3 to tsg3_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_3 (trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg3_out_3)
     OBUF:I->O                 4.875          tsg3_out_3_OBUF (tsg3_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_3 (FF)
  Destination:       tsg1_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_3 to tsg1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_3 (trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg1_out_3)
     OBUF:I->O                 4.875          tsg1_out_3_OBUF (tsg1_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'sck'
Offset:              0.960ns (Levels of Logic = 0)
  Source:            trilevel_syncgenerator1_sif_sysclk_sel (FF)
  Destination:       trilevel_syncgenerator1_global_buffer_for_mux_clock:S (PAD)
  Source Clock:      sck falling

  Data Path: trilevel_syncgenerator1_sif_sysclk_sel to trilevel_syncgenerator1_global_buffer_for_mux_clock:S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE_1:C->Q           1   0.720   0.240  trilevel_syncgenerator1_sif_sysclk_sel (trilevel_syncgenerator1_sif_sysclk_sel)
    BUFGMUX:S                  0.000          trilevel_syncgenerator1_global_buffer_for_mux_clock
    ----------------------------------------
    Total                      0.960ns (0.720ns logic, 0.240ns route)
                                       (75.0% logic, 25.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               8.180ns (Levels of Logic = 2)
  Source:            mreset (PAD)
  Destination:       led2 (PAD)

  Data Path: mreset to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.930   1.375  mreset_IBUF (led2_OBUF)
     OBUF:I->O                 4.875          led2_OBUF (led2)
    ----------------------------------------
    Total                      8.180ns (6.805ns logic, 1.375ns route)
                                       (83.2% logic, 16.8% route)

=========================================================================
CPU : 55.97 / 57.57 s | Elapsed : 56.00 / 58.00 s
 
--> 

Total memory usage is 97948 kilobytes


