Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 16:04:59 2019
| Host         : granthaackpc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_fpga_control_sets_placed.rpt
| Design       : system_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |              39 |           21 |
| No           | Yes                   | No                     |              65 |           42 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             148 |           60 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|  n_0_333_BUFG     |                                        | system/mips/dp/pc_reg/AS[0]         |                1 |              1 |
|  mips/jal_wd_sel  |                                        |                                     |                1 |              1 |
|  ls_clk_BUFG      |                                        | system/mips/dp/pc_reg/go_pulse_comb |                2 |              2 |
| ~ls_clk_BUFG      |                                        | btn_rst_IBUF                        |                1 |              3 |
|  ls_clk_BUFG      | system/mips/dp/alu/E[0]                | btn_rst_IBUF                        |                1 |              4 |
| ~ls_clk_BUFG      | system/fact/fact_acc/fsm/state         | btn_rst_IBUF                        |                2 |              4 |
|  ls_clk_BUFG      |                                        |                                     |                7 |             19 |
|  n_0_333_BUFG     |                                        | mips/jal_wd_sel                     |               31 |             31 |
|  ls_clk_BUFG      | system/fact/fact_acc/fsm/done_reg_0[0] | btn_rst_IBUF                        |                8 |             32 |
|  ls_clk_BUFG      | system/mips/dp/pc_reg/we_dm            |                                     |                8 |             32 |
|  ls_clk_BUFG      | system/mips/dp/alu/q_reg[6][0]         | btn_rst_IBUF                        |               24 |             32 |
|  hs_clk_IBUF_BUFG |                                        | btn_rst_IBUF                        |               10 |             33 |
|  ls_clk_BUFG      |                                        | btn_rst_IBUF                        |               18 |             34 |
|  ls_clk_BUFG      | system/mips/dp/alu/q_reg[6]_0[0]       | btn_rst_IBUF                        |               18 |             36 |
|  ls_clk_BUFG      | system/fact/fact_acc/fsm/E[0]          | btn_rst_IBUF                        |                7 |             40 |
|  ls_clk_BUFG      | system/mips/dp/pc_reg/we_reg           |                                     |               12 |             96 |
+-------------------+----------------------------------------+-------------------------------------+------------------+----------------+


