Classic Timing Analyzer report for display2
Fri Nov 26 17:01:57 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.738 ns   ; a[2] ; c8 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 15.738 ns       ; a[2] ; c8   ;
; N/A   ; None              ; 15.225 ns       ; a[3] ; c8   ;
; N/A   ; None              ; 15.200 ns       ; b[1] ; c8   ;
; N/A   ; None              ; 15.052 ns       ; a[2] ; s[7] ;
; N/A   ; None              ; 14.939 ns       ; a[1] ; c8   ;
; N/A   ; None              ; 14.539 ns       ; a[3] ; s[7] ;
; N/A   ; None              ; 14.514 ns       ; b[1] ; s[7] ;
; N/A   ; None              ; 14.382 ns       ; b[2] ; c8   ;
; N/A   ; None              ; 14.253 ns       ; a[1] ; s[7] ;
; N/A   ; None              ; 13.967 ns       ; b[3] ; c8   ;
; N/A   ; None              ; 13.696 ns       ; b[2] ; s[7] ;
; N/A   ; None              ; 13.464 ns       ; b[4] ; c8   ;
; N/A   ; None              ; 13.281 ns       ; b[3] ; s[7] ;
; N/A   ; None              ; 13.034 ns       ; a[4] ; c8   ;
; N/A   ; None              ; 13.009 ns       ; a[2] ; s[6] ;
; N/A   ; None              ; 12.778 ns       ; b[4] ; s[7] ;
; N/A   ; None              ; 12.747 ns       ; a[2] ; s[5] ;
; N/A   ; None              ; 12.605 ns       ; b[5] ; c8   ;
; N/A   ; None              ; 12.496 ns       ; a[3] ; s[6] ;
; N/A   ; None              ; 12.472 ns       ; a[2] ; s[2] ;
; N/A   ; None              ; 12.471 ns       ; b[1] ; s[6] ;
; N/A   ; None              ; 12.408 ns       ; b[1] ; s[1] ;
; N/A   ; None              ; 12.348 ns       ; a[4] ; s[7] ;
; N/A   ; None              ; 12.343 ns       ; a[5] ; c8   ;
; N/A   ; None              ; 12.234 ns       ; a[3] ; s[5] ;
; N/A   ; None              ; 12.210 ns       ; a[1] ; s[6] ;
; N/A   ; None              ; 12.209 ns       ; b[1] ; s[5] ;
; N/A   ; None              ; 12.203 ns       ; a[2] ; s[4] ;
; N/A   ; None              ; 12.143 ns       ; a[1] ; s[1] ;
; N/A   ; None              ; 12.025 ns       ; a[6] ; c8   ;
; N/A   ; None              ; 11.948 ns       ; a[1] ; s[5] ;
; N/A   ; None              ; 11.933 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 11.919 ns       ; b[5] ; s[7] ;
; N/A   ; None              ; 11.898 ns       ; b[6] ; c8   ;
; N/A   ; None              ; 11.719 ns       ; b[0] ; c8   ;
; N/A   ; None              ; 11.690 ns       ; a[3] ; s[4] ;
; N/A   ; None              ; 11.672 ns       ; a[0] ; c8   ;
; N/A   ; None              ; 11.672 ns       ; a[1] ; s[2] ;
; N/A   ; None              ; 11.665 ns       ; b[1] ; s[4] ;
; N/A   ; None              ; 11.657 ns       ; a[5] ; s[7] ;
; N/A   ; None              ; 11.653 ns       ; b[2] ; s[6] ;
; N/A   ; None              ; 11.404 ns       ; a[1] ; s[4] ;
; N/A   ; None              ; 11.391 ns       ; b[2] ; s[5] ;
; N/A   ; None              ; 11.339 ns       ; a[6] ; s[7] ;
; N/A   ; None              ; 11.297 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 11.238 ns       ; b[3] ; s[6] ;
; N/A   ; None              ; 11.212 ns       ; b[6] ; s[7] ;
; N/A   ; None              ; 11.179 ns       ; a[7] ; c8   ;
; N/A   ; None              ; 11.117 ns       ; b[2] ; s[2] ;
; N/A   ; None              ; 11.033 ns       ; b[0] ; s[7] ;
; N/A   ; None              ; 10.986 ns       ; a[0] ; s[7] ;
; N/A   ; None              ; 10.976 ns       ; b[3] ; s[5] ;
; N/A   ; None              ; 10.902 ns       ; b[7] ; c8   ;
; N/A   ; None              ; 10.863 ns       ; a[6] ; s[6] ;
; N/A   ; None              ; 10.847 ns       ; b[2] ; s[4] ;
; N/A   ; None              ; 10.781 ns       ; a[3] ; s[3] ;
; N/A   ; None              ; 10.759 ns       ; b[1] ; s[3] ;
; N/A   ; None              ; 10.736 ns       ; b[4] ; s[6] ;
; N/A   ; None              ; 10.736 ns       ; b[6] ; s[6] ;
; N/A   ; None              ; 10.498 ns       ; a[1] ; s[3] ;
; N/A   ; None              ; 10.487 ns       ; a[7] ; s[7] ;
; N/A   ; None              ; 10.474 ns       ; b[4] ; s[5] ;
; N/A   ; None              ; 10.432 ns       ; b[3] ; s[4] ;
; N/A   ; None              ; 10.299 ns       ; a[4] ; s[6] ;
; N/A   ; None              ; 10.214 ns       ; b[7] ; s[7] ;
; N/A   ; None              ; 10.043 ns       ; b[5] ; s[6] ;
; N/A   ; None              ; 10.037 ns       ; a[4] ; s[5] ;
; N/A   ; None              ; 9.941 ns        ; b[2] ; s[3] ;
; N/A   ; None              ; 9.931 ns        ; b[4] ; s[4] ;
; N/A   ; None              ; 9.780 ns        ; b[5] ; s[5] ;
; N/A   ; None              ; 9.776 ns        ; a[5] ; s[6] ;
; N/A   ; None              ; 9.522 ns        ; b[3] ; s[3] ;
; N/A   ; None              ; 9.516 ns        ; a[5] ; s[5] ;
; N/A   ; None              ; 9.501 ns        ; a[4] ; s[4] ;
; N/A   ; None              ; 8.990 ns        ; b[0] ; s[6] ;
; N/A   ; None              ; 8.943 ns        ; a[0] ; s[6] ;
; N/A   ; None              ; 8.921 ns        ; b[0] ; s[1] ;
; N/A   ; None              ; 8.879 ns        ; a[0] ; s[1] ;
; N/A   ; None              ; 8.728 ns        ; b[0] ; s[5] ;
; N/A   ; None              ; 8.681 ns        ; a[0] ; s[5] ;
; N/A   ; None              ; 8.661 ns        ; b[0] ; s[0] ;
; N/A   ; None              ; 8.452 ns        ; b[0] ; s[2] ;
; N/A   ; None              ; 8.405 ns        ; a[0] ; s[2] ;
; N/A   ; None              ; 8.294 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 8.184 ns        ; b[0] ; s[4] ;
; N/A   ; None              ; 8.137 ns        ; a[0] ; s[4] ;
; N/A   ; None              ; 7.278 ns        ; b[0] ; s[3] ;
; N/A   ; None              ; 7.231 ns        ; a[0] ; s[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 26 17:01:57 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off display2 -c display2 --timing_analysis_only
Info: Longest tpd from source pin "a[2]" to destination pin "c8" is 15.738 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 2; PIN Node = 'a[2]'
    Info: 2: + IC(6.058 ns) + CELL(0.438 ns) = 7.316 ns; Loc. = LCCOMB_X23_Y32_N8; Fanout = 2; COMB Node = 'sc:soma3|c_out~0'
    Info: 3: + IC(0.267 ns) + CELL(0.271 ns) = 7.854 ns; Loc. = LCCOMB_X23_Y32_N4; Fanout = 3; COMB Node = 'sc:soma4|c_out~0'
    Info: 4: + IC(0.267 ns) + CELL(0.419 ns) = 8.540 ns; Loc. = LCCOMB_X23_Y32_N10; Fanout = 1; COMB Node = 'sc:soma7|c_out~1'
    Info: 5: + IC(0.265 ns) + CELL(0.437 ns) = 9.242 ns; Loc. = LCCOMB_X23_Y32_N20; Fanout = 1; COMB Node = 'sc:soma7|c_out~2'
    Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 9.947 ns; Loc. = LCCOMB_X23_Y32_N22; Fanout = 2; COMB Node = 'sc:soma7|c_out~3'
    Info: 7: + IC(0.999 ns) + CELL(0.437 ns) = 11.383 ns; Loc. = LCCOMB_X27_Y31_N2; Fanout = 1; COMB Node = 'sc:soma8|c_out~0'
    Info: 8: + IC(1.547 ns) + CELL(2.808 ns) = 15.738 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'c8'
    Info: Total cell delay = 6.068 ns ( 38.56 % )
    Info: Total interconnect delay = 9.670 ns ( 61.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Fri Nov 26 17:01:57 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


