(PCB controlador_KitLED
 (parser
  (host_cad ARES)
  (host_version 8.5 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -24.86660 -21.18360 25.33660 19.01960))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid off)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL16_U2 (place U2 -12.70000 -15.74800 front 0))
  (component P1_Q1 (place Q1 13.58900 -13.20800 front -90))
  (component DO41_D3 (place D3 15.74800 -2.15900 front 180))
  (component DO41_D1 (place D1 15.74800 9.77900 front 180))
  (component DO41_D2 (place D2 15.74800 3.93700 front 180))
  (component RES40_R3 (place R3 20.57400 3.93700 front 0))
  (component "CONN-SIL2_J1" (place J1 19.43100 12.82700 front 0))
  (component DIL08_U1 (place U1 -14.73200 12.70000 front -90))
  (component RES40_R2 (place R2 -19.55800 -6.73100 front 0))
  (component "ELEC-RAD15M_C1" (place C1 -0.50800 9.42200 front 90))
  (component RES40_R1 (place R1 -19.68500 6.47700 front 0))
  (component "CONN-SIL2_J2" (place J2 -20.44700 13.33500 front 270))
 )
 (library
  (image DIL16_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 17.78000 7.62000)
   (pin PS1 (rotate 0) 9 15.24000 7.62000)
   (pin PS1 (rotate 0) 10 12.70000 7.62000)
   (pin PS1 (rotate 0) 11 10.16000 7.62000)
   (pin PS1 (rotate 0) 12 7.62000 7.62000)
   (pin PS1 (rotate 0) 13 5.08000 7.62000)
   (pin PS1 (rotate 0) 14 2.54000 7.62000)
   (pin PS1 (rotate 0) 15 0.00000 7.62000)
  )
  (image P1_Q1 (side front)
   (outline (rect TOP -3.91160 -1.37160 3.91160 2.64160))
   (pin PS2 (rotate 0) 0 -2.54000 0.00000)
   (pin PS2 (rotate 0) 1 0.00000 0.00000)
   (pin PS2 (rotate 0) 2 2.54000 0.00000)
  )
  (image DO41_D3 (side front)
   (outline (rect TOP -1.14300 -1.42240 11.30300 1.44780))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image DO41_D1 (side front)
   (outline (rect TOP -1.14300 -1.42240 11.30300 1.44780))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image DO41_D2 (side front)
   (outline (rect TOP -1.14300 -1.42240 11.30300 1.44780))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -11.04900 0.88900 0.88900))
   (pin PS4 (rotate -90) 0 0.00000 0.00000)
   (pin PS4 (rotate -90) 1 0.00000 -10.16000)
  )
  (image "CONN-SIL2_J1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image DIL08_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 7.62000 7.62000)
   (pin PS1 (rotate 0) 5 5.08000 7.62000)
   (pin PS1 (rotate 0) 6 2.54000 7.62000)
   (pin PS1 (rotate 0) 7 0.00000 7.62000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -11.04900 0.88900 0.88900))
   (pin PS4 (rotate -90) 0 0.00000 0.00000)
   (pin PS4 (rotate -90) 1 0.00000 -10.16000)
  )
  (image "ELEC-RAD15M_C1" (side front)
   (outline (rect TOP -1.46160 -2.26160 3.06160 2.26160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 1.50000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -11.04900 0.88900 0.88900))
   (pin PS4 (rotate -90) 0 0.00000 0.00000)
   (pin PS4 (rotate -90) 1 0.00000 -10.16000)
  )
  (image "CONN-SIL2_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.28600 0 0))
   (shape (circle I1 2.28600 0 0))
   (shape (circle I2 2.28600 0 0))
   (shape (circle I3 2.28600 0 0))
   (shape (circle I4 2.28600 0 0))
   (shape (circle I5 2.28600 0 0))
   (shape (circle I6 2.28600 0 0))
   (shape (circle I7 2.28600 0 0))
   (shape (circle I8 2.28600 0 0))
   (shape (circle I9 2.28600 0 0))
   (shape (circle I10 2.28600 0 0))
   (shape (circle I11 2.28600 0 0))
   (shape (circle I12 2.28600 0 0))
   (shape (circle I13 2.28600 0 0))
   (shape (circle I14 2.28600 0 0))
   (shape (circle BOT 2.28600 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-2 R2-0 R1-1)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1 U1-5 C1-0 R1-0)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-13 R2-1)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-0 D1-1)
  )
  (net "#00015"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-5 D2-1)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-10 D3-1)
  )
  (net "#00020"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D3-0 D1-0 D2-0 R3-0)
  )
  (net "#00021"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-0 R3-1)
  )
  (net "#00022"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-1 J1-1)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins U2-7 U2-12 U2-14 Q1-2 U1-0 C1-1 J2-0)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins U2-15 J1-0 U1-3 U1-7 J2-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 1.01600)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00002"
   "#00004"
   "#00006"
   "#00013"
   "#00015"
   "#00017"
   "#00020"
   "#00021"
   "#00022"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (wire (path BOT 0.76200 -7.11200 7.62000 -7.11200 7.62001) (net "#00004"))
 )
)
