<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `aero_kernel/src/arch/x86_64/controlregs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>controlregs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../aero_kernel/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../aero_kernel/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../aero_kernel/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
</pre><pre class="rust"><code><span class="comment">/*
 * Copyright (C) 2021-2022 The Aero Project Developers.
 *
 * This file is part of The Aero Project.
 *
 * Aero is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * Aero is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with Aero. If not, see &lt;https://www.gnu.org/licenses/&gt;.
 */</span>

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::mem::paging</span>::{<span class="ident">PhysAddr</span>, <span class="ident">PhysFrame</span>, <span class="ident">VirtAddr</span>};

<span class="macro">bitflags::bitflags!</span> {
    <span class="doccomment">/// Controls cache settings for the level 4 page table.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr3Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Use a writethrough cache policy for the P4 table (else a writeback policy is used).</span>
        <span class="kw">const</span> <span class="ident">PAGE_LEVEL_WRITETHROUGH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Disable caching for the P4 table.</span>
        <span class="kw">const</span> <span class="ident">PAGE_LEVEL_CACHE_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
    }
}

<span class="macro">bitflags::bitflags!</span> {
    <span class="doccomment">/// Controls cache settings for the level 4 page table.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr4Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Enables hardware-supported performance enhancements for software running in</span>
        <span class="doccomment">/// virtual-8086 mode.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_8086_MODE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span>;
        <span class="doccomment">/// Enables support for protected-mode virtual interrupts.</span>
        <span class="kw">const</span> <span class="ident">PROTECTED_MODE_VIRTUAL_INTERRUPTS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
        <span class="doccomment">/// When set, only privilege-level 0 can execute the RDTSC or RDTSCP instructions.</span>
        <span class="kw">const</span> <span class="ident">TIMESTAMP_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Enables I/O breakpoint capability and enforces treatment of DR4 and DR5 registers</span>
        <span class="doccomment">/// as reserved.</span>
        <span class="kw">const</span> <span class="ident">DEBUGGING_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Enables the use of 4MB physical frames; ignored in long mode.</span>
        <span class="kw">const</span> <span class="ident">PAGE_SIZE_EXTENSION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
        <span class="doccomment">/// Enables physical address extension and 2MB physical frames; required in long mode.</span>
        <span class="kw">const</span> <span class="ident">PHYSICAL_ADDRESS_EXTENSION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
        <span class="doccomment">/// Enables the machine-check exception mechanism.</span>
        <span class="kw">const</span> <span class="ident">MACHINE_CHECK_EXCEPTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
        <span class="doccomment">/// Enables the global-page mechanism, which allows to make page translations global</span>
        <span class="doccomment">/// to all processes.</span>
        <span class="kw">const</span> <span class="ident">PAGE_GLOBAL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
        <span class="doccomment">/// Allows software running at any privilege level to use the RDPMC instruction.</span>
        <span class="kw">const</span> <span class="ident">PERFORMANCE_MONITOR_COUNTER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
        <span class="doccomment">/// Enable the use of legacy SSE instructions; allows using FXSAVE/FXRSTOR for saving</span>
        <span class="doccomment">/// processor state of 128-bit media instructions.</span>
        <span class="kw">const</span> <span class="ident">OSFXSR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
        <span class="doccomment">/// Enables the SIMD floating-point exception (#XF) for handling unmasked 256-bit and</span>
        <span class="doccomment">/// 128-bit media floating-point errors.</span>
        <span class="kw">const</span> <span class="ident">OSXMMEXCPT_ENABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
        <span class="doccomment">/// Prevents the execution of the SGDT, SIDT, SLDT, SMSW, and STR instructions by</span>
        <span class="doccomment">/// user-mode software.</span>
        <span class="kw">const</span> <span class="ident">USER_MODE_INSTRUCTION_PREVENTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
        <span class="doccomment">/// Enables 5-level paging on supported CPUs.</span>
        <span class="kw">const</span> <span class="ident">L5_PAGING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
        <span class="doccomment">/// Enables VMX insturctions.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_MACHINE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
        <span class="doccomment">/// Enables SMX instructions.</span>
        <span class="kw">const</span> <span class="ident">SAFER_MODE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
        <span class="doccomment">/// Enables software running in 64-bit mode at any privilege level to read and write</span>
        <span class="doccomment">/// the FS.base and GS.base hidden segment register state.</span>
        <span class="kw">const</span> <span class="ident">FSGSBASE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
        <span class="doccomment">/// Enables process-context identifiers (PCIDs).</span>
        <span class="kw">const</span> <span class="ident">PCID</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;
        <span class="doccomment">/// Enables extendet processor state management instructions, including XGETBV and XSAVE.</span>
        <span class="kw">const</span> <span class="ident">OSXSAVE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        <span class="doccomment">/// Prevents the execution of instructions that reside in pages accessible by user-mode</span>
        <span class="doccomment">/// software when the processor is in supervisor-mode.</span>
        <span class="kw">const</span> <span class="ident">SUPERVISOR_MODE_EXECUTION_PROTECTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
        <span class="doccomment">/// Enables restrictions for supervisor-mode software when reading data from user-mode</span>
        <span class="doccomment">/// pages.</span>
        <span class="kw">const</span> <span class="ident">SUPERVISOR_MODE_ACCESS_PREVENTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;
        <span class="doccomment">/// Enables 4-level paging to associate each linear address with a protection key.</span>
        <span class="kw">const</span> <span class="ident">PROTECTION_KEY</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;
    }
}

<span class="macro">bitflags::bitflags!</span> {
    <span class="doccomment">/// Configuration flags of the [`Cr0`] register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr0Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Enables protected mode.</span>
        <span class="kw">const</span> <span class="ident">PROTECTED_MODE_ENABLE</span> <span class="op">=</span> <span class="number">1</span>;
        <span class="doccomment">/// Enables monitoring of the coprocessor, typical for x87 instructions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Controls (together with the [`TASK_SWITCHED`](Cr0Flags::TASK_SWITCHED)</span>
        <span class="doccomment">/// flag) whether a `wait` or `fwait` instruction should cause an `#NE` exception.</span>
        <span class="kw">const</span> <span class="ident">MONITOR_COPROCESSOR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
        <span class="doccomment">/// Force all x87 and MMX instructions to cause an `#NE` exception.</span>
        <span class="kw">const</span> <span class="ident">EMULATE_COPROCESSOR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Automatically set to 1 on _hardware_ task switch.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This flags allows lazily saving x87/MMX/SSE instructions on hardware context switches.</span>
        <span class="kw">const</span> <span class="ident">TASK_SWITCHED</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Indicates support of 387DX math coprocessor instructions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Always set on all recent x86 processors, cannot be cleared.</span>
        <span class="kw">const</span> <span class="ident">EXTENSION_TYPE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
        <span class="doccomment">/// Enables the native (internal) error reporting mechanism for x87 FPU errors.</span>
        <span class="kw">const</span> <span class="ident">NUMERIC_ERROR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
        <span class="doccomment">/// Controls whether supervisor-level writes to read-only pages are inhibited.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When set, it is not possible to write to read-only pages from ring 0.</span>
        <span class="kw">const</span> <span class="ident">WRITE_PROTECT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
        <span class="doccomment">/// Enables automatic usermode alignment checking if [`RFlags::ALIGNMENT_CHECK`] is also set.</span>
        <span class="kw">const</span> <span class="ident">ALIGNMENT_MASK</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        <span class="doccomment">/// Ignored, should always be unset.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Must be unset if [`CACHE_DISABLE`](Cr0Flags::CACHE_DISABLE) is unset.</span>
        <span class="doccomment">/// Older CPUs used this to control write-back/write-through cache strategy.</span>
        <span class="kw">const</span> <span class="ident">NOT_WRITE_THROUGH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">29</span>;
        <span class="doccomment">/// Disables some processor caches, specifics are model-dependent.</span>
        <span class="kw">const</span> <span class="ident">CACHE_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">30</span>;
        <span class="doccomment">/// Enables paging.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// If this bit is set, [`PROTECTED_MODE_ENABLE`](Cr0Flags::PROTECTED_MODE_ENABLE) must be set.</span>
        <span class="kw">const</span> <span class="ident">PAGING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;
    }
}

<span class="macro">bitflags::bitflags!</span> {
    <span class="doccomment">/// The RFLAGS register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RFlags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Processor feature identification flag.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// If this flag is modifiable, the CPU supports CPUID.</span>
        <span class="kw">const</span> <span class="ident">ID</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;
        <span class="doccomment">/// Indicates that an external, maskable interrupt is pending.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Used when virtual-8086 mode extensions (CR4.VME) or protected-mode virtual</span>
        <span class="doccomment">/// interrupts (CR4.PVI) are activated.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_INTERRUPT_PENDING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
        <span class="doccomment">/// Virtual image of the INTERRUPT_FLAG bit.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Used when virtual-8086 mode extensions (CR4.VME) or protected-mode virtual</span>
        <span class="doccomment">/// interrupts (CR4.PVI) are activated.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_INTERRUPT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">19</span>;
        <span class="doccomment">/// Enable automatic alignment checking if CR0.AM is set. Only works if CPL is 3.</span>
        <span class="kw">const</span> <span class="ident">ALIGNMENT_CHECK</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        <span class="doccomment">/// Enable the virtual-8086 mode.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_8086_MODE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;
        <span class="doccomment">/// Allows to restart an instruction following an instrucion breakpoint.</span>
        <span class="kw">const</span> <span class="ident">RESUME_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
        <span class="doccomment">/// Used by `iret` in hardware task switch mode to determine if current task is nested.</span>
        <span class="kw">const</span> <span class="ident">NESTED_TASK</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
        <span class="doccomment">/// The high bit of the I/O Privilege Level field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Specifies the privilege level required for executing I/O address-space instructions.</span>
        <span class="kw">const</span> <span class="ident">IOPL_HIGH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
        <span class="doccomment">/// The low bit of the I/O Privilege Level field.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Specifies the privilege level required for executing I/O address-space instructions.</span>
        <span class="kw">const</span> <span class="ident">IOPL_LOW</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
        <span class="doccomment">/// Set by hardware to indicate that the sign bit of the result of the last signed integer</span>
        <span class="doccomment">/// operation differs from the source operands.</span>
        <span class="kw">const</span> <span class="ident">OVERFLOW_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
        <span class="doccomment">/// Determines the order in which strings are processed.</span>
        <span class="kw">const</span> <span class="ident">DIRECTION_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
        <span class="doccomment">/// Enable interrupts.</span>
        <span class="kw">const</span> <span class="ident">INTERRUPT_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
        <span class="doccomment">/// Enable single-step mode for debugging.</span>
        <span class="kw">const</span> <span class="ident">TRAP_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
        <span class="doccomment">/// Set by hardware if last arithmetic operation resulted in a negative value.</span>
        <span class="kw">const</span> <span class="ident">SIGN_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
        <span class="doccomment">/// Set by hardware if last arithmetic operation resulted in a zero value.</span>
        <span class="kw">const</span> <span class="ident">ZERO_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
        <span class="doccomment">/// Set by hardware if last arithmetic operation generated a carry ouf of bit 3 of the</span>
        <span class="doccomment">/// result.</span>
        <span class="kw">const</span> <span class="ident">AUXILIARY_CARRY_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
        <span class="doccomment">/// Set by hardware if last result has an even number of 1 bits (only for some operations).</span>
        <span class="kw">const</span> <span class="ident">PARITY_FLAG</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Set by hardware if last arithmetic operation generated a carry out of the</span>
        <span class="doccomment">/// most-significant bit of the result.</span>
        <span class="kw">const</span> <span class="ident">CARRY_FLAG</span> <span class="op">=</span> <span class="number">1</span>;
    }
}

<span class="doccomment">/// Returns the current value of the RFLAGS register.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_rflags</span>() -&gt; <span class="ident">RFlags</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

    <span class="kw">unsafe</span> {
        <span class="macro">asm!</span>(<span class="string">&quot;pushf; pop {}&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">preserves_flags</span>));
    }

    <span class="ident">RFlags::from_bits_truncate</span>(<span class="ident">value</span>)
}

<span class="doccomment">/// Read the current set of CR4 flags.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_cr4</span>() -&gt; <span class="ident">Cr4Flags</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

    <span class="kw">unsafe</span> {
        <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr4&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));
    }

    <span class="ident">Cr4Flags::from_bits_truncate</span>(<span class="ident">value</span>) <span class="comment">// Get the flags from the bits.</span>
}

<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_cr3_raw</span>() -&gt; <span class="ident">u64</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

    <span class="kw">unsafe</span> {
        <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr3&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));
    }

    <span class="ident">value</span>
}

<span class="doccomment">/// Read the current set of CR0 flags.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_cr0</span>() -&gt; <span class="ident">Cr0Flags</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

    <span class="kw">unsafe</span> {
        <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr0&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));
    }

    <span class="ident">Cr0Flags::from_bits_truncate</span>(<span class="ident">value</span>) <span class="comment">// Get the flags from the bits.</span>
}

<span class="doccomment">/// Write the given set of CR4 flags.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ## Safety</span>
<span class="doccomment">/// - This function does not preserve the current value of the CR4 flags and</span>
<span class="doccomment">/// reserved fields.</span>
<span class="doccomment">/// - Its possible to violate memory safety by swapping CR4 flags.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_cr4</span>(<span class="ident">value</span>: <span class="ident">Cr4Flags</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;mov cr4, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">value</span>.<span class="ident">bits</span>(), <span class="ident">options</span>(<span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));
}

<span class="doccomment">/// Write the given set of CR0 flags.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ## Safety</span>
<span class="doccomment">/// - This function does not preserve the current value of the CR0 flags and</span>
<span class="doccomment">/// reserved fields.</span>
<span class="doccomment">/// - Its possible to violate memory safety by swapping CR0 flags.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_cr0</span>(<span class="ident">value</span>: <span class="ident">Cr0Flags</span>) {
    <span class="macro">asm!</span>(<span class="string">&quot;mov cr0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">value</span>.<span class="ident">bits</span>(), <span class="ident">options</span>(<span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));
}

<span class="doccomment">/// Read the current P4 table address from the CR3 register.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_cr3</span>() -&gt; (<span class="ident">PhysFrame</span>, <span class="ident">Cr3Flags</span>) {
    <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">read_cr3_raw</span>();
    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">PhysAddr::new</span>(<span class="ident">value</span> <span class="op">&amp;</span> <span class="number">0x_000f_ffff_ffff_f000</span>); <span class="comment">// Grab the frame address</span>
    <span class="kw">let</span> <span class="ident">frame</span> <span class="op">=</span> <span class="ident">PhysFrame::containing_address</span>(<span class="ident">addr</span>); <span class="comment">// Get the frame containing the address</span>

    <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">Cr3Flags::from_bits_truncate</span>(<span class="ident">value</span> <span class="op">&amp;</span> <span class="number">0xFFF</span>); <span class="comment">// Get the flags</span>

    (<span class="ident">frame</span>, <span class="ident">flags</span>)
}

<span class="doccomment">/// Read the current page fault linear address from the CR2 register.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_cr2</span>() -&gt; <span class="ident">VirtAddr</span> {
    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

    <span class="kw">unsafe</span> {
        <span class="macro">asm!</span>(<span class="string">&quot;mov {}, cr2&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>, <span class="ident">nostack</span>, <span class="ident">preserves_flags</span>));

        <span class="ident">VirtAddr::new</span>(<span class="ident">value</span>)
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="aero_kernel" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.60.0-nightly (498eeb72f 2022-01-31)" ></div>
</body></html>