set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Counter_Project.vho Counter_Project_vhd.sdo}}
}
