Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun 18 15:38:39 2021
| Host         : DESKTOP-K6BNGB0 running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 35
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 21         |
| DPOP-1 | Warning  | PREG Output pipelining | 7          |
| DPOP-2 | Warning  | MREG Output pipelining | 7          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__0 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__1 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__2 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__3 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__4 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__5 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__5 input system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5 output system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5 multiplier stage system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/rgb2__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


