#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 23 11:38:22 2022
# Process ID: 6236
# Current directory: X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1
# Command line: vivado.exe -log top_Game.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Game.tcl
# Log file: X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1/top_Game.vds
# Journal file: X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_Game.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'x:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_Game -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 821.094 ; gain = 177.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Game' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/new/top_Game.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_XADC' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1/.Xil/Vivado-6236-ECE-PHO115-02/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1/.Xil/Vivado-6236-ECE-PHO115-02/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:59]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (2#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (3#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (4#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (5#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (6#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (7#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:134]
INFO: [Synth 8-6155] done synthesizing module 'top_XADC' (8#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
WARNING: [Synth 8-689] width (4) of port connection 'sw' does not match port width (2) of module 'top_XADC' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/new/top_Game.v:70]
INFO: [Synth 8-6157] synthesizing module 'top_pong' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/clock_divider.v:23]
	Parameter DIVISOR bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (9#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:23]
	Parameter PW bound to: 100 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter PY bound to: 440 - type: integer 
	Parameter PX bound to: 320 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (10#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/vga640x480.v:23]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:73]
INFO: [Synth 8-6157] synthesizing module 'paddle' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/paddle.v:23]
	Parameter P_WIDTH bound to: 100 - type: integer 
	Parameter P_HEIGHT bound to: 40 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paddle' (11#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/paddle.v:23]
INFO: [Synth 8-6157] synthesizing module 'square' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 360 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (12#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'square' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized0' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 340 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized0' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b1' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:116]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized1' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 50 - type: integer 
	Parameter IY bound to: 120 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized1' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b2' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:132]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized2' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 30 - type: integer 
	Parameter IY bound to: 140 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized2' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b3' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:148]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized3' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 20 - type: integer 
	Parameter IY bound to: 100 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized3' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b4' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:164]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized4' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 70 - type: integer 
	Parameter IY bound to: 240 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized4' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b5' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:180]
INFO: [Synth 8-6157] synthesizing module 'square__parameterized5' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
	Parameter PY bound to: 440 - type: integer 
	Parameter PH bound to: 40 - type: integer 
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 370 - type: integer 
	Parameter IY bound to: 150 - type: integer 
	Parameter IY_DIR bound to: 0 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'square__parameterized5' (13#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:23]
WARNING: [Synth 8-7023] instance 'b6' of module 'square' has 15 connections declared, but only 13 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:196]
INFO: [Synth 8-4471] merging register 'VGA_G_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:228]
INFO: [Synth 8-4471] merging register 'VGA_B_reg[3:0]' into 'VGA_R_reg[3:0]' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:229]
WARNING: [Synth 8-6014] Unused sequential element VGA_G_reg was removed.  [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:228]
WARNING: [Synth 8-6014] Unused sequential element VGA_B_reg was removed.  [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:229]
INFO: [Synth 8-6155] done synthesizing module 'game' (14#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_screen' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:23]
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter B_SIZE bound to: 20 - type: integer 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:102]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'over_palette.mem'; please make sure the file is added to project and has read permission, ignoring [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:103]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 9 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:54]
INFO: [Synth 8-6157] synthesizing module 'start_square' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/start_square.v:23]
	Parameter H_SIZE bound to: 20 - type: integer 
	Parameter IX bound to: 320 - type: integer 
	Parameter IY bound to: 440 - type: integer 
	Parameter IX_DIR bound to: 1 - type: integer 
	Parameter IY_DIR bound to: 1 - type: integer 
	Parameter D_WIDTH bound to: 640 - type: integer 
	Parameter D_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_square' (15#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/start_square.v:23]
WARNING: [Synth 8-7023] instance 'ball' of module 'start_square' has 8 connections declared, but only 7 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:66]
INFO: [Synth 8-6157] synthesizing module 'sram' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: over.mem - type: string 
INFO: [Synth 8-251] Loading memor @ÒÜÞR·-N3þÂ [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:38]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'over.mem'; please make sure the file is added to project and has read permission, ignoring [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram' (16#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:25]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
WARNING: [Synth 8-3848] Net palette in module/entity menu_screen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:98]
INFO: [Synth 8-6155] done synthesizing module 'menu_screen' (17#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/menu_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bg_gen' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:25]
	Parameter MEMFILE bound to: gameover.mem - type: string 
	Parameter PALETTE bound to: gameover_palette.mem - type: string 
	Parameter SCREEN_WIDTH bound to: 640 - type: integer 
	Parameter SCREEN_HEIGHT bound to: 480 - type: integer 
	Parameter VRAM_DEPTH bound to: 307200 - type: integer 
	Parameter VRAM_A_WIDTH bound to: 18 - type: integer 
	Parameter VRAM_D_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-251] Loading palette. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:90]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'gameover_palette.mem'; please make sure the file is added to project and has read permission, ignoring [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:91]
WARNING: [Synth 8-7023] instance 'display' of module 'vga640x480' has 11 connections declared, but only 8 given [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:53]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:25]
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter MEMFILE bound to: gameover.mem - type: string 
INFO: [Synth 8-251] Loading memor ¨4JCR·-N3þÂ [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:38]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'gameover.mem'; please make sure the file is added to project and has read permission, ignoring [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (17#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sram.v:25]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
WARNING: [Synth 8-3848] Net palette in module/entity bg_gen does not have driver. [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:87]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bg_gen' (18#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/bg_gen.v:25]
INFO: [Synth 8-6157] synthesizing module 'score_to_7seg' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec_bcd' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/dec_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec_bcd' (19#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/dec_bcd.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'dec_bcd' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/score_to_7seg.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (12) of module 'dec_bcd' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/score_to_7seg.v:31]
INFO: [Synth 8-6157] synthesizing module 'num_hex' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_hex' (20#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/num_hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_to_7seg' (21#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/score_to_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'increment_one' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'increment_one' (22#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/increment_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_pong' (23#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/topmodule.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'AN' does not match port width (8) of module 'top_pong' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/new/top_Game.v:90]
INFO: [Synth 8-6157] synthesizing module 'analog2game' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'analog2game' (24#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/EC551_FinalProject/analog2game.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_Game' (25#1) [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/new/top_Game.v:23]
WARNING: [Synth 8-3331] design analog2game has unconnected port CLK100MHZ
WARNING: [Synth 8-3331] design score_to_7seg has unconnected port currscore[8]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[15]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[14]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[13]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[12]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[11]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[10]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[9]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[8]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[7]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[6]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[5]
WARNING: [Synth 8-3331] design top_Game has unconnected port LED_top[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 918.523 ; gain = 275.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 918.523 ; gain = 275.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 918.523 ; gain = 275.215
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'top_ADC/XLXI_7'
Finished Parsing XDC File [x:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'top_ADC/XLXI_7'
Parsing XDC File [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1030.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.324 ; gain = 387.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.324 ; gain = 387.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_ADC/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.324 ; gain = 387.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/square.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/topmodule.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1030.324 ; gain = 387.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 38    
	   3 Input     12 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 7     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 76    
+---RAMs : 
	            1536K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 17    
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 108   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module top_XADC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module paddle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module square__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 2     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	            1536K Bit         RAMs := 1     
Module menu_screen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module sram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	            1536K Bit         RAMs := 1     
Module bg_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module dec_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module num_hex 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module score_to_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module increment_one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module top_pong 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module analog2game 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM memory_array_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element memory_array_reg was removed. 
warning: Removed RAM memory_array_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element memory_array_reg was removed. 
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/vram/i_0/o_data_reg[0]' (FD) to 'top_Pong/end_screen/vram/i_0/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/vram/i_0/o_data_reg[1]' (FD) to 'top_Pong/end_screen/vram/i_0/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/vram/i_0/o_data_reg[2]' (FD) to 'top_Pong/end_screen/vram/i_0/o_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/vram/i_0/o_data_reg[3]' (FD) to 'top_Pong/end_screen/vram/i_0/o_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/vram/i_0/o_data_reg[4]' (FD) to 'top_Pong/end_screen/vram/i_0/o_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/end_screen/vram/i_0/\o_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b6/endgame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b5/endgame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b4/endgame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b3/endgame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b2/endgame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/b1/endgame_reg)
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[2]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[0]' (FD) to 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[1]' (FD) to 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[2]' (FD) to 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[3]' (FD) to 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[4]' (FD) to 'top_Pong/nolabel_line60/vram/i_0/o_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/nolabel_line60/vram/i_0/\o_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'top_ADC/Address_in_reg[1]' (FD) to 'top_ADC/Address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_ADC/\Address_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_ADC/\Address_in_reg[4] )
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[0]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[0]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[1]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[1]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[2]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[2]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[3]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[3]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[4]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[4]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[5]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[5]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[6]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[6]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[7]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[7]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[8]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[8]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[9]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[9]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/colour_reg[10]' (FDR) to 'top_Pong/end_screen/colour_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/color_reg[10]' (FDR) to 'top_Pong/nolabel_line60/color_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/end_screen/\colour_reg[11] )
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[0]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[1]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[3]' (FDSE) to 'top_Pong/pong/p/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[4]' (FDSE) to 'top_Pong/pong/p/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[5]' (FDSE) to 'top_Pong/pong/p/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[6]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[7]' (FDSE) to 'top_Pong/pong/p/y_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_Pong/pong/p/\y_reg[8] )
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[9]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/p/y_reg[10]' (FDRE) to 'top_Pong/pong/p/y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/pong/p/\y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/nolabel_line60/\color_reg[11] )
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_B_reg[0]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_B_reg[1]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_B_reg[2]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_B_reg[3]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_G_reg[0]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_G_reg[1]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_G_reg[2]' (FD) to 'top_Pong/end_screen/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_G_reg[3]' (FD) to 'top_Pong/end_screen/VGA_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_R_reg[0]' (FD) to 'top_Pong/end_screen/VGA_R_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/VGA_R_reg[0]' (FD) to 'top_Pong/pong/VGA_R_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_R_reg[1]' (FD) to 'top_Pong/end_screen/VGA_R_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/VGA_R_reg[1]' (FD) to 'top_Pong/pong/VGA_R_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/end_screen/VGA_R_reg[2]' (FD) to 'top_Pong/end_screen/VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/pong/VGA_R_reg[2]' (FD) to 'top_Pong/pong/VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_B_reg[0]' (FD) to 'top_Pong/nolabel_line60/VGA_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_B_reg[1]' (FD) to 'top_Pong/nolabel_line60/VGA_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_B_reg[2]' (FD) to 'top_Pong/nolabel_line60/VGA_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_B_reg[3]' (FD) to 'top_Pong/nolabel_line60/VGA_G_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_G_reg[0]' (FD) to 'top_Pong/nolabel_line60/VGA_G_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_G_reg[1]' (FD) to 'top_Pong/nolabel_line60/VGA_G_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_G_reg[2]' (FD) to 'top_Pong/nolabel_line60/VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_G_reg[3]' (FD) to 'top_Pong/nolabel_line60/VGA_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_R_reg[0]' (FD) to 'top_Pong/nolabel_line60/VGA_R_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_R_reg[1]' (FD) to 'top_Pong/nolabel_line60/VGA_R_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_Pong/nolabel_line60/VGA_R_reg[2]' (FD) to 'top_Pong/nolabel_line60/VGA_R_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_Pong/end_screen/\VGA_R_reg[3] )
WARNING: [Synth 8-3332] Sequential element (seg_reg[6]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[5]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[4]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[3]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[2]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[1]) is unused and will be removed from module top_pong.
WARNING: [Synth 8-3332] Sequential element (seg_reg[0]) is unused and will be removed from module top_pong.
INFO: [Synth 8-3886] merging instance 'top_ADC/dig6_reg[1]' (FDRE) to 'top_ADC/dig6_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_ADC/dig6_reg[2]' (FDRE) to 'top_ADC/dig6_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_ADC/\dig6_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1137.379 ; gain = 494.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1137.379 ; gain = 494.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 1137.379 ; gain = 494.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1140.211 ; gain = 496.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1140.211 ; gain = 496.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1140.211 ; gain = 496.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |   350|
|4     |DSP48E1    |     1|
|5     |LUT1       |   280|
|6     |LUT2       |   297|
|7     |LUT3       |   170|
|8     |LUT4       |   623|
|9     |LUT5       |   200|
|10    |LUT6       |   239|
|11    |MUXF7      |     4|
|12    |FDRE       |   740|
|13    |FDSE       |    64|
|14    |IBUF       |    17|
|15    |OBUF       |    34|
|16    |OBUFT      |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-----------------------+------+
|      |Instance           |Module                 |Cells |
+------+-------------------+-----------------------+------+
|1     |top                |                       |  3058|
|2     |  top_ADC          |top_XADC               |   390|
|3     |    segment1       |DigitToSeg             |   115|
|4     |      XLXI_6       |sevensegdecoder        |     7|
|5     |      XLXI_45      |mux4_4bus              |    12|
|6     |      XLXI_47      |segClkDevider          |    82|
|7     |      XLXI_49      |counter3bit            |     6|
|8     |      XLXI_50      |decoder_3_8            |     8|
|9     |  top_Pong         |top_pong               |  2599|
|10    |    pong           |game                   |  2258|
|11    |      display      |vga640x480__1          |    77|
|12    |      p            |paddle                 |    70|
|13    |      b0           |square                 |   262|
|14    |        detecty    |debounce__1            |    36|
|15    |        detectx    |debounce__2            |    36|
|16    |      b1           |square__parameterized0 |   234|
|17    |        detecty    |debounce__3            |    36|
|18    |        detectx    |debounce__4            |    36|
|19    |      b2           |square__parameterized1 |   234|
|20    |        detecty    |debounce__5            |    36|
|21    |        detectx    |debounce__6            |    36|
|22    |      b3           |square__parameterized2 |   234|
|23    |        detecty    |debounce__7            |    36|
|24    |        detectx    |debounce__8            |    36|
|25    |      b4           |square__parameterized3 |   234|
|26    |        detecty    |debounce__9            |    36|
|27    |        detectx    |debounce__10           |    36|
|28    |      b5           |square__parameterized4 |   234|
|29    |        detecty    |debounce__11           |    36|
|30    |        detectx    |debounce__12           |    36|
|31    |      b6           |square__parameterized5 |   234|
|32    |        detecty    |debounce__13           |    36|
|33    |        detectx    |debounce__14           |    36|
|34    |    nolabel_line60 |menu_screen            |   237|
|35    |      display      |vga640x480__2          |    77|
|36    |      ball         |start_square           |    98|
|37    |    end_screen     |bg_gen                 |    63|
|38    |      display      |vga640x480             |    56|
|39    |    change_mode    |increment_one          |    38|
|40    |      d_btn0       |debounce               |    36|
|41    |  ag               |analog2game            |     5|
+------+-------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1140.211 ; gain = 496.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 1140.211 ; gain = 385.102
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1140.211 ; gain = 496.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 145 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 1157.230 ; gain = 769.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1157.230 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/EC551/Demos_Clean/2018_ADC_Demo/Nexys-A7-100T-XADC.runs/synth_1/top_Game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Game_utilization_synth.rpt -pb top_Game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 11:39:57 2022...
