# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../I2S_Transmitter.ip_user_files/bd/ClockGeneration/sim/ClockGeneration.vhd" \
"../../../../I2S_Transmitter.srcs/sources_1/new/I2S.vhd" \
"../../../../I2S_Transmitter.srcs/sources_1/new/Top.vhd" \

# Do not sort compile order
nosort
