###############################################################################
#
# IAR ELF Linker V8.32.1.169/W32 for ARM                  10/Dec/2019  15:29:25
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\freertos_hello.out
#    Map file     =  
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\list\freertos_hello.map
#    Command line =  
#        -f C:\Users\nxf42573\AppData\Local\Temp\4\EW3EFB.tmp
#        (D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\board.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\clock_config.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\event_groups.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\evkmimxrt1064_flexspi_nor_config.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\evkmimxrt1064_sdram_ini_dcd.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\freertos_hello.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_assert.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_clock.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_common.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_debug_console.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_flexspi_nor_boot.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_gpio.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_lpuart.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\fsl_str.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\generic_list.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\heap_4.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\list.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\lpuart_adapter.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\pin_mux.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\port.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\portasm.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\queue.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\serial_manager.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\serial_port_uart.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\startup_MIMXRT1064.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\stream_buffer.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\system_MIMXRT1064.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\tasks.o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj\timers.o
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\freertos_hello.out
#        --map
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\list\freertos_hello.map
#        --config
#        D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar/MIMXRT1064xxxxx_sdram.icf
#        --semihosting --entry __iar_program_start --redirect
#        __iar_sh_stdout=__iar_sh_stdout_swo --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { first rw, section m_usb_dma_init_data };
"P2":  place in [from 0x8000'0000 to 0x81df'fbff] { block RW };
define block ZI
   with alignment = 32 { first zi, section m_usb_dma_noninit_data };
"P3":  place in [from 0x8000'0000 to 0x81df'fbff] { block ZI };
define block CSTACK with size = 1K, alignment = 8 { };
"P5":  place in [from 0x81df'fc00 to 0x81df'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable            in block NCACHE_VAR
  section NonCacheable.init       in block NCACHE_VAR
  section m_usb_dma_init_data     in block RW
  section m_usb_dma_noninit_data  in block ZI


  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x400
  .intvec            ro code          0x0   0x400  startup_MIMXRT1064.o [1]
                                  - 0x400   0x400

"P1":                                      0x29d0
  .text              ro code        0x400   0x71c  clock_config.o [1]
  .text              ro code        0xb1c    0x18  fsl_assert.o [1]
  .text              ro code        0xb34   0x3ec  fsl_clock.o [1]
  .text              ro code        0xf20   0x18c  fsl_debug_console.o [1]
  .text              ro code       0x10ac   0x194  serial_manager.o [1]
  .text              ro code       0x1240    0x86  ABImemcpy.o [4]
  .text              ro code       0x12c6    0x3a  zero_init3.o [4]
  .text              ro code       0x1300    0x3a  ABImemset48.o [4]
  .rodata            const         0x133a     0x2  clock_config.o [1]
  .text              ro code       0x133c     0x6  ABImemclr4.o [4]
  .text              ro code       0x1342   0x29a  fsl_str.o [1]
  .text              ro code       0x15dc    0xd0  serial_port_uart.o [1]
  .text              ro code       0x16ac    0x66  ABImemset.o [4]
  .text              ro code       0x1712     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x1714    0x36  strlen.o [4]
  .text              ro code       0x174a     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x174c   0x15c  lpuart_adapter.o [1]
  .text              ro code       0x18a8   0x3f0  fsl_lpuart.o [1]
  .text              ro code       0x1c98   0x2e0  board.o [1]
  .text              ro code       0x1f78   0x194  tasks.o [1]
  .text              ro code       0x210c    0x3e  list.o [1]
  .text              ro code       0x214a     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x214c   0x14a  system_MIMXRT1064.o [1]
  .text              ro code       0x2296     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2298    0xec  pin_mux.o [1]
  CODE               ro code       0x2384    0xb0  portasm.o [1]
  .rodata            const         0x2434    0x78  fsl_debug_console.o [1]
  .rodata            const         0x24ac    0x64  serial_manager.o [1]
  .rodata            const         0x2510    0x64  serial_port_uart.o [1]
  .rodata            const         0x2574    0x60  clock_config.o [1]
  .rodata            const         0x25d4    0x60  fsl_clock.o [1]
  .rodata            const         0x2634    0x60  fsl_lpuart.o [1]
  .rodata            const         0x2694    0x60  fsl_lpuart.o [1]
  .rodata            const         0x26f4    0x60  pin_mux.o [1]
  .rodata            const         0x2754    0x58  lpuart_adapter.o [1]
  .rodata            const         0x27ac    0x4c  lpuart_adapter.o [1]
  .rodata            const         0x27f8    0x40  fsl_lpuart.o [1]
  .rodata            const         0x2838    0x2c  fsl_assert.o [1]
  .text              ro code       0x2864    0x2c  port.o [1]
  .text              ro code       0x2890    0x2c  copy_init3.o [4]
  .rodata            const         0x28bc    0x28  fsl_debug_console.o [1]
  .rodata            const         0x28e4    0x28  fsl_lpuart.o [1]
  .rodata            const         0x290c    0x28  fsl_lpuart.o [1]
  .rodata            const         0x2934    0x28  lpuart_adapter.o [1]
  .text              ro code       0x295c    0x28  startup_MIMXRT1064.o [1]
  .text              ro code       0x2984    0x28  data_init.o [4]
  .rodata            const         0x29ac    0x24  fsl_lpuart.o [1]
  .rodata            const         0x29d0    0x24  lpuart_adapter.o [1]
  .text              ro code       0x29f4    0x22  fpinit_M.o [3]
  .iar.init_table    const         0x2a18    0x24  - Linker created -
  .text              ro code       0x2a3c     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2a40    0x20  freertos_hello.o [1]
  .text              ro code       0x2a60    0x1e  cmain.o [4]
  .text              ro code       0x2a7e     0x4  low_level_init.o [2]
  .text              ro code       0x2a82     0x4  exit.o [2]
  .text              ro code       0x2a86     0x2  startup_MIMXRT1064.o [1]
  .text              ro code       0x2a88     0xa  cexit.o [4]
  .text              ro code       0x2a94    0x14  exit.o [5]
  .rodata            const         0x2aa8    0x1c  fsl_lpuart.o [1]
  .rodata            const         0x2ac4    0x18  clock_config.o [1]
  .rodata            const         0x2adc    0x14  fsl_lpuart.o [1]
  .rodata            const         0x2af0    0x10  fsl_clock.o [1]
  .rodata            const         0x2b00    0x10  fsl_clock.o [1]
  .rodata            const         0x2b10    0x10  fsl_debug_console.o [1]
  .rodata            const         0x2b20    0x10  serial_manager.o [1]
  .rodata            const         0x2b30    0x10  serial_port_uart.o [1]
  .rodata            const         0x2b40    0x10  serial_port_uart.o [1]
  .rodata            const         0x2b50     0xc  clock_config.o [1]
  .rodata            const         0x2b5c     0xc  freertos_hello.o [1]
  .rodata            const         0x2b68     0xc  fsl_debug_console.o [1]
  .rodata            const         0x2b74     0xc  fsl_lpuart.o [1]
  .rodata            const         0x2b80     0xc  fsl_lpuart.o [1]
  .rodata            const         0x2b8c     0xc  fsl_lpuart.o [1]
  .rodata            const         0x2b98     0xc  pin_mux.o [1]
  .rodata            const         0x2ba4     0xc  serial_manager.o [1]
  .rodata            const         0x2bb0     0xc  serial_manager.o [1]
  .text              ro code       0x2bbc     0xc  cstartup_M.o [4]
  .rodata            const         0x2bc8     0x8  clock_config.o [1]
  .rodata            const         0x2bd0     0x8  fsl_debug_console.o [1]
  .rodata            const         0x2bd8     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2be0     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2be8     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2bf0     0x8  lpuart_adapter.o [1]
  .rodata            const         0x2bf8     0x8  serial_manager.o [1]
  .rodata            const         0x2c00     0x8  serial_manager.o [1]
  .rodata            const         0x2c08     0x8  serial_manager.o [1]
  .rodata            const         0x2c10     0x8  serial_manager.o [1]
  .rodata            const         0x2c18     0x8  serial_port_uart.o [1]
  .rodata            const         0x2c20     0x8  serial_port_uart.o [1]
  .text              ro code       0x2c28     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c30     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c38     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c40     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c48     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c50     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c58     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c60     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c68     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c70     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c78     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c80     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c88     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c90     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2c98     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2ca0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2ca8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cb0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cb8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cc0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cc8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cd0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cd8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2ce0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2ce8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cf0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2cf8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d00     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d08     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d10     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d18     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d20     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d28     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d30     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d38     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d40     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d48     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d50     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d58     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d60     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d68     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d70     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d78     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d80     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d88     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d90     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2d98     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2da0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2da8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2db0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2db8     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2dc0     0x8  startup_MIMXRT1064.o [1]
  .text              ro code       0x2dc8     0x4  startup_MIMXRT1064.o [1]
  Initializer bytes  const         0x2dcc     0x4  <for RW-1>
  .rodata            const         0x2dd0     0x0  zero_init3.o [4]
  .rodata            const         0x2dd0     0x0  copy_init3.o [4]
                                 - 0x2dd0  0x29d0

"P2-P3", part 1 of 2:                         0x4
  RW                          0x8000'0000     0x4  <Block>
    RW-1                      0x8000'0000     0x4  <Init block>
      .data          inited   0x8000'0000     0x4  system_MIMXRT1064.o [1]
                            - 0x8000'0004     0x4

"P2-P3", part 2 of 2:                        0xdc
  ZI                          0x8000'0020    0xdc  <Block>
    .bss             zero     0x8000'0020     0x4  fsl_clock.o [1]
    .bss             zero     0x8000'0024     0x4  fsl_clock.o [1]
    .bss             zero     0x8000'0028    0x1c  fsl_debug_console.o [1]
    .bss             zero     0x8000'0044     0x4  fsl_debug_console.o [1]
    .bss             zero     0x8000'0048    0x24  fsl_lpuart.o [1]
    .bss             zero     0x8000'006c     0x4  fsl_lpuart.o [1]
    .bss             zero     0x8000'0070     0x4  tasks.o [1]
    .bss             zero     0x8000'0074    0x64  tasks.o [1]
    .bss             zero     0x8000'00d8     0x4  tasks.o [1]
    .bss             zero     0x8000'00dc     0x4  tasks.o [1]
    .bss             zero     0x8000'00e0     0x4  tasks.o [1]
    .bss             zero     0x8000'00e4     0x4  tasks.o [1]
    .bss             zero     0x8000'00e8     0x4  tasks.o [1]
    .bss             zero     0x8000'00ec     0x4  tasks.o [1]
    .bss             zero     0x8000'00f0     0x4  tasks.o [1]
    .bss             zero     0x8000'00f4     0x4  tasks.o [1]
    .bss             zero     0x8000'00f8     0x4  tasks.o [1]
                            - 0x8000'00fc    0xdc

"P5":                                       0x400
  CSTACK                      0x81df'fc00   0x400  <Block>
    CSTACK           uninit   0x81df'fc00   0x400  <Block tail>
                            - 0x81e0'0000   0x400

Unused ranges:

         From           To        Size
         ----           --        ----
       0x2dd0     0x1'ffff    0x1'd230
  0x8000'0004  0x8000'001f        0x1c
  0x8000'00fc  0x81df'fbff  0x1df'fb04


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0xdc:
          0x8000'0020  0xdc

Copy (__iar_copy_init3)
    1 source range, total size 0x4:
               0x2dcc   0x4
    1 destination range, total size 0x4:
          0x8000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module                ro code  ro data  rw data
    ------                -------  -------  -------
command line/config:
    -----------------------------------------------
    Total:

D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj: [1]
    board.o                   736
    clock_config.o          1 820      142
    freertos_hello.o           32       12
    fsl_assert.o               24       44
    fsl_clock.o             1 004      128        8
    fsl_debug_console.o       396      196       32
    fsl_lpuart.o            1 008      456       40
    fsl_str.o                 666
    list.o                     62
    lpuart_adapter.o          348      272
    pin_mux.o                 236      108
    port.o                     44
    portasm.o                 176
    serial_manager.o          404      172
    serial_port_uart.o        208      148
    startup_MIMXRT1064.o    1 496
    system_MIMXRT1064.o       330        4        4
    tasks.o                   404               140
    -----------------------------------------------
    Total:                  9 394    1 682      224

dl7M_tln.a: [2]
    exit.o                      4
    low_level_init.o            4
    -----------------------------------------------
    Total:                      8

m7M_tlv.a: [3]
    fpinit_M.o                 34
    -----------------------------------------------
    Total:                     34

rt7M_tl.a: [4]
    ABImemclr4.o                6
    ABImemcpy.o               134
    ABImemset.o               102
    ABImemset48.o              58
    cexit.o                    10
    cmain.o                    30
    copy_init3.o               44
    cstartup_M.o               12
    data_init.o                40
    strlen.o                   54
    zero_init3.o               58
    -----------------------------------------------
    Total:                    548

shb_l.a: [5]
    exit.o                     20
    -----------------------------------------------
    Total:                     20

    Gaps                        4        2
    Linker created                      36    1 024
---------------------------------------------------
    Grand Total:           10 008    1 720    1 248


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base        0x2a18          --   Gb  - Linker created -
.iar.init_table$$Limit       0x2a3c          --   Gb  - Linker created -
?main                        0x2a61         Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x1cb5   0x1e  Code  Lc  board.o [1]
ARM_MPU_Enable               0x1c99   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN            0x545  0x498  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x1e7b   0x7c  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x1e29   0x3a  Code  Gb  board.o [1]
BOARD_InitDebugConsole       0x1e63   0x18  Code  Gb  board.o [1]
BOARD_InitPins               0x2301   0x64  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate             0x4d1   0x40  Code  Lc  clock_config.o [1]
CLOCK_ControlGate            0x18a9   0x40  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x2299   0x3a  Code  Lc  pin_mux.o [1]
CLOCK_DeinitAudioPll          0xc7d    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll           0xc95    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll           0xc73    0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitVideoPll          0xc89    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock            0x511    0x4  Code  Lc  clock_config.o [1]
CLOCK_EnableClock            0x18e9    0x4  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x22d3    0x4  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv                 0x1ded   0x2a  Code  Lc  board.o [1]
CLOCK_GetMux                 0x1dc3   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x1e17   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq              0xb35   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                              0xb73   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq              0xca1  0x1de  Code  Gb  fsl_clock.o [1]
CLOCK_GetPllFreq::enetRefClkFreq
                             0x2b00   0x10  Data  Lc  fsl_clock.o [1]
CLOCK_InitArmPll              0xbf3   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk         0xb89   0x44  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M            0xbe5    0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pfd             0xe7f   0x2c  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll             0xc33   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed           0xb4d   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled            0xb5d   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                  0x469   0x68  Code  Lc  clock_config.o [1]
CLOCK_SetMux                  0x401   0x68  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass            0x525   0x20  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq          0x51d    0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq             0x515    0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc               0xbcd   0x18  Code  Gb  fsl_clock.o [1]
CSTACK$$Base            0x81df'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x81e0'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                             0x1343   0x7e  Code  Lc  fsl_str.o [1]
DbgConsole_Init               0xfa1   0xae  Code  Gb  fsl_debug_console.o [1]
DbgConsole_PrintCallback
                              0xf65   0x3c  Code  Lc  fsl_debug_console.o [1]
DbgConsole_Printf            0x104f   0x38  Code  Gb  fsl_debug_console.o [1]
DbgConsole_SendDataReliable
                              0xf21   0x44  Code  Gb  fsl_debug_console.o [1]
HAL_UartGetStatus            0x174d    0xe  Code  Lc  lpuart_adapter.o [1]
HAL_UartInit                 0x175b   0xd6  Code  Gb  lpuart_adapter.o [1]
HAL_UartSendBlocking         0x1831   0x58  Code  Gb  lpuart_adapter.o [1]
IOMUXC_SetPinConfig          0x22f3    0xc  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x22d7   0x1c  Code  Lc  pin_mux.o [1]
LPUART1_DriverIRQHandler
                             0x1bf5    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                             0x1c01    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x1c15    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x1c21    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x1c31    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x1c41    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x1c51    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x1c5d    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART_GetDefaultConfig
                             0x1b4b   0x4a  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x18ff   0x32  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x1931  0x21a  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x18ed   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x1b95   0x36  Code  Gb  fsl_lpuart.o [1]
PendSV_Handler               0x2385         Code  Gb  portasm.o [1]
RW$$Base                0x8000'0000          --   Gb  - Linker created -
RW$$Limit               0x8000'0004          --   Gb  - Linker created -
Region$$Table$$Base          0x2a18          --   Gb  - Linker created -
Region$$Table$$Limit         0x2a3c          --   Gb  - Linker created -
SCB_DisableDCache            0x1d71   0x52  Code  Lc  board.o [1]
SCB_DisableICache            0x1cfd   0x22  Code  Lc  board.o [1]
SCB_EnableDCache             0x1d1f   0x52  Code  Lc  board.o [1]
SCB_EnableDCache             0x2177   0x52  Code  Lc  system_MIMXRT1064.o [1]
SCB_EnableICache             0x1cd3   0x2a  Code  Lc  board.o [1]
SCB_EnableICache             0x214d   0x2a  Code  Lc  system_MIMXRT1064.o [1]
SVC_Handler                  0x23dd         Code  Gb  portasm.o [1]
SerialManager_Init           0x1139   0x54  Code  Gb  serial_manager.o [1]
SerialManager_OpenReadHandle
                             0x11d1   0x4c  Code  Gb  serial_manager.o [1]
SerialManager_OpenWriteHandle
                             0x118d   0x44  Code  Gb  serial_manager.o [1]
SerialManager_StartWriting
                             0x10ad   0x22  Code  Lc  serial_manager.o [1]
SerialManager_Write          0x10cf   0x6a  Code  Lc  serial_manager.o [1]
SerialManager_WriteBlocking
                             0x121d    0x2  Code  Gb  serial_manager.o [1]
Serial_UartInit              0x15dd   0x68  Code  Gb  serial_port_uart.o [1]
Serial_UartWrite             0x1645   0x52  Code  Gb  serial_port_uart.o [1]
StrFormatPrintf              0x13c1  0x21c  Code  Gb  fsl_str.o [1]
SysTick_Handler              0x2865   0x28  Code  Gb  port.o [1]
SystemCoreClock         0x8000'0000    0x4  Data  Gb  system_MIMXRT1064.o [1]
SystemInit                   0x21c9   0x8e  Code  Gb  system_MIMXRT1064.o [1]
ZI$$Base                0x8000'0020          --   Gb  - Linker created -
ZI$$Limit               0x8000'00fc          --   Gb  - Linker created -
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0         Data  Gb  <internal module>
__Vectors                       0x0          --   Gb  startup_MIMXRT1064.o [1]
__Vectors_End                 0x400         Data  Gb  startup_MIMXRT1064.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1064.o [1]
__aeabi_assert                0xb1d   0x18  Code  Gb  fsl_assert.o [1]
__aeabi_memclr4              0x133d         Code  Gb  ABImemclr4.o [4]
__aeabi_memcpy4              0x1241         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8              0x1241         Code  Gb  ABImemcpy.o [4]
__aeabi_memset               0x16ad         Code  Gb  ABImemset.o [4]
__aeabi_memset4              0x1301         Code  Gb  ABImemset48.o [4]
__aeabi_memset8              0x1301         Code  Gb  ABImemset48.o [4]
__cmain                      0x2a61         Code  Gb  cmain.o [4]
__exit                       0x2a95   0x14  Code  Gb  exit.o [5]
__iar_Memset                 0x16ad         Code  Gb  ABImemset.o [4]
__iar_Memset4_word           0x1309         Code  Gb  ABImemset48.o [4]
__iar_Memset8_word           0x1309         Code  Gb  ABImemset48.o [4]
__iar_Memset_word            0x16b5         Code  Gb  ABImemset.o [4]
__iar_copy_init3             0x2891   0x2c  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x2985   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp               0x29f5         Code  Gb  fpinit_M.o [3]
__iar_program_start          0x2bbd         Code  Gb  cstartup_M.o [4]
__iar_zero_init3             0x12c7   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x2a7f    0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0         Data  Gb  startup_MIMXRT1064.o [1]
__vector_table_0x1c            0x1c         Data  Gb  startup_MIMXRT1064.o [1]
_call_main                   0x2a6d         Code  Gb  cmain.o [4]
_exit                        0x2a89         Code  Gb  cexit.o [4]
_main                        0x2a7b         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x2bc8    0x8  Data  Gb  clock_config.o [1]
exit                         0x2a83    0x4  Code  Gb  exit.o [2]
g_rtcXtalFreq           0x8000'0024    0x4  Data  Gb  fsl_clock.o [1]
g_serialHandle          0x8000'0044    0x4  Data  Gb  fsl_debug_console.o [1]
g_xtalFreq              0x8000'0020    0x4  Data  Gb  fsl_clock.o [1]
main                         0x2a41   0x20  Code  Gb  freertos_hello.o [1]
prvResetNextTaskUnblockTime
                             0x20d5   0x24  Code  Lc  tasks.o [1]
pxCurrentTCB            0x8000'0070    0x4  Data  Gb  tasks.o [1]
pxDelayedTaskList       0x8000'00d8    0x4  Data  Lc  tasks.o [1]
pxOverflowDelayedTaskList
                        0x8000'00dc    0x4  Data  Lc  tasks.o [1]
pxReadyTasksLists       0x8000'0074   0x64  Data  Lc  tasks.o [1]
s_LpuartAdapterBase          0x29d0   0x24  Data  Lc  lpuart_adapter.o [1]
s_debugConsoleState     0x8000'0028   0x1c  Data  Lc  fsl_debug_console.o [1]
s_lpuartBases                0x29ac   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x2adc   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x8000'0048   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x8000'006c    0x4  Data  Lc  fsl_lpuart.o [1]
strlen                       0x1715         Code  Gb  strlen.o [4]
usb1PllConfig_BOARD_BootClockRUN
                             0x133a    0x2  Data  Gb  clock_config.o [1]
uxListRemove                 0x2125   0x26  Code  Gb  list.o [1]
uxPendedTicks           0x8000'00e8    0x4  Data  Lc  tasks.o [1]
uxSchedulerSuspended    0x8000'00f8    0x4  Data  Lc  tasks.o [1]
uxTopReadyPriority      0x8000'00e4    0x4  Data  Lc  tasks.o [1]
vListInsertEnd               0x210d   0x18  Code  Gb  list.o [1]
vPortEnableVFP               0x2419         Code  Gb  portasm.o [1]
vPortStartFirstTask          0x23f9         Code  Gb  portasm.o [1]
vTaskSwitchContext           0x2055   0x64  Code  Gb  tasks.o [1]
xNextTaskUnblockTime    0x8000'00f4    0x4  Data  Lc  tasks.o [1]
xNumOfOverflows         0x8000'00f0    0x4  Data  Lc  tasks.o [1]
xTaskIncrementTick           0x1f79   0xdc  Code  Gb  tasks.o [1]
xTickCount              0x8000'00e0    0x4  Data  Lc  tasks.o [1]
xYieldPending           0x8000'00ec    0x4  Data  Lc  tasks.o [1]


[1] = D:\git_learning\Code_learning\IoT_Study\freertos_hello\boards\evkmimxrt1064\rtos_examples\freertos_hello\iar\sdram_debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  10 008 bytes of readonly  code memory
   1 720 bytes of readonly  data memory
   1 248 bytes of readwrite data memory

Errors: none
Warnings: none
