$date
	Sun Aug 09 20:53:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module U2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#30
1!
0%
0$
0#
0"
#31
0!
1%
#32
0%
1$
#33
1!
1%
#34
0!
0%
0$
1#
#35
1!
1%
#36
0%
1$
#37
0!
1%
#38
0%
0$
0#
1"
#39
1!
1%
#40
0%
1$
#41
0!
1%
#42
1!
0%
0$
1#
#43
0!
1%
#44
0%
1$
#45
1!
1%
#50
