
VCU2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007900  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08007ab0  08007ab0  00008ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bd8  08007bd8  00009060  2**0
                  CONTENTS
  4 .ARM          00000000  08007bd8  08007bd8  00009060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007bd8  08007bd8  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bd8  08007bd8  00008bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bdc  08007bdc  00008bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007be0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c24  20000060  08007c40  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c84  08007c40  00009c84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d71b  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e86  00000000  00000000  000267ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  0002a638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001449  00000000  00000000  0002c068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d40  00000000  00000000  0002d4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c019  00000000  00000000  000311f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d133  00000000  00000000  0004d20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a33d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071dc  00000000  00000000  0015a380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0016155c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007a98 	.word	0x08007a98

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08007a98 	.word	0x08007a98

080001f0 <HAL_CAN_RxFifo0MsgPendingCallback>:

	}
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]

    // Retrieve the received message from FIFO 0
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80001f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000238 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80001fa:	4a10      	ldr	r2, [pc, #64]	@ (800023c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80001fc:	2100      	movs	r1, #0
 80001fe:	6878      	ldr	r0, [r7, #4]
 8000200:	f000 ffc8 	bl	8001194 <HAL_CAN_GetRxMessage>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d001      	beq.n	800020e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
        // Error handling
        Error_Handler();
 800020a:	f000 fb15 	bl	8000838 <Error_Handler>
    }

    // Process the received data
    // Example: Check the received ID
    if (RxData[0] == 1) {
 800020e:	4b0a      	ldr	r3, [pc, #40]	@ (8000238 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000210:	781b      	ldrb	r3, [r3, #0]
 8000212:	2b01      	cmp	r3, #1
 8000214:	d10b      	bne.n	800022e <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
        // Process the received data in RxData

    	throttle = (uint16_t)RxData[1]<<8 | RxData[2];
 8000216:	4b08      	ldr	r3, [pc, #32]	@ (8000238 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000218:	785b      	ldrb	r3, [r3, #1]
 800021a:	021b      	lsls	r3, r3, #8
 800021c:	b21a      	sxth	r2, r3
 800021e:	4b06      	ldr	r3, [pc, #24]	@ (8000238 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000220:	789b      	ldrb	r3, [r3, #2]
 8000222:	b21b      	sxth	r3, r3
 8000224:	4313      	orrs	r3, r2
 8000226:	b21b      	sxth	r3, r3
 8000228:	b29a      	uxth	r2, r3
 800022a:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800022c:	801a      	strh	r2, [r3, #0]

    }
}
 800022e:	bf00      	nop
 8000230:	3708      	adds	r7, #8
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	2000014c 	.word	0x2000014c
 800023c:	20000130 	.word	0x20000130
 8000240:	2000011c 	.word	0x2000011c

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b092      	sub	sp, #72	@ 0x48
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8];
	uint32_t TxMailbox;

	TxHeader.IDE = CAN_ID_STD;
 800024a:	2300      	movs	r3, #0
 800024c:	63bb      	str	r3, [r7, #56]	@ 0x38
	TxHeader.StdId = 0x446;
 800024e:	f240 4346 	movw	r3, #1094	@ 0x446
 8000252:	633b      	str	r3, [r7, #48]	@ 0x30
	TxHeader.RTR = CAN_RTR_DATA;
 8000254:	2300      	movs	r3, #0
 8000256:	63fb      	str	r3, [r7, #60]	@ 0x3c
	TxHeader.DLC = 2;
 8000258:	2302      	movs	r3, #2
 800025a:	643b      	str	r3, [r7, #64]	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025c:	f000 fd1d 	bl	8000c9a <HAL_Init>

  /* USER CODE BEGIN Init */
  hdac1.State = HAL_DAC_STATE_RESET;
 8000260:	4b26      	ldr	r3, [pc, #152]	@ (80002fc <main+0xb8>)
 8000262:	2200      	movs	r2, #0
 8000264:	711a      	strb	r2, [r3, #4]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f865 	bl	8000334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f000 f95b 	bl	8000524 <MX_GPIO_Init>
  MX_DAC1_Init();
 800026e:	f000 f8dd 	bl	800042c <MX_DAC1_Init>
  MX_CAN1_Init();
 8000272:	f000 f8a5 	bl	80003c0 <MX_CAN1_Init>
  MX_I2C1_Init();
 8000276:	f000 f915 	bl	80004a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1); //Start DAC 1 and 2
 800027a:	2100      	movs	r1, #0
 800027c:	481f      	ldr	r0, [pc, #124]	@ (80002fc <main+0xb8>)
 800027e:	f001 fc05 	bl	8001a8c <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_2);
 8000282:	2110      	movs	r1, #16
 8000284:	481d      	ldr	r0, [pc, #116]	@ (80002fc <main+0xb8>)
 8000286:	f001 fc01 	bl	8001a8c <HAL_DAC_Start>

  HAL_CAN_Start(&hcan1);
 800028a:	481d      	ldr	r0, [pc, #116]	@ (8000300 <main+0xbc>)
 800028c:	f000 ff3e 	bl	800110c <HAL_CAN_Start>

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000290:	2102      	movs	r1, #2
 8000292:	481b      	ldr	r0, [pc, #108]	@ (8000300 <main+0xbc>)
 8000294:	f001 f8a0 	bl	80013d8 <HAL_CAN_ActivateNotification>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <main+0x5e>
	{
		  Error_Handler();
 800029e:	f000 facb 	bl	8000838 <Error_Handler>
	}

	CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80002a2:	2301      	movs	r3, #1
 80002a4:	623b      	str	r3, [r7, #32]
//  canfilterconfig.FilterMaskIdLow = 0x0000;
//  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
//  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
//  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)

	  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80002a6:	463b      	mov	r3, r7
 80002a8:	4619      	mov	r1, r3
 80002aa:	4815      	ldr	r0, [pc, #84]	@ (8000300 <main+0xbc>)
 80002ac:	f000 fe4e 	bl	8000f4c <HAL_CAN_ConfigFilter>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002b0:	f004 fd5a 	bl	8004d68 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(Heart_Beat, NULL, &HeartBeat_attributes);
 80002b4:	4a13      	ldr	r2, [pc, #76]	@ (8000304 <main+0xc0>)
 80002b6:	2100      	movs	r1, #0
 80002b8:	4813      	ldr	r0, [pc, #76]	@ (8000308 <main+0xc4>)
 80002ba:	f004 fd9f 	bl	8004dfc <osThreadNew>
 80002be:	4603      	mov	r3, r0
 80002c0:	4a12      	ldr	r2, [pc, #72]	@ (800030c <main+0xc8>)
 80002c2:	6013      	str	r3, [r2, #0]

  /* creation of UpdateThrottle */
  UpdateThrottleHandle = osThreadNew(Update_Throttle, NULL, &UpdateThrottle_attributes);
 80002c4:	4a12      	ldr	r2, [pc, #72]	@ (8000310 <main+0xcc>)
 80002c6:	2100      	movs	r1, #0
 80002c8:	4812      	ldr	r0, [pc, #72]	@ (8000314 <main+0xd0>)
 80002ca:	f004 fd97 	bl	8004dfc <osThreadNew>
 80002ce:	4603      	mov	r3, r0
 80002d0:	4a11      	ldr	r2, [pc, #68]	@ (8000318 <main+0xd4>)
 80002d2:	6013      	str	r3, [r2, #0]

  /* creation of LightsControl */
  LightsControlHandle = osThreadNew(Lights_Control, NULL, &LightsControl_attributes);
 80002d4:	4a11      	ldr	r2, [pc, #68]	@ (800031c <main+0xd8>)
 80002d6:	2100      	movs	r1, #0
 80002d8:	4811      	ldr	r0, [pc, #68]	@ (8000320 <main+0xdc>)
 80002da:	f004 fd8f 	bl	8004dfc <osThreadNew>
 80002de:	4603      	mov	r3, r0
 80002e0:	4a10      	ldr	r2, [pc, #64]	@ (8000324 <main+0xe0>)
 80002e2:	6013      	str	r3, [r2, #0]

  /* creation of ReadSensors */
  ReadSensorsHandle = osThreadNew(Read_Sensors, NULL, &ReadSensors_attributes);
 80002e4:	4a10      	ldr	r2, [pc, #64]	@ (8000328 <main+0xe4>)
 80002e6:	2100      	movs	r1, #0
 80002e8:	4810      	ldr	r0, [pc, #64]	@ (800032c <main+0xe8>)
 80002ea:	f004 fd87 	bl	8004dfc <osThreadNew>
 80002ee:	4603      	mov	r3, r0
 80002f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000330 <main+0xec>)
 80002f2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80002f4:	f004 fd5c 	bl	8004db0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f8:	bf00      	nop
 80002fa:	e7fd      	b.n	80002f8 <main+0xb4>
 80002fc:	200000a4 	.word	0x200000a4
 8000300:	2000007c 	.word	0x2000007c
 8000304:	08007b00 	.word	0x08007b00
 8000308:	08000651 	.word	0x08000651
 800030c:	2000010c 	.word	0x2000010c
 8000310:	08007b24 	.word	0x08007b24
 8000314:	08000675 	.word	0x08000675
 8000318:	20000110 	.word	0x20000110
 800031c:	08007b48 	.word	0x08007b48
 8000320:	0800073d 	.word	0x0800073d
 8000324:	20000114 	.word	0x20000114
 8000328:	08007b6c 	.word	0x08007b6c
 800032c:	08000805 	.word	0x08000805
 8000330:	20000118 	.word	0x20000118

08000334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b096      	sub	sp, #88	@ 0x58
 8000338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800033a:	f107 0314 	add.w	r3, r7, #20
 800033e:	2244      	movs	r2, #68	@ 0x44
 8000340:	2100      	movs	r1, #0
 8000342:	4618      	mov	r0, r3
 8000344:	f007 fac0 	bl	80078c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000348:	463b      	mov	r3, r7
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]
 8000354:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000356:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800035a:	f002 fe81 	bl	8003060 <HAL_PWREx_ControlVoltageScaling>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000364:	f000 fa68 	bl	8000838 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000368:	2310      	movs	r3, #16
 800036a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800036c:	2301      	movs	r3, #1
 800036e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000370:	2300      	movs	r3, #0
 8000372:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000374:	2360      	movs	r3, #96	@ 0x60
 8000376:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000378:	2300      	movs	r3, #0
 800037a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800037c:	f107 0314 	add.w	r3, r7, #20
 8000380:	4618      	mov	r0, r3
 8000382:	f002 fec3 	bl	800310c <HAL_RCC_OscConfig>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800038c:	f000 fa54 	bl	8000838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000390:	230f      	movs	r3, #15
 8000392:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000394:	2300      	movs	r3, #0
 8000396:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003a0:	2300      	movs	r3, #0
 80003a2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003a4:	463b      	mov	r3, r7
 80003a6:	2100      	movs	r1, #0
 80003a8:	4618      	mov	r0, r3
 80003aa:	f003 fac9 	bl	8003940 <HAL_RCC_ClockConfig>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80003b4:	f000 fa40 	bl	8000838 <Error_Handler>
  }
}
 80003b8:	bf00      	nop
 80003ba:	3758      	adds	r7, #88	@ 0x58
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80003c4:	4b17      	ldr	r3, [pc, #92]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003c6:	4a18      	ldr	r2, [pc, #96]	@ (8000428 <MX_CAN1_Init+0x68>)
 80003c8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80003ca:	4b16      	ldr	r3, [pc, #88]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003cc:	2202      	movs	r2, #2
 80003ce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80003d0:	4b14      	ldr	r3, [pc, #80]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003d6:	4b13      	ldr	r3, [pc, #76]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003d8:	2200      	movs	r2, #0
 80003da:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80003e2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80003e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80003ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80003f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80003f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80003fc:	4b09      	ldr	r3, [pc, #36]	@ (8000424 <MX_CAN1_Init+0x64>)
 80003fe:	2200      	movs	r2, #0
 8000400:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000402:	4b08      	ldr	r3, [pc, #32]	@ (8000424 <MX_CAN1_Init+0x64>)
 8000404:	2200      	movs	r2, #0
 8000406:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000408:	4b06      	ldr	r3, [pc, #24]	@ (8000424 <MX_CAN1_Init+0x64>)
 800040a:	2200      	movs	r2, #0
 800040c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800040e:	4805      	ldr	r0, [pc, #20]	@ (8000424 <MX_CAN1_Init+0x64>)
 8000410:	f000 fca0 	bl	8000d54 <HAL_CAN_Init>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800041a:	f000 fa0d 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	2000007c 	.word	0x2000007c
 8000428:	40006400 	.word	0x40006400

0800042c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b08a      	sub	sp, #40	@ 0x28
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	2224      	movs	r2, #36	@ 0x24
 8000436:	2100      	movs	r1, #0
 8000438:	4618      	mov	r0, r3
 800043a:	f007 fa45 	bl	80078c8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800043e:	4b17      	ldr	r3, [pc, #92]	@ (800049c <MX_DAC1_Init+0x70>)
 8000440:	4a17      	ldr	r2, [pc, #92]	@ (80004a0 <MX_DAC1_Init+0x74>)
 8000442:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000444:	4815      	ldr	r0, [pc, #84]	@ (800049c <MX_DAC1_Init+0x70>)
 8000446:	f001 faff 	bl	8001a48 <HAL_DAC_Init>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000450:	f000 f9f2 	bl	8000838 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000454:	2300      	movs	r3, #0
 8000456:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000458:	2300      	movs	r3, #0
 800045a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800045c:	2300      	movs	r3, #0
 800045e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000460:	2300      	movs	r3, #0
 8000462:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000464:	2300      	movs	r3, #0
 8000466:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	2200      	movs	r2, #0
 800046c:	4619      	mov	r1, r3
 800046e:	480b      	ldr	r0, [pc, #44]	@ (800049c <MX_DAC1_Init+0x70>)
 8000470:	f001 fb7e 	bl	8001b70 <HAL_DAC_ConfigChannel>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800047a:	f000 f9dd 	bl	8000838 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800047e:	1d3b      	adds	r3, r7, #4
 8000480:	2210      	movs	r2, #16
 8000482:	4619      	mov	r1, r3
 8000484:	4805      	ldr	r0, [pc, #20]	@ (800049c <MX_DAC1_Init+0x70>)
 8000486:	f001 fb73 	bl	8001b70 <HAL_DAC_ConfigChannel>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8000490:	f000 f9d2 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000494:	bf00      	nop
 8000496:	3728      	adds	r7, #40	@ 0x28
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	200000a4 	.word	0x200000a4
 80004a0:	40007400 	.word	0x40007400

080004a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004aa:	4a1c      	ldr	r2, [pc, #112]	@ (800051c <MX_I2C1_Init+0x78>)
 80004ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 80004ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000520 <MX_I2C1_Init+0x7c>)
 80004b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80004b4:	4b18      	ldr	r3, [pc, #96]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004ba:	4b17      	ldr	r3, [pc, #92]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004bc:	2201      	movs	r2, #1
 80004be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004c0:	4b15      	ldr	r3, [pc, #84]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004c6:	4b14      	ldr	r3, [pc, #80]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004cc:	4b12      	ldr	r3, [pc, #72]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004d2:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004de:	480e      	ldr	r0, [pc, #56]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004e0:	f001 fe80 	bl	80021e4 <HAL_I2C_Init>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004ea:	f000 f9a5 	bl	8000838 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ee:	2100      	movs	r1, #0
 80004f0:	4809      	ldr	r0, [pc, #36]	@ (8000518 <MX_I2C1_Init+0x74>)
 80004f2:	f002 fd10 	bl	8002f16 <HAL_I2CEx_ConfigAnalogFilter>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d001      	beq.n	8000500 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004fc:	f000 f99c 	bl	8000838 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000500:	2100      	movs	r1, #0
 8000502:	4805      	ldr	r0, [pc, #20]	@ (8000518 <MX_I2C1_Init+0x74>)
 8000504:	f002 fd52 	bl	8002fac <HAL_I2CEx_ConfigDigitalFilter>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800050e:	f000 f993 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	200000b8 	.word	0x200000b8
 800051c:	40005400 	.word	0x40005400
 8000520:	00100d14 	.word	0x00100d14

08000524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b088      	sub	sp, #32
 8000528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052a:	f107 030c 	add.w	r3, r7, #12
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	605a      	str	r2, [r3, #4]
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	60da      	str	r2, [r3, #12]
 8000538:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053a:	4b42      	ldr	r3, [pc, #264]	@ (8000644 <MX_GPIO_Init+0x120>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053e:	4a41      	ldr	r2, [pc, #260]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000540:	f043 0304 	orr.w	r3, r3, #4
 8000544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000546:	4b3f      	ldr	r3, [pc, #252]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054a:	f003 0304 	and.w	r3, r3, #4
 800054e:	60bb      	str	r3, [r7, #8]
 8000550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	4b3c      	ldr	r3, [pc, #240]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000556:	4a3b      	ldr	r2, [pc, #236]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800055e:	4b39      	ldr	r3, [pc, #228]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	607b      	str	r3, [r7, #4]
 8000568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	4b36      	ldr	r3, [pc, #216]	@ (8000644 <MX_GPIO_Init+0x120>)
 800056c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056e:	4a35      	ldr	r2, [pc, #212]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000570:	f043 0302 	orr.w	r3, r3, #2
 8000574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000576:	4b33      	ldr	r3, [pc, #204]	@ (8000644 <MX_GPIO_Init+0x120>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057a:	f003 0302 	and.w	r3, r3, #2
 800057e:	603b      	str	r3, [r7, #0]
 8000580:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	210f      	movs	r1, #15
 8000586:	4830      	ldr	r0, [pc, #192]	@ (8000648 <MX_GPIO_Init+0x124>)
 8000588:	f001 fdfa 	bl	8002180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MC_Main_Pin|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2107      	movs	r1, #7
 8000590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000594:	f001 fdf4 	bl	8002180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_13, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	f242 0102 	movw	r1, #8194	@ 0x2002
 800059e:	482b      	ldr	r0, [pc, #172]	@ (800064c <MX_GPIO_Init+0x128>)
 80005a0:	f001 fdee 	bl	8002180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	4619      	mov	r1, r3
 80005ba:	4823      	ldr	r0, [pc, #140]	@ (8000648 <MX_GPIO_Init+0x124>)
 80005bc:	f001 fc4e 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80005c0:	230f      	movs	r3, #15
 80005c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c4:	2301      	movs	r3, #1
 80005c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	4619      	mov	r1, r3
 80005d6:	481c      	ldr	r0, [pc, #112]	@ (8000648 <MX_GPIO_Init+0x124>)
 80005d8:	f001 fc40 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : MC_Main_Pin PA1 PA2 */
  GPIO_InitStruct.Pin = MC_Main_Pin|GPIO_PIN_1|GPIO_PIN_2;
 80005dc:	2307      	movs	r3, #7
 80005de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e0:	2301      	movs	r3, #1
 80005e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	4619      	mov	r1, r3
 80005f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f6:	f001 fc31 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
 80005fa:	f242 0302 	movw	r3, #8194	@ 0x2002
 80005fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000600:	2301      	movs	r3, #1
 8000602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	4619      	mov	r1, r3
 8000612:	480e      	ldr	r0, [pc, #56]	@ (800064c <MX_GPIO_Init+0x128>)
 8000614:	f001 fc22 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000618:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800061c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800061e:	2312      	movs	r3, #18
 8000620:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000626:	2303      	movs	r3, #3
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800062a:	2304      	movs	r3, #4
 800062c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	4619      	mov	r1, r3
 8000634:	4805      	ldr	r0, [pc, #20]	@ (800064c <MX_GPIO_Init+0x128>)
 8000636:	f001 fc11 	bl	8001e5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800063a:	bf00      	nop
 800063c:	3720      	adds	r7, #32
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40021000 	.word	0x40021000
 8000648:	48000800 	.word	0x48000800
 800064c:	48000400 	.word	0x48000400

08000650 <Heart_Beat>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Heart_Beat */
void Heart_Beat(void *argument)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]


  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000658:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800065c:	4804      	ldr	r0, [pc, #16]	@ (8000670 <Heart_Beat+0x20>)
 800065e:	f001 fda7 	bl	80021b0 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000662:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000666:	f004 fc5b 	bl	8004f20 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 800066a:	bf00      	nop
 800066c:	e7f4      	b.n	8000658 <Heart_Beat+0x8>
 800066e:	bf00      	nop
 8000670:	48000400 	.word	0x48000400

08000674 <Update_Throttle>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Update_Throttle */
void Update_Throttle(void *argument)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Update_Throttle */
  /* Infinite loop */
  for(;;)
  {
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, throttle);
 800067c:	4b23      	ldr	r3, [pc, #140]	@ (800070c <Update_Throttle+0x98>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	2200      	movs	r2, #0
 8000682:	2110      	movs	r1, #16
 8000684:	4822      	ldr	r0, [pc, #136]	@ (8000710 <Update_Throttle+0x9c>)
 8000686:	f001 fa4e 	bl	8001b26 <HAL_DAC_SetValue>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, regen);
 800068a:	4b22      	ldr	r3, [pc, #136]	@ (8000714 <Update_Throttle+0xa0>)
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	2200      	movs	r2, #0
 8000690:	2100      	movs	r1, #0
 8000692:	481f      	ldr	r0, [pc, #124]	@ (8000710 <Update_Throttle+0x9c>)
 8000694:	f001 fa47 	bl	8001b26 <HAL_DAC_SetValue>

	  //updates gpio pins with states from global variables
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, mc_main_ctrl);
 8000698:	4b1f      	ldr	r3, [pc, #124]	@ (8000718 <Update_Throttle+0xa4>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	461a      	mov	r2, r3
 800069e:	2101      	movs	r1, #1
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a4:	f001 fd6c 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, mc_pwreco_ctrl);
 80006a8:	4b1c      	ldr	r3, [pc, #112]	@ (800071c <Update_Throttle+0xa8>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	2102      	movs	r1, #2
 80006b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b4:	f001 fd64 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, mc_fwdrev_ctrl);
 80006b8:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <Update_Throttle+0xac>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	461a      	mov	r2, r3
 80006be:	2104      	movs	r1, #4
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c4:	f001 fd5c 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, fan_en);
 80006c8:	4b16      	ldr	r3, [pc, #88]	@ (8000724 <Update_Throttle+0xb0>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	461a      	mov	r2, r3
 80006ce:	2108      	movs	r1, #8
 80006d0:	4815      	ldr	r0, [pc, #84]	@ (8000728 <Update_Throttle+0xb4>)
 80006d2:	f001 fd55 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, horn_en);
 80006d6:	4b15      	ldr	r3, [pc, #84]	@ (800072c <Update_Throttle+0xb8>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	461a      	mov	r2, r3
 80006dc:	2110      	movs	r1, #16
 80006de:	4812      	ldr	r0, [pc, #72]	@ (8000728 <Update_Throttle+0xb4>)
 80006e0:	f001 fd4e 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, mppt_pre_contactor_en);
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <Update_Throttle+0xbc>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	2104      	movs	r1, #4
 80006ec:	4811      	ldr	r0, [pc, #68]	@ (8000734 <Update_Throttle+0xc0>)
 80006ee:	f001 fd47 	bl	8002180 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, mppt_contactor_en);
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <Update_Throttle+0xc4>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	2108      	movs	r1, #8
 80006fa:	480e      	ldr	r0, [pc, #56]	@ (8000734 <Update_Throttle+0xc0>)
 80006fc:	f001 fd40 	bl	8002180 <HAL_GPIO_WritePin>

	  osDelay(20);
 8000700:	2014      	movs	r0, #20
 8000702:	f004 fc0d 	bl	8004f20 <osDelay>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, throttle);
 8000706:	bf00      	nop
 8000708:	e7b8      	b.n	800067c <Update_Throttle+0x8>
 800070a:	bf00      	nop
 800070c:	2000011c 	.word	0x2000011c
 8000710:	200000a4 	.word	0x200000a4
 8000714:	2000011e 	.word	0x2000011e
 8000718:	20000120 	.word	0x20000120
 800071c:	20000121 	.word	0x20000121
 8000720:	20000122 	.word	0x20000122
 8000724:	20000126 	.word	0x20000126
 8000728:	48000400 	.word	0x48000400
 800072c:	20000127 	.word	0x20000127
 8000730:	20000129 	.word	0x20000129
 8000734:	48000800 	.word	0x48000800
 8000738:	20000128 	.word	0x20000128

0800073c <Lights_Control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Lights_Control */
void Lights_Control(void *argument)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Lights_Control */
  int counter = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, rc_light_en); //sets center rear light (brake light)
 8000748:	4b26      	ldr	r3, [pc, #152]	@ (80007e4 <Lights_Control+0xa8>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	461a      	mov	r2, r3
 800074e:	2101      	movs	r1, #1
 8000750:	4825      	ldr	r0, [pc, #148]	@ (80007e8 <Lights_Control+0xac>)
 8000752:	f001 fd15 	bl	8002180 <HAL_GPIO_WritePin>

	  if (counter == 0) {
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d118      	bne.n	800078e <Lights_Control+0x52>
	     if (rl_turn == 1) {
 800075c:	4b23      	ldr	r3, [pc, #140]	@ (80007ec <Lights_Control+0xb0>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d103      	bne.n	800076c <Lights_Control+0x30>
	      	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8000764:	2101      	movs	r1, #1
 8000766:	4820      	ldr	r0, [pc, #128]	@ (80007e8 <Lights_Control+0xac>)
 8000768:	f001 fd22 	bl	80021b0 <HAL_GPIO_TogglePin>
	     }
	     if (rr_turn == 1) {
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <Lights_Control+0xb4>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d103      	bne.n	800077c <Lights_Control+0x40>
	      	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8000774:	2102      	movs	r1, #2
 8000776:	481c      	ldr	r0, [pc, #112]	@ (80007e8 <Lights_Control+0xac>)
 8000778:	f001 fd1a 	bl	80021b0 <HAL_GPIO_TogglePin>
	     }
	     if (strb_light_en == 1) {
 800077c:	4b1d      	ldr	r3, [pc, #116]	@ (80007f4 <Lights_Control+0xb8>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d104      	bne.n	800078e <Lights_Control+0x52>
	      	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 8000784:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000788:	4817      	ldr	r0, [pc, #92]	@ (80007e8 <Lights_Control+0xac>)
 800078a:	f001 fd11 	bl	80021b0 <HAL_GPIO_TogglePin>
	     }
	  }

	  if (rl_turn == 0) {
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <Lights_Control+0xb0>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d107      	bne.n	80007a6 <Lights_Control+0x6a>
	      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, rl_light_en);
 8000796:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <Lights_Control+0xbc>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	461a      	mov	r2, r3
 800079c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007a0:	4811      	ldr	r0, [pc, #68]	@ (80007e8 <Lights_Control+0xac>)
 80007a2:	f001 fced 	bl	8002180 <HAL_GPIO_WritePin>
	  }

	  if (rr_turn == 0) {
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <Lights_Control+0xb4>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d106      	bne.n	80007bc <Lights_Control+0x80>
	      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, rr_light_en);
 80007ae:	4b13      	ldr	r3, [pc, #76]	@ (80007fc <Lights_Control+0xc0>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	461a      	mov	r2, r3
 80007b4:	2102      	movs	r1, #2
 80007b6:	480c      	ldr	r0, [pc, #48]	@ (80007e8 <Lights_Control+0xac>)
 80007b8:	f001 fce2 	bl	8002180 <HAL_GPIO_WritePin>
	  }


	  counter += 100;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	3364      	adds	r3, #100	@ 0x64
 80007c0:	60fb      	str	r3, [r7, #12]
	  counter = counter%500;
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000800 <Lights_Control+0xc4>)
 80007c6:	fb82 1203 	smull	r1, r2, r2, r3
 80007ca:	1151      	asrs	r1, r2, #5
 80007cc:	17da      	asrs	r2, r3, #31
 80007ce:	1a8a      	subs	r2, r1, r2
 80007d0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80007d4:	fb01 f202 	mul.w	r2, r1, r2
 80007d8:	1a9b      	subs	r3, r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
	  osDelay(100);
 80007dc:	2064      	movs	r0, #100	@ 0x64
 80007de:	f004 fb9f 	bl	8004f20 <osDelay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, rc_light_en); //sets center rear light (brake light)
 80007e2:	e7b1      	b.n	8000748 <Lights_Control+0xc>
 80007e4:	20000123 	.word	0x20000123
 80007e8:	48000800 	.word	0x48000800
 80007ec:	2000012a 	.word	0x2000012a
 80007f0:	2000012b 	.word	0x2000012b
 80007f4:	2000012c 	.word	0x2000012c
 80007f8:	20000125 	.word	0x20000125
 80007fc:	20000124 	.word	0x20000124
 8000800:	10624dd3 	.word	0x10624dd3

08000804 <Read_Sensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Read_Sensors */
void Read_Sensors(void *argument)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Read_Sensors */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800080c:	2001      	movs	r0, #1
 800080e:	f004 fb87 	bl	8004f20 <osDelay>
 8000812:	e7fb      	b.n	800080c <Read_Sensors+0x8>

08000814 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a04      	ldr	r2, [pc, #16]	@ (8000834 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d101      	bne.n	800082a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000826:	f000 fa51 	bl	8000ccc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40000400 	.word	0x40000400

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083c:	b672      	cpsid	i
}
 800083e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <Error_Handler+0x8>

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <HAL_MspInit+0x4c>)
 800084c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800084e:	4a10      	ldr	r2, [pc, #64]	@ (8000890 <HAL_MspInit+0x4c>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6613      	str	r3, [r2, #96]	@ 0x60
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <HAL_MspInit+0x4c>)
 8000858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <HAL_MspInit+0x4c>)
 8000864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000866:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <HAL_MspInit+0x4c>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800086c:	6593      	str	r3, [r2, #88]	@ 0x58
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <HAL_MspInit+0x4c>)
 8000870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	210f      	movs	r1, #15
 800087e:	f06f 0001 	mvn.w	r0, #1
 8000882:	f001 f8b7 	bl	80019f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000

08000894 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	@ 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a24      	ldr	r2, [pc, #144]	@ (8000944 <HAL_CAN_MspInit+0xb0>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d141      	bne.n	800093a <HAL_CAN_MspInit+0xa6>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80008b6:	4b24      	ldr	r3, [pc, #144]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ba:	4a23      	ldr	r2, [pc, #140]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008c2:	4b21      	ldr	r3, [pc, #132]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a1d      	ldr	r2, [pc, #116]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b1b      	ldr	r3, [pc, #108]	@ (8000948 <HAL_CAN_MspInit+0xb4>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f4:	2303      	movs	r3, #3
 80008f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008f8:	2309      	movs	r3, #9
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	4812      	ldr	r0, [pc, #72]	@ (800094c <HAL_CAN_MspInit+0xb8>)
 8000904:	f001 faaa 	bl	8001e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800090c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090e:	2302      	movs	r3, #2
 8000910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000916:	2303      	movs	r3, #3
 8000918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800091a:	2309      	movs	r3, #9
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4809      	ldr	r0, [pc, #36]	@ (800094c <HAL_CAN_MspInit+0xb8>)
 8000926:	f001 fa99 	bl	8001e5c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2105      	movs	r1, #5
 800092e:	2014      	movs	r0, #20
 8000930:	f001 f860 	bl	80019f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000934:	2014      	movs	r0, #20
 8000936:	f001 f879 	bl	8001a2c <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800093a:	bf00      	nop
 800093c:	3728      	adds	r7, #40	@ 0x28
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40006400 	.word	0x40006400
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400

08000950 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a15      	ldr	r2, [pc, #84]	@ (80009c4 <HAL_DAC_MspInit+0x74>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d124      	bne.n	80009bc <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000972:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 8000974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000976:	4a14      	ldr	r2, [pc, #80]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 8000978:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800097c:	6593      	str	r3, [r2, #88]	@ 0x58
 800097e:	4b12      	ldr	r3, [pc, #72]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 8000980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	4a0e      	ldr	r2, [pc, #56]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000996:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <HAL_DAC_MspInit+0x78>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009a2:	2330      	movs	r3, #48	@ 0x30
 80009a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009a6:	2303      	movs	r3, #3
 80009a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4619      	mov	r1, r3
 80009b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b8:	f001 fa50 	bl	8001e5c <HAL_GPIO_Init>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 80009bc:	bf00      	nop
 80009be:	3728      	adds	r7, #40	@ 0x28
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40007400 	.word	0x40007400
 80009c8:	40021000 	.word	0x40021000

080009cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b0ac      	sub	sp, #176	@ 0xb0
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009e4:	f107 0310 	add.w	r3, r7, #16
 80009e8:	228c      	movs	r2, #140	@ 0x8c
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f006 ff6b 	bl	80078c8 <memset>
  if(hi2c->Instance==I2C1)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a29      	ldr	r2, [pc, #164]	@ (8000a9c <HAL_I2C_MspInit+0xd0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d14a      	bne.n	8000a92 <HAL_I2C_MspInit+0xc6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80009fc:	2340      	movs	r3, #64	@ 0x40
 80009fe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a04:	f107 0310 	add.w	r3, r7, #16
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f003 f9d9 	bl	8003dc0 <HAL_RCCEx_PeriphCLKConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a14:	f7ff ff10 	bl	8000838 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a18:	4b21      	ldr	r3, [pc, #132]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1c:	4a20      	ldr	r2, [pc, #128]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a1e:	f043 0302 	orr.w	r3, r3, #2
 8000a22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a24:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a28:	f003 0302 	and.w	r3, r3, #2
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a30:	23c0      	movs	r3, #192	@ 0xc0
 8000a32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a36:	2312      	movs	r3, #18
 8000a38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a42:	2303      	movs	r3, #3
 8000a44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a48:	2304      	movs	r3, #4
 8000a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a52:	4619      	mov	r1, r3
 8000a54:	4813      	ldr	r0, [pc, #76]	@ (8000aa4 <HAL_I2C_MspInit+0xd8>)
 8000a56:	f001 fa01 	bl	8001e5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a5a:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a5e:	4a10      	ldr	r2, [pc, #64]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <HAL_I2C_MspInit+0xd4>)
 8000a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2105      	movs	r1, #5
 8000a76:	201f      	movs	r0, #31
 8000a78:	f000 ffbc 	bl	80019f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000a7c:	201f      	movs	r0, #31
 8000a7e:	f000 ffd5 	bl	8001a2c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2105      	movs	r1, #5
 8000a86:	2020      	movs	r0, #32
 8000a88:	f000 ffb4 	bl	80019f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000a8c:	2020      	movs	r0, #32
 8000a8e:	f000 ffcd 	bl	8001a2c <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a92:	bf00      	nop
 8000a94:	37b0      	adds	r7, #176	@ 0xb0
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40005400 	.word	0x40005400
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	48000400 	.word	0x48000400

08000aa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08e      	sub	sp, #56	@ 0x38
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000ab6:	4b34      	ldr	r3, [pc, #208]	@ (8000b88 <HAL_InitTick+0xe0>)
 8000ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aba:	4a33      	ldr	r2, [pc, #204]	@ (8000b88 <HAL_InitTick+0xe0>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ac2:	4b31      	ldr	r3, [pc, #196]	@ (8000b88 <HAL_InitTick+0xe0>)
 8000ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ace:	f107 0210 	add.w	r2, r7, #16
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4611      	mov	r1, r2
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f003 f8df 	bl	8003c9c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ade:	6a3b      	ldr	r3, [r7, #32]
 8000ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d103      	bne.n	8000af0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ae8:	f003 f8c2 	bl	8003c70 <HAL_RCC_GetPCLK1Freq>
 8000aec:	6378      	str	r0, [r7, #52]	@ 0x34
 8000aee:	e004      	b.n	8000afa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000af0:	f003 f8be 	bl	8003c70 <HAL_RCC_GetPCLK1Freq>
 8000af4:	4603      	mov	r3, r0
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000afa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000afc:	4a23      	ldr	r2, [pc, #140]	@ (8000b8c <HAL_InitTick+0xe4>)
 8000afe:	fba2 2303 	umull	r2, r3, r2, r3
 8000b02:	0c9b      	lsrs	r3, r3, #18
 8000b04:	3b01      	subs	r3, #1
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000b08:	4b21      	ldr	r3, [pc, #132]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b0a:	4a22      	ldr	r2, [pc, #136]	@ (8000b94 <HAL_InitTick+0xec>)
 8000b0c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000b0e:	4b20      	ldr	r3, [pc, #128]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b14:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000b16:	4a1e      	ldr	r2, [pc, #120]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b1a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b22:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b28:	4b19      	ldr	r3, [pc, #100]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8000b2e:	4818      	ldr	r0, [pc, #96]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b30:	f003 fe10 	bl	8004754 <HAL_TIM_Base_Init>
 8000b34:	4603      	mov	r3, r0
 8000b36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d11b      	bne.n	8000b7a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000b42:	4813      	ldr	r0, [pc, #76]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b44:	f003 fe68 	bl	8004818 <HAL_TIM_Base_Start_IT>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b4e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d111      	bne.n	8000b7a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b56:	201d      	movs	r0, #29
 8000b58:	f000 ff68 	bl	8001a2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b0f      	cmp	r3, #15
 8000b60:	d808      	bhi.n	8000b74 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8000b62:	2200      	movs	r2, #0
 8000b64:	6879      	ldr	r1, [r7, #4]
 8000b66:	201d      	movs	r0, #29
 8000b68:	f000 ff44 	bl	80019f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b98 <HAL_InitTick+0xf0>)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6013      	str	r3, [r2, #0]
 8000b72:	e002      	b.n	8000b7a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000b74:	2301      	movs	r3, #1
 8000b76:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b7a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3738      	adds	r7, #56	@ 0x38
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	431bde83 	.word	0x431bde83
 8000b90:	20000154 	.word	0x20000154
 8000b94:	40000400 	.word	0x40000400
 8000b98:	20000004 	.word	0x20000004

08000b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <NMI_Handler+0x4>

08000ba4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <BusFault_Handler+0x4>

08000bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <UsageFault_Handler+0x4>

08000bc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
	...

08000bd4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000bd8:	4802      	ldr	r0, [pc, #8]	@ (8000be4 <CAN1_RX0_IRQHandler+0x10>)
 8000bda:	f000 fc23 	bl	8001424 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	2000007c 	.word	0x2000007c

08000be8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000bec:	4802      	ldr	r0, [pc, #8]	@ (8000bf8 <TIM3_IRQHandler+0x10>)
 8000bee:	f003 fe83 	bl	80048f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000154 	.word	0x20000154

08000bfc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000c00:	4802      	ldr	r0, [pc, #8]	@ (8000c0c <I2C1_EV_IRQHandler+0x10>)
 8000c02:	f001 fb8a 	bl	800231a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	200000b8 	.word	0x200000b8

08000c10 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000c14:	4802      	ldr	r0, [pc, #8]	@ (8000c20 <I2C1_ER_IRQHandler+0x10>)
 8000c16:	f001 fb9a 	bl	800234e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	200000b8 	.word	0x200000b8

08000c24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <SystemInit+0x20>)
 8000c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c2e:	4a05      	ldr	r2, [pc, #20]	@ (8000c44 <SystemInit+0x20>)
 8000c30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <Reset_Handler>:
 8000c48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c80 <LoopForever+0x2>
 8000c4c:	f7ff ffea 	bl	8000c24 <SystemInit>
 8000c50:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <LoopForever+0x6>)
 8000c52:	490d      	ldr	r1, [pc, #52]	@ (8000c88 <LoopForever+0xa>)
 8000c54:	4a0d      	ldr	r2, [pc, #52]	@ (8000c8c <LoopForever+0xe>)
 8000c56:	2300      	movs	r3, #0
 8000c58:	e002      	b.n	8000c60 <LoopCopyDataInit>

08000c5a <CopyDataInit>:
 8000c5a:	58d4      	ldr	r4, [r2, r3]
 8000c5c:	50c4      	str	r4, [r0, r3]
 8000c5e:	3304      	adds	r3, #4

08000c60 <LoopCopyDataInit>:
 8000c60:	18c4      	adds	r4, r0, r3
 8000c62:	428c      	cmp	r4, r1
 8000c64:	d3f9      	bcc.n	8000c5a <CopyDataInit>
 8000c66:	4a0a      	ldr	r2, [pc, #40]	@ (8000c90 <LoopForever+0x12>)
 8000c68:	4c0a      	ldr	r4, [pc, #40]	@ (8000c94 <LoopForever+0x16>)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e001      	b.n	8000c72 <LoopFillZerobss>

08000c6e <FillZerobss>:
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	3204      	adds	r2, #4

08000c72 <LoopFillZerobss>:
 8000c72:	42a2      	cmp	r2, r4
 8000c74:	d3fb      	bcc.n	8000c6e <FillZerobss>
 8000c76:	f006 fe85 	bl	8007984 <__libc_init_array>
 8000c7a:	f7ff fae3 	bl	8000244 <main>

08000c7e <LoopForever>:
 8000c7e:	e7fe      	b.n	8000c7e <LoopForever>
 8000c80:	20040000 	.word	0x20040000
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000060 	.word	0x20000060
 8000c8c:	08007be0 	.word	0x08007be0
 8000c90:	20000060 	.word	0x20000060
 8000c94:	20001c84 	.word	0x20001c84

08000c98 <ADC1_2_IRQHandler>:
 8000c98:	e7fe      	b.n	8000c98 <ADC1_2_IRQHandler>

08000c9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca4:	2003      	movs	r0, #3
 8000ca6:	f000 fe9a 	bl	80019de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000caa:	200f      	movs	r0, #15
 8000cac:	f7ff fefc 	bl	8000aa8 <HAL_InitTick>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d002      	beq.n	8000cbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	71fb      	strb	r3, [r7, #7]
 8000cba:	e001      	b.n	8000cc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cbc:	f7ff fdc2 	bl	8000844 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <HAL_IncTick+0x24>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <HAL_IncTick+0x24>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	200001a0 	.word	0x200001a0

08000cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	@ (8000d08 <HAL_GetTick+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	200001a0 	.word	0x200001a0

08000d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d14:	f7ff ffee 	bl	8000cf4 <HAL_GetTick>
 8000d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000d24:	d005      	beq.n	8000d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d26:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <HAL_Delay+0x44>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4413      	add	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d32:	bf00      	nop
 8000d34:	f7ff ffde 	bl	8000cf4 <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d8f7      	bhi.n	8000d34 <HAL_Delay+0x28>
  {
  }
}
 8000d44:	bf00      	nop
 8000d46:	bf00      	nop
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000008 	.word	0x20000008

08000d54 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d101      	bne.n	8000d66 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e0ed      	b.n	8000f42 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d102      	bne.n	8000d78 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff fd8e 	bl	8000894 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f042 0201 	orr.w	r2, r2, #1
 8000d86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d88:	f7ff ffb4 	bl	8000cf4 <HAL_GetTick>
 8000d8c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d8e:	e012      	b.n	8000db6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d90:	f7ff ffb0 	bl	8000cf4 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b0a      	cmp	r3, #10
 8000d9c:	d90b      	bls.n	8000db6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2205      	movs	r2, #5
 8000dae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e0c5      	b.n	8000f42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0e5      	beq.n	8000d90 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f022 0202 	bic.w	r2, r2, #2
 8000dd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dd4:	f7ff ff8e 	bl	8000cf4 <HAL_GetTick>
 8000dd8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dda:	e012      	b.n	8000e02 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ddc:	f7ff ff8a 	bl	8000cf4 <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b0a      	cmp	r3, #10
 8000de8:	d90b      	bls.n	8000e02 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2205      	movs	r2, #5
 8000dfa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e09f      	b.n	8000f42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f003 0302 	and.w	r3, r3, #2
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1e5      	bne.n	8000ddc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	7e1b      	ldrb	r3, [r3, #24]
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d108      	bne.n	8000e2a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	e007      	b.n	8000e3a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	7e5b      	ldrb	r3, [r3, #25]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d108      	bne.n	8000e54 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	e007      	b.n	8000e64 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e62:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	7e9b      	ldrb	r3, [r3, #26]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d108      	bne.n	8000e7e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f042 0220 	orr.w	r2, r2, #32
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	e007      	b.n	8000e8e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f022 0220 	bic.w	r2, r2, #32
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	7edb      	ldrb	r3, [r3, #27]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d108      	bne.n	8000ea8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 0210 	bic.w	r2, r2, #16
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	e007      	b.n	8000eb8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f042 0210 	orr.w	r2, r2, #16
 8000eb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	7f1b      	ldrb	r3, [r3, #28]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d108      	bne.n	8000ed2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f042 0208 	orr.w	r2, r2, #8
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	e007      	b.n	8000ee2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f022 0208 	bic.w	r2, r2, #8
 8000ee0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	7f5b      	ldrb	r3, [r3, #29]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d108      	bne.n	8000efc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f042 0204 	orr.w	r2, r2, #4
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e007      	b.n	8000f0c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f022 0204 	bic.w	r2, r2, #4
 8000f0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	431a      	orrs	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	431a      	orrs	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	695b      	ldr	r3, [r3, #20]
 8000f20:	ea42 0103 	orr.w	r1, r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	1e5a      	subs	r2, r3, #1
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b087      	sub	sp, #28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f62:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f64:	7cfb      	ldrb	r3, [r7, #19]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d003      	beq.n	8000f72 <HAL_CAN_ConfigFilter+0x26>
 8000f6a:	7cfb      	ldrb	r3, [r7, #19]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	f040 80be 	bne.w	80010ee <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000f72:	4b65      	ldr	r3, [pc, #404]	@ (8001108 <HAL_CAN_ConfigFilter+0x1bc>)
 8000f74:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f7c:	f043 0201 	orr.w	r2, r3, #1
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f8c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	f003 031f 	and.w	r3, r3, #31
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	401a      	ands	r2, r3
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d123      	bne.n	800101c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	401a      	ands	r2, r3
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ff2:	683a      	ldr	r2, [r7, #0]
 8000ff4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ff6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3248      	adds	r2, #72	@ 0x48
 8000ffc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001010:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001012:	6979      	ldr	r1, [r7, #20]
 8001014:	3348      	adds	r3, #72	@ 0x48
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	440b      	add	r3, r1
 800101a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d122      	bne.n	800106a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	431a      	orrs	r2, r3
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001044:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3248      	adds	r2, #72	@ 0x48
 800104a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800105e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001060:	6979      	ldr	r1, [r7, #20]
 8001062:	3348      	adds	r3, #72	@ 0x48
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	440b      	add	r3, r1
 8001068:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d109      	bne.n	8001086 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	43db      	mvns	r3, r3
 800107c:	401a      	ands	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001084:	e007      	b.n	8001096 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	431a      	orrs	r2, r3
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d109      	bne.n	80010b2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	43db      	mvns	r3, r3
 80010a8:	401a      	ands	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80010b0:	e007      	b.n	80010c2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d107      	bne.n	80010da <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	431a      	orrs	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80010e0:	f023 0201 	bic.w	r2, r3, #1
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	e006      	b.n	80010fc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
  }
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	371c      	adds	r7, #28
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	40006400 	.word	0x40006400

0800110c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f893 3020 	ldrb.w	r3, [r3, #32]
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b01      	cmp	r3, #1
 800111e:	d12e      	bne.n	800117e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2202      	movs	r2, #2
 8001124:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001138:	f7ff fddc 	bl	8000cf4 <HAL_GetTick>
 800113c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800113e:	e012      	b.n	8001166 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001140:	f7ff fdd8 	bl	8000cf4 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d90b      	bls.n	8001166 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001152:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2205      	movs	r2, #5
 800115e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e012      	b.n	800118c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1e5      	bne.n	8001140 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	e006      	b.n	800118c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001182:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
  }
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001194:	b480      	push	{r7}
 8001196:	b087      	sub	sp, #28
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
 80011a0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011a8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80011aa:	7dfb      	ldrb	r3, [r7, #23]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d003      	beq.n	80011b8 <HAL_CAN_GetRxMessage+0x24>
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	f040 8103 	bne.w	80013be <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10e      	bne.n	80011dc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d116      	bne.n	80011fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0f7      	b.n	80013cc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	f003 0303 	and.w	r3, r3, #3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d107      	bne.n	80011fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e0e8      	b.n	80013cc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	331b      	adds	r3, #27
 8001202:	011b      	lsls	r3, r3, #4
 8001204:	4413      	add	r3, r2
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0204 	and.w	r2, r3, #4
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d10c      	bne.n	8001232 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	331b      	adds	r3, #27
 8001220:	011b      	lsls	r3, r3, #4
 8001222:	4413      	add	r3, r2
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	0d5b      	lsrs	r3, r3, #21
 8001228:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	e00b      	b.n	800124a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	331b      	adds	r3, #27
 800123a:	011b      	lsls	r3, r3, #4
 800123c:	4413      	add	r3, r2
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	08db      	lsrs	r3, r3, #3
 8001242:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	331b      	adds	r3, #27
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	4413      	add	r3, r2
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0202 	and.w	r2, r3, #2
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	331b      	adds	r3, #27
 8001268:	011b      	lsls	r3, r3, #4
 800126a:	4413      	add	r3, r2
 800126c:	3304      	adds	r3, #4
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0308 	and.w	r3, r3, #8
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2208      	movs	r2, #8
 800127c:	611a      	str	r2, [r3, #16]
 800127e:	e00b      	b.n	8001298 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	331b      	adds	r3, #27
 8001288:	011b      	lsls	r3, r3, #4
 800128a:	4413      	add	r3, r2
 800128c:	3304      	adds	r3, #4
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 020f 	and.w	r2, r3, #15
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	331b      	adds	r3, #27
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	4413      	add	r3, r2
 80012a4:	3304      	adds	r3, #4
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	0a1b      	lsrs	r3, r3, #8
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	331b      	adds	r3, #27
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	4413      	add	r3, r2
 80012bc:	3304      	adds	r3, #4
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	0c1b      	lsrs	r3, r3, #16
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	4413      	add	r3, r2
 80012d2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	4413      	add	r3, r2
 80012e8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	0a1a      	lsrs	r2, r3, #8
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	b2d2      	uxtb	r2, r2
 80012f6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	4413      	add	r3, r2
 8001302:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	0c1a      	lsrs	r2, r3, #16
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	3302      	adds	r3, #2
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	4413      	add	r3, r2
 800131c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	0e1a      	lsrs	r2, r3, #24
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	3303      	adds	r3, #3
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	4413      	add	r3, r2
 8001336:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	3304      	adds	r3, #4
 8001340:	b2d2      	uxtb	r2, r2
 8001342:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	4413      	add	r3, r2
 800134e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	0a1a      	lsrs	r2, r3, #8
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	3305      	adds	r3, #5
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	4413      	add	r3, r2
 8001368:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	0c1a      	lsrs	r2, r3, #16
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	3306      	adds	r3, #6
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	4413      	add	r3, r2
 8001382:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0e1a      	lsrs	r2, r3, #24
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3307      	adds	r3, #7
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d108      	bne.n	80013aa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f042 0220 	orr.w	r2, r2, #32
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	e007      	b.n	80013ba <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f042 0220 	orr.w	r2, r2, #32
 80013b8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e006      	b.n	80013cc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
  }
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	371c      	adds	r7, #28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013e8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d002      	beq.n	80013f6 <HAL_CAN_ActivateNotification+0x1e>
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d109      	bne.n	800140a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6959      	ldr	r1, [r3, #20]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e006      	b.n	8001418 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
  }
}
 8001418:	4618      	mov	r0, r3
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d07c      	beq.n	8001564 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d023      	beq.n	80014bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f983 	bl	8001792 <HAL_CAN_TxMailbox0CompleteCallback>
 800148c:	e016      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d004      	beq.n	80014a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
 80014a0:	e00c      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d004      	beq.n	80014b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80014b4:	e002      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f989 	bl	80017ce <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d024      	beq.n	8001510 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f963 	bl	80017a6 <HAL_CAN_TxMailbox1CompleteCallback>
 80014e0:	e016      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f4:	e00c      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001506:	627b      	str	r3, [r7, #36]	@ 0x24
 8001508:	e002      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f969 	bl	80017e2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d024      	beq.n	8001564 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001522:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f943 	bl	80017ba <HAL_CAN_TxMailbox2CompleteCallback>
 8001534:	e016      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d004      	beq.n	800154a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001542:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
 8001548:	e00c      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d004      	beq.n	800155e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
 800155c:	e002      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f949 	bl	80017f6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001564:	6a3b      	ldr	r3, [r7, #32]
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00c      	beq.n	8001588 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	f003 0310 	and.w	r3, r3, #16
 8001574:	2b00      	cmp	r3, #0
 8001576:	d007      	beq.n	8001588 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2210      	movs	r2, #16
 8001586:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	f003 0304 	and.w	r3, r3, #4
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f003 0308 	and.w	r3, r3, #8
 8001598:	2b00      	cmp	r3, #0
 800159a:	d006      	beq.n	80015aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2208      	movs	r2, #8
 80015a2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f930 	bl	800180a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d009      	beq.n	80015c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7fe fe14 	bl	80001f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00c      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	f003 0310 	and.w	r3, r3, #16
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d007      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015e2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2210      	movs	r2, #16
 80015ea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80015ec:	6a3b      	ldr	r3, [r7, #32]
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	f003 0308 	and.w	r3, r3, #8
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d006      	beq.n	800160e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2208      	movs	r2, #8
 8001606:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 f912 	bl	8001832 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	f003 0310 	and.w	r3, r3, #16
 8001614:	2b00      	cmp	r3, #0
 8001616:	d009      	beq.n	800162c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f000 f8f9 	bl	800181e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00b      	beq.n	800164e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2210      	movs	r2, #16
 8001646:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 f8fc 	bl	8001846 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d00b      	beq.n	8001670 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d006      	beq.n	8001670 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2208      	movs	r2, #8
 8001668:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f8f5 	bl	800185a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d07b      	beq.n	8001772 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	d072      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800168a:	2b00      	cmp	r3, #0
 800168c:	d008      	beq.n	80016a0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016a0:	6a3b      	ldr	r3, [r7, #32]
 80016a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d008      	beq.n	80016bc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d008      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d043      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d03e      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80016f2:	2b60      	cmp	r3, #96	@ 0x60
 80016f4:	d02b      	beq.n	800174e <HAL_CAN_IRQHandler+0x32a>
 80016f6:	2b60      	cmp	r3, #96	@ 0x60
 80016f8:	d82e      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 80016fa:	2b50      	cmp	r3, #80	@ 0x50
 80016fc:	d022      	beq.n	8001744 <HAL_CAN_IRQHandler+0x320>
 80016fe:	2b50      	cmp	r3, #80	@ 0x50
 8001700:	d82a      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 8001702:	2b40      	cmp	r3, #64	@ 0x40
 8001704:	d019      	beq.n	800173a <HAL_CAN_IRQHandler+0x316>
 8001706:	2b40      	cmp	r3, #64	@ 0x40
 8001708:	d826      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 800170a:	2b30      	cmp	r3, #48	@ 0x30
 800170c:	d010      	beq.n	8001730 <HAL_CAN_IRQHandler+0x30c>
 800170e:	2b30      	cmp	r3, #48	@ 0x30
 8001710:	d822      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 8001712:	2b10      	cmp	r3, #16
 8001714:	d002      	beq.n	800171c <HAL_CAN_IRQHandler+0x2f8>
 8001716:	2b20      	cmp	r3, #32
 8001718:	d005      	beq.n	8001726 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800171a:	e01d      	b.n	8001758 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800171c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171e:	f043 0308 	orr.w	r3, r3, #8
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001724:	e019      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	f043 0310 	orr.w	r3, r3, #16
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800172e:	e014      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	f043 0320 	orr.w	r3, r3, #32
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001738:	e00f      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800173a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001742:	e00a      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800174c:	e005      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001756:	e000      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            break;
 8001758:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699a      	ldr	r2, [r3, #24]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001768:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2204      	movs	r2, #4
 8001770:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001774:	2b00      	cmp	r3, #0
 8001776:	d008      	beq.n	800178a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f872 	bl	800186e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr

080017ce <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b6:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	60d3      	str	r3, [r2, #12]
}
 80018bc:	bf00      	nop
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <__NVIC_GetPriorityGrouping+0x18>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	f003 0307 	and.w	r3, r3, #7
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	db0b      	blt.n	8001912 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	4907      	ldr	r1, [pc, #28]	@ (8001920 <__NVIC_EnableIRQ+0x38>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	2001      	movs	r0, #1
 800190a:	fa00 f202 	lsl.w	r2, r0, r2
 800190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000e100 	.word	0xe000e100

08001924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	db0a      	blt.n	800194e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	b2da      	uxtb	r2, r3
 800193c:	490c      	ldr	r1, [pc, #48]	@ (8001970 <__NVIC_SetPriority+0x4c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	440b      	add	r3, r1
 8001948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800194c:	e00a      	b.n	8001964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4908      	ldr	r1, [pc, #32]	@ (8001974 <__NVIC_SetPriority+0x50>)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	3b04      	subs	r3, #4
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	440b      	add	r3, r1
 8001962:	761a      	strb	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	@ 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f1c3 0307 	rsb	r3, r3, #7
 8001992:	2b04      	cmp	r3, #4
 8001994:	bf28      	it	cs
 8001996:	2304      	movcs	r3, #4
 8001998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3304      	adds	r3, #4
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d902      	bls.n	80019a8 <NVIC_EncodePriority+0x30>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3b03      	subs	r3, #3
 80019a6:	e000      	b.n	80019aa <NVIC_EncodePriority+0x32>
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43da      	mvns	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	401a      	ands	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	43d9      	mvns	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	4313      	orrs	r3, r2
         );
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3724      	adds	r7, #36	@ 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ff4c 	bl	8001884 <__NVIC_SetPriorityGrouping>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a06:	f7ff ff61 	bl	80018cc <__NVIC_GetPriorityGrouping>
 8001a0a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	6978      	ldr	r0, [r7, #20]
 8001a12:	f7ff ffb1 	bl	8001978 <NVIC_EncodePriority>
 8001a16:	4602      	mov	r2, r0
 8001a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff ff80 	bl	8001924 <__NVIC_SetPriority>
}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff54 	bl	80018e8 <__NVIC_EnableIRQ>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e014      	b.n	8001a84 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	791b      	ldrb	r3, [r3, #4]
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d105      	bne.n	8001a70 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7fe ff70 	bl	8000950 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2202      	movs	r2, #2
 8001a74:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	795b      	ldrb	r3, [r3, #5]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d101      	bne.n	8001aa2 <HAL_DAC_Start+0x16>
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	e03b      	b.n	8001b1a <HAL_DAC_Start+0x8e>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6819      	ldr	r1, [r3, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	f003 0310 	and.w	r3, r3, #16
 8001aba:	2201      	movs	r2, #1
 8001abc:	409a      	lsls	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d10f      	bne.n	8001aec <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	d118      	bne.n	8001b0c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f042 0201 	orr.w	r2, r2, #1
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	e00f      	b.n	8001b0c <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001af6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001afa:	d107      	bne.n	8001b0c <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f042 0202 	orr.w	r2, r2, #2
 8001b0a:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b087      	sub	sp, #28
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d105      	bne.n	8001b50 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	3308      	adds	r3, #8
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	e004      	b.n	8001b5a <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001b50:	697a      	ldr	r2, [r7, #20]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	3314      	adds	r3, #20
 8001b58:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	371c      	adds	r7, #28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	795b      	ldrb	r3, [r3, #5]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_DAC_ConfigChannel+0x1c>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e114      	b.n	8001db6 <HAL_DAC_ConfigChannel+0x246>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2202      	movs	r2, #2
 8001b96:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	f040 8081 	bne.w	8001ca4 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001ba2:	f7ff f8a7 	bl	8000cf4 <HAL_GetTick>
 8001ba6:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d140      	bne.n	8001c30 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bae:	e018      	b.n	8001be2 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001bb0:	f7ff f8a0 	bl	8000cf4 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d911      	bls.n	8001be2 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00a      	beq.n	8001be2 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f043 0208 	orr.w	r2, r3, #8
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e0e9      	b.n	8001db6 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1df      	bne.n	8001bb0 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001bf0:	2001      	movs	r0, #1
 8001bf2:	f7ff f88b 	bl	8000d0c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	6992      	ldr	r2, [r2, #24]
 8001bfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c00:	e023      	b.n	8001c4a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001c02:	f7ff f877 	bl	8000cf4 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d90f      	bls.n	8001c30 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	da0a      	bge.n	8001c30 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f043 0208 	orr.w	r2, r3, #8
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2203      	movs	r2, #3
 8001c2a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e0c2      	b.n	8001db6 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	dbe3      	blt.n	8001c02 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f7ff f866 	bl	8000d0c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	6992      	ldr	r2, [r2, #24]
 8001c48:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	ea02 0103 	and.w	r1, r2, r3
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	69da      	ldr	r2, [r3, #28]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f003 0310 	and.w	r3, r3, #16
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f003 0310 	and.w	r3, r3, #16
 8001c84:	21ff      	movs	r1, #255	@ 0xff
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	ea02 0103 	and.w	r1, r2, r3
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	6a1a      	ldr	r2, [r3, #32]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	409a      	lsls	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d11d      	bne.n	8001ce8 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb2:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f003 0310 	and.w	r3, r3, #16
 8001cba:	221f      	movs	r2, #31
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cee:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0310 	and.w	r3, r3, #16
 8001cf6:	2207      	movs	r2, #7
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4013      	ands	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6819      	ldr	r1, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43da      	mvns	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	400a      	ands	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6819      	ldr	r1, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	22c0      	movs	r2, #192	@ 0xc0
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	400a      	ands	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2201      	movs	r2, #1
 8001dac:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3720      	adds	r7, #32
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d005      	beq.n	8001de2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2204      	movs	r2, #4
 8001dda:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	73fb      	strb	r3, [r7, #15]
 8001de0:	e029      	b.n	8001e36 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 020e 	bic.w	r2, r2, #14
 8001df0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 0201 	bic.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e06:	f003 021c 	and.w	r2, r3, #28
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	2101      	movs	r1, #1
 8001e10:	fa01 f202 	lsl.w	r2, r1, r2
 8001e14:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	4798      	blx	r3
    }
  }
  return status;
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e4e:	b2db      	uxtb	r3, r3
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b087      	sub	sp, #28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e6a:	e166      	b.n	800213a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2101      	movs	r1, #1
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 8158 	beq.w	8002134 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d005      	beq.n	8001e9c <HAL_GPIO_Init+0x40>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d130      	bne.n	8001efe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	091b      	lsrs	r3, r3, #4
 8001ee8:	f003 0201 	and.w	r2, r3, #1
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b03      	cmp	r3, #3
 8001f08:	d017      	beq.n	8001f3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	2203      	movs	r2, #3
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d123      	bne.n	8001f8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	08da      	lsrs	r2, r3, #3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3208      	adds	r2, #8
 8001f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	220f      	movs	r2, #15
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43db      	mvns	r3, r3
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	4013      	ands	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	691a      	ldr	r2, [r3, #16]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	08da      	lsrs	r2, r3, #3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3208      	adds	r2, #8
 8001f88:	6939      	ldr	r1, [r7, #16]
 8001f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2203      	movs	r2, #3
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 0203 	and.w	r2, r3, #3
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 80b2 	beq.w	8002134 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd0:	4b61      	ldr	r3, [pc, #388]	@ (8002158 <HAL_GPIO_Init+0x2fc>)
 8001fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd4:	4a60      	ldr	r2, [pc, #384]	@ (8002158 <HAL_GPIO_Init+0x2fc>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fdc:	4b5e      	ldr	r3, [pc, #376]	@ (8002158 <HAL_GPIO_Init+0x2fc>)
 8001fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fe8:	4a5c      	ldr	r2, [pc, #368]	@ (800215c <HAL_GPIO_Init+0x300>)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	089b      	lsrs	r3, r3, #2
 8001fee:	3302      	adds	r3, #2
 8001ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	220f      	movs	r2, #15
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43db      	mvns	r3, r3
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	4013      	ands	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002012:	d02b      	beq.n	800206c <HAL_GPIO_Init+0x210>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a52      	ldr	r2, [pc, #328]	@ (8002160 <HAL_GPIO_Init+0x304>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d025      	beq.n	8002068 <HAL_GPIO_Init+0x20c>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a51      	ldr	r2, [pc, #324]	@ (8002164 <HAL_GPIO_Init+0x308>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d01f      	beq.n	8002064 <HAL_GPIO_Init+0x208>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a50      	ldr	r2, [pc, #320]	@ (8002168 <HAL_GPIO_Init+0x30c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d019      	beq.n	8002060 <HAL_GPIO_Init+0x204>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a4f      	ldr	r2, [pc, #316]	@ (800216c <HAL_GPIO_Init+0x310>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d013      	beq.n	800205c <HAL_GPIO_Init+0x200>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a4e      	ldr	r2, [pc, #312]	@ (8002170 <HAL_GPIO_Init+0x314>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d00d      	beq.n	8002058 <HAL_GPIO_Init+0x1fc>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a4d      	ldr	r2, [pc, #308]	@ (8002174 <HAL_GPIO_Init+0x318>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d007      	beq.n	8002054 <HAL_GPIO_Init+0x1f8>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a4c      	ldr	r2, [pc, #304]	@ (8002178 <HAL_GPIO_Init+0x31c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d101      	bne.n	8002050 <HAL_GPIO_Init+0x1f4>
 800204c:	2307      	movs	r3, #7
 800204e:	e00e      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002050:	2308      	movs	r3, #8
 8002052:	e00c      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002054:	2306      	movs	r3, #6
 8002056:	e00a      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002058:	2305      	movs	r3, #5
 800205a:	e008      	b.n	800206e <HAL_GPIO_Init+0x212>
 800205c:	2304      	movs	r3, #4
 800205e:	e006      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002060:	2303      	movs	r3, #3
 8002062:	e004      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002064:	2302      	movs	r3, #2
 8002066:	e002      	b.n	800206e <HAL_GPIO_Init+0x212>
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <HAL_GPIO_Init+0x212>
 800206c:	2300      	movs	r3, #0
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	f002 0203 	and.w	r2, r2, #3
 8002074:	0092      	lsls	r2, r2, #2
 8002076:	4093      	lsls	r3, r2
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800207e:	4937      	ldr	r1, [pc, #220]	@ (800215c <HAL_GPIO_Init+0x300>)
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	3302      	adds	r3, #2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800208c:	4b3b      	ldr	r3, [pc, #236]	@ (800217c <HAL_GPIO_Init+0x320>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	43db      	mvns	r3, r3
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4013      	ands	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020b0:	4a32      	ldr	r2, [pc, #200]	@ (800217c <HAL_GPIO_Init+0x320>)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020b6:	4b31      	ldr	r3, [pc, #196]	@ (800217c <HAL_GPIO_Init+0x320>)
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020da:	4a28      	ldr	r2, [pc, #160]	@ (800217c <HAL_GPIO_Init+0x320>)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020e0:	4b26      	ldr	r3, [pc, #152]	@ (800217c <HAL_GPIO_Init+0x320>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002104:	4a1d      	ldr	r2, [pc, #116]	@ (800217c <HAL_GPIO_Init+0x320>)
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800210a:	4b1c      	ldr	r3, [pc, #112]	@ (800217c <HAL_GPIO_Init+0x320>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800212e:	4a13      	ldr	r2, [pc, #76]	@ (800217c <HAL_GPIO_Init+0x320>)
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	3301      	adds	r3, #1
 8002138:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	fa22 f303 	lsr.w	r3, r2, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	f47f ae91 	bne.w	8001e6c <HAL_GPIO_Init+0x10>
  }
}
 800214a:	bf00      	nop
 800214c:	bf00      	nop
 800214e:	371c      	adds	r7, #28
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40021000 	.word	0x40021000
 800215c:	40010000 	.word	0x40010000
 8002160:	48000400 	.word	0x48000400
 8002164:	48000800 	.word	0x48000800
 8002168:	48000c00 	.word	0x48000c00
 800216c:	48001000 	.word	0x48001000
 8002170:	48001400 	.word	0x48001400
 8002174:	48001800 	.word	0x48001800
 8002178:	48001c00 	.word	0x48001c00
 800217c:	40010400 	.word	0x40010400

08002180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	807b      	strh	r3, [r7, #2]
 800218c:	4613      	mov	r3, r2
 800218e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002190:	787b      	ldrb	r3, [r7, #1]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002196:	887a      	ldrh	r2, [r7, #2]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800219c:	e002      	b.n	80021a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800219e:	887a      	ldrh	r2, [r7, #2]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	695b      	ldr	r3, [r3, #20]
 80021c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021c2:	887a      	ldrh	r2, [r7, #2]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4013      	ands	r3, r2
 80021c8:	041a      	lsls	r2, r3, #16
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	43d9      	mvns	r1, r3
 80021ce:	887b      	ldrh	r3, [r7, #2]
 80021d0:	400b      	ands	r3, r1
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	619a      	str	r2, [r3, #24]
}
 80021d8:	bf00      	nop
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e08d      	b.n	8002312 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d106      	bne.n	8002210 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7fe fbde 	bl	80009cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2224      	movs	r2, #36	@ 0x24
 8002214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 0201 	bic.w	r2, r2, #1
 8002226:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002234:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002244:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d107      	bne.n	800225e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	e006      	b.n	800226c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	689a      	ldr	r2, [r3, #8]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800226a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b02      	cmp	r3, #2
 8002272:	d108      	bne.n	8002286 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002282:	605a      	str	r2, [r3, #4]
 8002284:	e007      	b.n	8002296 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002294:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6812      	ldr	r2, [r2, #0]
 80022a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69d9      	ldr	r1, [r3, #28]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1a      	ldr	r2, [r3, #32]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f042 0201 	orr.w	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2220      	movs	r2, #32
 80022fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002336:	2b00      	cmp	r3, #0
 8002338:	d005      	beq.n	8002346 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	68f9      	ldr	r1, [r7, #12]
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	4798      	blx	r3
  }
}
 8002346:	bf00      	nop
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b086      	sub	sp, #24
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00f      	beq.n	8002390 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00a      	beq.n	8002390 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	f043 0201 	orr.w	r2, r3, #1
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800238e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00f      	beq.n	80023ba <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00a      	beq.n	80023ba <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a8:	f043 0208 	orr.w	r2, r3, #8
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023b8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00f      	beq.n	80023e4 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d2:	f043 0202 	orr.w	r2, r3, #2
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023e2:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e8:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f003 030b 	and.w	r3, r3, #11
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80023f4:	68f9      	ldr	r1, [r7, #12]
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 fbd6 	bl	8002ba8 <I2C_ITError>
  }
}
 80023fc:	bf00      	nop
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	70fb      	strb	r3, [r7, #3]
 8002438:	4613      	mov	r3, r2
 800243a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <I2C_Slave_ISR_IT+0x24>
 80024a4:	2302      	movs	r3, #2
 80024a6:	e0e2      	b.n	800266e <I2C_Slave_ISR_IT+0x1ea>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	f003 0320 	and.w	r3, r3, #32
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d009      	beq.n	80024ce <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d004      	beq.n	80024ce <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80024c4:	6939      	ldr	r1, [r7, #16]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f9b6 	bl	8002838 <I2C_ITSlaveCplt>
 80024cc:	e0ca      	b.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	f003 0310 	and.w	r3, r3, #16
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d04b      	beq.n	8002570 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d046      	beq.n	8002570 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d128      	bne.n	800253e <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b28      	cmp	r3, #40	@ 0x28
 80024f6:	d108      	bne.n	800250a <I2C_Slave_ISR_IT+0x86>
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024fe:	d104      	bne.n	800250a <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002500:	6939      	ldr	r1, [r7, #16]
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 fafc 	bl	8002b00 <I2C_ITListenCplt>
 8002508:	e031      	b.n	800256e <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b29      	cmp	r3, #41	@ 0x29
 8002514:	d10e      	bne.n	8002534 <I2C_Slave_ISR_IT+0xb0>
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800251c:	d00a      	beq.n	8002534 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2210      	movs	r2, #16
 8002524:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fc55 	bl	8002dd6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 f926 	bl	800277e <I2C_ITSlaveSeqCplt>
 8002532:	e01c      	b.n	800256e <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2210      	movs	r2, #16
 800253a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800253c:	e08f      	b.n	800265e <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2210      	movs	r2, #16
 8002544:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254a:	f043 0204 	orr.w	r2, r3, #4
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <I2C_Slave_ISR_IT+0xdc>
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800255e:	d17e      	bne.n	800265e <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002564:	4619      	mov	r1, r3
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fb1e 	bl	8002ba8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800256c:	e077      	b.n	800265e <I2C_Slave_ISR_IT+0x1da>
 800256e:	e076      	b.n	800265e <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	2b00      	cmp	r3, #0
 8002578:	d02f      	beq.n	80025da <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002580:	2b00      	cmp	r3, #0
 8002582:	d02a      	beq.n	80025da <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002588:	b29b      	uxth	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d018      	beq.n	80025c0 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a0:	1c5a      	adds	r2, r3, #1
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025aa:	3b01      	subs	r3, #1
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	3b01      	subs	r3, #1
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d14b      	bne.n	8002662 <I2C_Slave_ISR_IT+0x1de>
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025d0:	d047      	beq.n	8002662 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 f8d3 	bl	800277e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80025d8:	e043      	b.n	8002662 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d009      	beq.n	80025f8 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d004      	beq.n	80025f8 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80025ee:	6939      	ldr	r1, [r7, #16]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f840 	bl	8002676 <I2C_ITAddrCplt>
 80025f6:	e035      	b.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d030      	beq.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002608:	2b00      	cmp	r3, #0
 800260a:	d02b      	beq.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002610:	b29b      	uxth	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261a:	781a      	ldrb	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002646:	e00d      	b.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800264e:	d002      	beq.n	8002656 <I2C_Slave_ISR_IT+0x1d2>
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f891 	bl	800277e <I2C_ITSlaveSeqCplt>
 800265c:	e002      	b.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800265e:	bf00      	nop
 8002660:	e000      	b.n	8002664 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002662:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800268c:	2b28      	cmp	r3, #40	@ 0x28
 800268e:	d16a      	bne.n	8002766 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	0c1b      	lsrs	r3, r3, #16
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	0c1b      	lsrs	r3, r3, #16
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80026ae:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026bc:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80026ca:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d138      	bne.n	8002746 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80026d4:	897b      	ldrh	r3, [r7, #10]
 80026d6:	09db      	lsrs	r3, r3, #7
 80026d8:	b29a      	uxth	r2, r3
 80026da:	89bb      	ldrh	r3, [r7, #12]
 80026dc:	4053      	eors	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	f003 0306 	and.w	r3, r3, #6
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11c      	bne.n	8002722 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80026e8:	897b      	ldrh	r3, [r7, #10]
 80026ea:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d13b      	bne.n	8002776 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002714:	89ba      	ldrh	r2, [r7, #12]
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	4619      	mov	r1, r3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fe86 	bl	800242c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002720:	e029      	b.n	8002776 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002722:	893b      	ldrh	r3, [r7, #8]
 8002724:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002726:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 fb95 	bl	8002e5a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002738:	89ba      	ldrh	r2, [r7, #12]
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	4619      	mov	r1, r3
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff fe74 	bl	800242c <HAL_I2C_AddrCallback>
}
 8002744:	e017      	b.n	8002776 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002746:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fb85 	bl	8002e5a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002758:	89ba      	ldrh	r2, [r7, #12]
 800275a:	7bfb      	ldrb	r3, [r7, #15]
 800275c:	4619      	mov	r1, r3
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff fe64 	bl	800242c <HAL_I2C_AddrCallback>
}
 8002764:	e007      	b.n	8002776 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2208      	movs	r2, #8
 800276c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002776:	bf00      	nop
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b084      	sub	sp, #16
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	e00c      	b.n	80027cc <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027ca:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b29      	cmp	r3, #41	@ 0x29
 80027d6:	d112      	bne.n	80027fe <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2228      	movs	r2, #40	@ 0x28
 80027dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2221      	movs	r2, #33	@ 0x21
 80027e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80027e6:	2101      	movs	r1, #1
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 fb36 	bl	8002e5a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7ff fe04 	bl	8002404 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80027fc:	e017      	b.n	800282e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b2a      	cmp	r3, #42	@ 0x2a
 8002808:	d111      	bne.n	800282e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2228      	movs	r2, #40	@ 0x28
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2222      	movs	r2, #34	@ 0x22
 8002816:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002818:	2102      	movs	r1, #2
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 fb1d 	bl	8002e5a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff fdf5 	bl	8002418 <HAL_I2C_SlaveRxCpltCallback>
}
 800282e:	bf00      	nop
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002852:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800285a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2220      	movs	r2, #32
 8002862:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002864:	7afb      	ldrb	r3, [r7, #11]
 8002866:	2b21      	cmp	r3, #33	@ 0x21
 8002868:	d002      	beq.n	8002870 <I2C_ITSlaveCplt+0x38>
 800286a:	7afb      	ldrb	r3, [r7, #11]
 800286c:	2b29      	cmp	r3, #41	@ 0x29
 800286e:	d108      	bne.n	8002882 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002870:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 faf0 	bl	8002e5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2221      	movs	r2, #33	@ 0x21
 800287e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002880:	e019      	b.n	80028b6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002882:	7afb      	ldrb	r3, [r7, #11]
 8002884:	2b22      	cmp	r3, #34	@ 0x22
 8002886:	d002      	beq.n	800288e <I2C_ITSlaveCplt+0x56>
 8002888:	7afb      	ldrb	r3, [r7, #11]
 800288a:	2b2a      	cmp	r3, #42	@ 0x2a
 800288c:	d108      	bne.n	80028a0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800288e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 fae1 	bl	8002e5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2222      	movs	r2, #34	@ 0x22
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
 800289e:	e00a      	b.n	80028b6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80028a0:	7afb      	ldrb	r3, [r7, #11]
 80028a2:	2b28      	cmp	r3, #40	@ 0x28
 80028a4:	d107      	bne.n	80028b6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80028a6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 fad5 	bl	8002e5a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028c4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b89      	ldr	r3, [pc, #548]	@ (8002af8 <I2C_ITSlaveCplt+0x2c0>)
 80028d2:	400b      	ands	r3, r1
 80028d4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 fa7d 	bl	8002dd6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d013      	beq.n	800290e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80028f4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d01f      	beq.n	800293e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	b29a      	uxth	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800290c:	e017      	b.n	800293e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d012      	beq.n	800293e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002926:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	b29a      	uxth	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d020      	beq.n	800298a <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f023 0304 	bic.w	r3, r3, #4
 800294e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002962:	1c5a      	adds	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00c      	beq.n	800298a <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298e:	b29b      	uxth	r3, r3
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002998:	f043 0204 	orr.w	r2, r3, #4
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	f003 0310 	and.w	r3, r3, #16
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d049      	beq.n	8002a3e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d044      	beq.n	8002a3e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d128      	bne.n	8002a10 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b28      	cmp	r3, #40	@ 0x28
 80029c8:	d108      	bne.n	80029dc <I2C_ITSlaveCplt+0x1a4>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029d0:	d104      	bne.n	80029dc <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80029d2:	6979      	ldr	r1, [r7, #20]
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f893 	bl	8002b00 <I2C_ITListenCplt>
 80029da:	e030      	b.n	8002a3e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b29      	cmp	r3, #41	@ 0x29
 80029e6:	d10e      	bne.n	8002a06 <I2C_ITSlaveCplt+0x1ce>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029ee:	d00a      	beq.n	8002a06 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2210      	movs	r2, #16
 80029f6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f9ec 	bl	8002dd6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff febd 	bl	800277e <I2C_ITSlaveSeqCplt>
 8002a04:	e01b      	b.n	8002a3e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2210      	movs	r2, #16
 8002a0c:	61da      	str	r2, [r3, #28]
 8002a0e:	e016      	b.n	8002a3e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2210      	movs	r2, #16
 8002a16:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1c:	f043 0204 	orr.w	r2, r3, #4
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <I2C_ITSlaveCplt+0x1fa>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a30:	d105      	bne.n	8002a3e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a36:	4619      	mov	r1, r3
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f8b5 	bl	8002ba8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d010      	beq.n	8002a76 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a58:	4619      	mov	r1, r3
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f8a4 	bl	8002ba8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b28      	cmp	r3, #40	@ 0x28
 8002a6a:	d141      	bne.n	8002af0 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002a6c:	6979      	ldr	r1, [r7, #20]
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f846 	bl	8002b00 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002a74:	e03c      	b.n	8002af0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a7e:	d014      	beq.n	8002aaa <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff fe7c 	bl	800277e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <I2C_ITSlaveCplt+0x2c4>)
 8002a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff fcd0 	bl	8002448 <HAL_I2C_ListenCpltCallback>
}
 8002aa8:	e022      	b.n	8002af0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b22      	cmp	r3, #34	@ 0x22
 8002ab4:	d10e      	bne.n	8002ad4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff fca3 	bl	8002418 <HAL_I2C_SlaveRxCpltCallback>
}
 8002ad2:	e00d      	b.n	8002af0 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff fc8a 	bl	8002404 <HAL_I2C_SlaveTxCpltCallback>
}
 8002af0:	bf00      	nop
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	fe00e800 	.word	0xfe00e800
 8002afc:	ffff0000 	.word	0xffff0000

08002b00 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a25      	ldr	r2, [pc, #148]	@ (8002ba4 <I2C_ITListenCplt+0xa4>)
 8002b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2220      	movs	r2, #32
 8002b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d022      	beq.n	8002b7c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d012      	beq.n	8002b7c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b74:	f043 0204 	orr.w	r2, r3, #4
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b7c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f96a 	bl	8002e5a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2210      	movs	r2, #16
 8002b8c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff fc56 	bl	8002448 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002b9c:	bf00      	nop
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	ffff0000 	.word	0xffff0000

08002ba8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a6d      	ldr	r2, [pc, #436]	@ (8002d7c <I2C_ITError+0x1d4>)
 8002bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	2b28      	cmp	r3, #40	@ 0x28
 8002bde:	d005      	beq.n	8002bec <I2C_ITError+0x44>
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	2b29      	cmp	r3, #41	@ 0x29
 8002be4:	d002      	beq.n	8002bec <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
 8002be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bea:	d10b      	bne.n	8002c04 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002bec:	2103      	movs	r1, #3
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 f933 	bl	8002e5a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2228      	movs	r2, #40	@ 0x28
 8002bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a60      	ldr	r2, [pc, #384]	@ (8002d80 <I2C_ITError+0x1d8>)
 8002c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c02:	e030      	b.n	8002c66 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002c04:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f926 	bl	8002e5a <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f8e1 	bl	8002dd6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b60      	cmp	r3, #96	@ 0x60
 8002c1e:	d01f      	beq.n	8002c60 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f003 0320 	and.w	r3, r3, #32
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	d114      	bne.n	8002c60 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b10      	cmp	r3, #16
 8002c42:	d109      	bne.n	8002c58 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2210      	movs	r2, #16
 8002c4a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	f043 0204 	orr.w	r2, r3, #4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d039      	beq.n	8002ce8 <I2C_ITError+0x140>
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2b11      	cmp	r3, #17
 8002c78:	d002      	beq.n	8002c80 <I2C_ITError+0xd8>
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b21      	cmp	r3, #33	@ 0x21
 8002c7e:	d133      	bne.n	8002ce8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c8e:	d107      	bne.n	8002ca0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c9e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff f8cb 	bl	8001e40 <HAL_DMA_GetState>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d017      	beq.n	8002ce0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb4:	4a33      	ldr	r2, [pc, #204]	@ (8002d84 <I2C_ITError+0x1dc>)
 8002cb6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff f87a 	bl	8001dbe <HAL_DMA_Abort_IT>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d04d      	beq.n	8002d6c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cda:	4610      	mov	r0, r2
 8002cdc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cde:	e045      	b.n	8002d6c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 f851 	bl	8002d88 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002ce6:	e041      	b.n	8002d6c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d039      	beq.n	8002d64 <I2C_ITError+0x1bc>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b12      	cmp	r3, #18
 8002cf4:	d002      	beq.n	8002cfc <I2C_ITError+0x154>
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	2b22      	cmp	r3, #34	@ 0x22
 8002cfa:	d133      	bne.n	8002d64 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d0a:	d107      	bne.n	8002d1c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d1a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff f88d 	bl	8001e40 <HAL_DMA_GetState>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d017      	beq.n	8002d5c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d30:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <I2C_ITError+0x1dc>)
 8002d32:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff f83c 	bl	8001dbe <HAL_DMA_Abort_IT>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d011      	beq.n	8002d70 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d56:	4610      	mov	r0, r2
 8002d58:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d5a:	e009      	b.n	8002d70 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f813 	bl	8002d88 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d62:	e005      	b.n	8002d70 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f80f 	bl	8002d88 <I2C_TreatErrorCallback>
  }
}
 8002d6a:	e002      	b.n	8002d72 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002d6c:	bf00      	nop
 8002d6e:	e000      	b.n	8002d72 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d70:	bf00      	nop
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	ffff0000 	.word	0xffff0000
 8002d80:	08002485 	.word	0x08002485
 8002d84:	08002e1f 	.word	0x08002e1f

08002d88 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b60      	cmp	r3, #96	@ 0x60
 8002d9a:	d10e      	bne.n	8002dba <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f7ff fb5c 	bl	8002470 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002db8:	e009      	b.n	8002dce <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff fb47 	bl	800245c <HAL_I2C_ErrorCallback>
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d103      	bne.n	8002df4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2200      	movs	r2, #0
 8002df2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d007      	beq.n	8002e12 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	699a      	ldr	r2, [r3, #24]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0201 	orr.w	r2, r2, #1
 8002e10:	619a      	str	r2, [r3, #24]
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b084      	sub	sp, #16
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e38:	2200      	movs	r2, #0
 8002e3a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e48:	2200      	movs	r2, #0
 8002e4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f7ff ff9b 	bl	8002d88 <I2C_TreatErrorCallback>
}
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b085      	sub	sp, #20
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	460b      	mov	r3, r1
 8002e64:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002e6a:	887b      	ldrh	r3, [r7, #2]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00f      	beq.n	8002e94 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8002e7a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002e88:	2b28      	cmp	r3, #40	@ 0x28
 8002e8a:	d003      	beq.n	8002e94 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002e92:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002e94:	887b      	ldrh	r3, [r7, #2]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00f      	beq.n	8002ebe <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8002ea4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002eb2:	2b28      	cmp	r3, #40	@ 0x28
 8002eb4:	d003      	beq.n	8002ebe <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002ebc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002ebe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	da03      	bge.n	8002ece <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8002ecc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002ece:	887b      	ldrh	r3, [r7, #2]
 8002ed0:	2b10      	cmp	r3, #16
 8002ed2:	d103      	bne.n	8002edc <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8002eda:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002edc:	887b      	ldrh	r3, [r7, #2]
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	d103      	bne.n	8002eea <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f043 0320 	orr.w	r3, r3, #32
 8002ee8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002eea:	887b      	ldrh	r3, [r7, #2]
 8002eec:	2b40      	cmp	r3, #64	@ 0x40
 8002eee:	d103      	bne.n	8002ef8 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6819      	ldr	r1, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	43da      	mvns	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	400a      	ands	r2, r1
 8002f08:	601a      	str	r2, [r3, #0]
}
 8002f0a:	bf00      	nop
 8002f0c:	3714      	adds	r7, #20
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
 8002f1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b20      	cmp	r3, #32
 8002f2a:	d138      	bne.n	8002f9e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e032      	b.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2224      	movs	r2, #36	@ 0x24
 8002f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0201 	bic.w	r2, r2, #1
 8002f58:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f68:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6819      	ldr	r1, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f042 0201 	orr.w	r2, r2, #1
 8002f88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e000      	b.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f9e:	2302      	movs	r3, #2
  }
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b20      	cmp	r3, #32
 8002fc0:	d139      	bne.n	8003036 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e033      	b.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2224      	movs	r2, #36	@ 0x24
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0201 	bic.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ffe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	021b      	lsls	r3, r3, #8
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	4313      	orrs	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f042 0201 	orr.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003032:	2300      	movs	r3, #0
 8003034:	e000      	b.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003036:	2302      	movs	r3, #2
  }
}
 8003038:	4618      	mov	r0, r3
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003048:	4b04      	ldr	r3, [pc, #16]	@ (800305c <HAL_PWREx_GetVoltageRange+0x18>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40007000 	.word	0x40007000

08003060 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800306e:	d130      	bne.n	80030d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003070:	4b23      	ldr	r3, [pc, #140]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307c:	d038      	beq.n	80030f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800307e:	4b20      	ldr	r3, [pc, #128]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003086:	4a1e      	ldr	r2, [pc, #120]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003088:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800308c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800308e:	4b1d      	ldr	r3, [pc, #116]	@ (8003104 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2232      	movs	r2, #50	@ 0x32
 8003094:	fb02 f303 	mul.w	r3, r2, r3
 8003098:	4a1b      	ldr	r2, [pc, #108]	@ (8003108 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	0c9b      	lsrs	r3, r3, #18
 80030a0:	3301      	adds	r3, #1
 80030a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030a4:	e002      	b.n	80030ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	3b01      	subs	r3, #1
 80030aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030ac:	4b14      	ldr	r3, [pc, #80]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b8:	d102      	bne.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1f2      	bne.n	80030a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030cc:	d110      	bne.n	80030f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e00f      	b.n	80030f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030de:	d007      	beq.n	80030f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030e0:	4b07      	ldr	r3, [pc, #28]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030e8:	4a05      	ldr	r2, [pc, #20]	@ (8003100 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40007000 	.word	0x40007000
 8003104:	20000000 	.word	0x20000000
 8003108:	431bde83 	.word	0x431bde83

0800310c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d102      	bne.n	8003120 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	f000 bc08 	b.w	8003930 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003120:	4b96      	ldr	r3, [pc, #600]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800312a:	4b94      	ldr	r3, [pc, #592]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 80e4 	beq.w	800330a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d007      	beq.n	8003158 <HAL_RCC_OscConfig+0x4c>
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2b0c      	cmp	r3, #12
 800314c:	f040 808b 	bne.w	8003266 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	2b01      	cmp	r3, #1
 8003154:	f040 8087 	bne.w	8003266 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003158:	4b88      	ldr	r3, [pc, #544]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_RCC_OscConfig+0x64>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e3df      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1a      	ldr	r2, [r3, #32]
 8003174:	4b81      	ldr	r3, [pc, #516]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0308 	and.w	r3, r3, #8
 800317c:	2b00      	cmp	r3, #0
 800317e:	d004      	beq.n	800318a <HAL_RCC_OscConfig+0x7e>
 8003180:	4b7e      	ldr	r3, [pc, #504]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003188:	e005      	b.n	8003196 <HAL_RCC_OscConfig+0x8a>
 800318a:	4b7c      	ldr	r3, [pc, #496]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 800318c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003196:	4293      	cmp	r3, r2
 8003198:	d223      	bcs.n	80031e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 fdae 	bl	8003d00 <RCC_SetFlashLatencyFromMSIRange>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e3c0      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031ae:	4b73      	ldr	r3, [pc, #460]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a72      	ldr	r2, [pc, #456]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031b4:	f043 0308 	orr.w	r3, r3, #8
 80031b8:	6013      	str	r3, [r2, #0]
 80031ba:	4b70      	ldr	r3, [pc, #448]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	496d      	ldr	r1, [pc, #436]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031cc:	4b6b      	ldr	r3, [pc, #428]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	4968      	ldr	r1, [pc, #416]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	604b      	str	r3, [r1, #4]
 80031e0:	e025      	b.n	800322e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031e2:	4b66      	ldr	r3, [pc, #408]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a65      	ldr	r2, [pc, #404]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031e8:	f043 0308 	orr.w	r3, r3, #8
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b63      	ldr	r3, [pc, #396]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4960      	ldr	r1, [pc, #384]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003200:	4b5e      	ldr	r3, [pc, #376]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	495b      	ldr	r1, [pc, #364]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003210:	4313      	orrs	r3, r2
 8003212:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d109      	bne.n	800322e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fd6e 	bl	8003d00 <RCC_SetFlashLatencyFromMSIRange>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e380      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800322e:	f000 fc87 	bl	8003b40 <HAL_RCC_GetSysClockFreq>
 8003232:	4602      	mov	r2, r0
 8003234:	4b51      	ldr	r3, [pc, #324]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	091b      	lsrs	r3, r3, #4
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	4950      	ldr	r1, [pc, #320]	@ (8003380 <HAL_RCC_OscConfig+0x274>)
 8003240:	5ccb      	ldrb	r3, [r1, r3]
 8003242:	f003 031f 	and.w	r3, r3, #31
 8003246:	fa22 f303 	lsr.w	r3, r2, r3
 800324a:	4a4e      	ldr	r2, [pc, #312]	@ (8003384 <HAL_RCC_OscConfig+0x278>)
 800324c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800324e:	4b4e      	ldr	r3, [pc, #312]	@ (8003388 <HAL_RCC_OscConfig+0x27c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fd fc28 	bl	8000aa8 <HAL_InitTick>
 8003258:	4603      	mov	r3, r0
 800325a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800325c:	7bfb      	ldrb	r3, [r7, #15]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d052      	beq.n	8003308 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	e364      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d032      	beq.n	80032d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800326e:	4b43      	ldr	r3, [pc, #268]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a42      	ldr	r2, [pc, #264]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800327a:	f7fd fd3b 	bl	8000cf4 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003282:	f7fd fd37 	bl	8000cf4 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e34d      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003294:	4b39      	ldr	r3, [pc, #228]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032a0:	4b36      	ldr	r3, [pc, #216]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a35      	ldr	r2, [pc, #212]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032a6:	f043 0308 	orr.w	r3, r3, #8
 80032aa:	6013      	str	r3, [r2, #0]
 80032ac:	4b33      	ldr	r3, [pc, #204]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	4930      	ldr	r1, [pc, #192]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032be:	4b2f      	ldr	r3, [pc, #188]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	492b      	ldr	r1, [pc, #172]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	604b      	str	r3, [r1, #4]
 80032d2:	e01a      	b.n	800330a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032d4:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a28      	ldr	r2, [pc, #160]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032da:	f023 0301 	bic.w	r3, r3, #1
 80032de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032e0:	f7fd fd08 	bl	8000cf4 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032e8:	f7fd fd04 	bl	8000cf4 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e31a      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032fa:	4b20      	ldr	r3, [pc, #128]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f0      	bne.n	80032e8 <HAL_RCC_OscConfig+0x1dc>
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003308:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d073      	beq.n	80033fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b08      	cmp	r3, #8
 800331a:	d005      	beq.n	8003328 <HAL_RCC_OscConfig+0x21c>
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2b0c      	cmp	r3, #12
 8003320:	d10e      	bne.n	8003340 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b03      	cmp	r3, #3
 8003326:	d10b      	bne.n	8003340 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003328:	4b14      	ldr	r3, [pc, #80]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d063      	beq.n	80033fc <HAL_RCC_OscConfig+0x2f0>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d15f      	bne.n	80033fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e2f7      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003348:	d106      	bne.n	8003358 <HAL_RCC_OscConfig+0x24c>
 800334a:	4b0c      	ldr	r3, [pc, #48]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a0b      	ldr	r2, [pc, #44]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003354:	6013      	str	r3, [r2, #0]
 8003356:	e025      	b.n	80033a4 <HAL_RCC_OscConfig+0x298>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003360:	d114      	bne.n	800338c <HAL_RCC_OscConfig+0x280>
 8003362:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a05      	ldr	r2, [pc, #20]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	4b03      	ldr	r3, [pc, #12]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a02      	ldr	r2, [pc, #8]	@ (800337c <HAL_RCC_OscConfig+0x270>)
 8003374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003378:	6013      	str	r3, [r2, #0]
 800337a:	e013      	b.n	80033a4 <HAL_RCC_OscConfig+0x298>
 800337c:	40021000 	.word	0x40021000
 8003380:	08007b90 	.word	0x08007b90
 8003384:	20000000 	.word	0x20000000
 8003388:	20000004 	.word	0x20000004
 800338c:	4ba0      	ldr	r3, [pc, #640]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a9f      	ldr	r2, [pc, #636]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	4b9d      	ldr	r3, [pc, #628]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a9c      	ldr	r2, [pc, #624]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800339e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d013      	beq.n	80033d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ac:	f7fd fca2 	bl	8000cf4 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b4:	f7fd fc9e 	bl	8000cf4 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e2b4      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033c6:	4b92      	ldr	r3, [pc, #584]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0x2a8>
 80033d2:	e014      	b.n	80033fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fd fc8e 	bl	8000cf4 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7fd fc8a 	bl	8000cf4 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e2a0      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ee:	4b88      	ldr	r3, [pc, #544]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x2d0>
 80033fa:	e000      	b.n	80033fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d060      	beq.n	80034cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	2b04      	cmp	r3, #4
 800340e:	d005      	beq.n	800341c <HAL_RCC_OscConfig+0x310>
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2b0c      	cmp	r3, #12
 8003414:	d119      	bne.n	800344a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2b02      	cmp	r3, #2
 800341a:	d116      	bne.n	800344a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800341c:	4b7c      	ldr	r3, [pc, #496]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <HAL_RCC_OscConfig+0x328>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e27d      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003434:	4b76      	ldr	r3, [pc, #472]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	061b      	lsls	r3, r3, #24
 8003442:	4973      	ldr	r1, [pc, #460]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003444:	4313      	orrs	r3, r2
 8003446:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003448:	e040      	b.n	80034cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d023      	beq.n	800349a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003452:	4b6f      	ldr	r3, [pc, #444]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a6e      	ldr	r2, [pc, #440]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345e:	f7fd fc49 	bl	8000cf4 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003466:	f7fd fc45 	bl	8000cf4 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e25b      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003478:	4b65      	ldr	r3, [pc, #404]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0f0      	beq.n	8003466 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003484:	4b62      	ldr	r3, [pc, #392]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	061b      	lsls	r3, r3, #24
 8003492:	495f      	ldr	r1, [pc, #380]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
 8003498:	e018      	b.n	80034cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800349a:	4b5d      	ldr	r3, [pc, #372]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a5c      	ldr	r2, [pc, #368]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80034a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a6:	f7fd fc25 	bl	8000cf4 <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ae:	f7fd fc21 	bl	8000cf4 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e237      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034c0:	4b53      	ldr	r3, [pc, #332]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1f0      	bne.n	80034ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0308 	and.w	r3, r3, #8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d03c      	beq.n	8003552 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01c      	beq.n	800351a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80034e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f0:	f7fd fc00 	bl	8000cf4 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f8:	f7fd fbfc 	bl	8000cf4 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e212      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800350a:	4b41      	ldr	r3, [pc, #260]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800350c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0ef      	beq.n	80034f8 <HAL_RCC_OscConfig+0x3ec>
 8003518:	e01b      	b.n	8003552 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800351a:	4b3d      	ldr	r3, [pc, #244]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800351c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003520:	4a3b      	ldr	r2, [pc, #236]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003522:	f023 0301 	bic.w	r3, r3, #1
 8003526:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352a:	f7fd fbe3 	bl	8000cf4 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003532:	f7fd fbdf 	bl	8000cf4 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e1f5      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003544:	4b32      	ldr	r3, [pc, #200]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ef      	bne.n	8003532 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 80a6 	beq.w	80036ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003560:	2300      	movs	r3, #0
 8003562:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003564:	4b2a      	ldr	r3, [pc, #168]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10d      	bne.n	800358c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003570:	4b27      	ldr	r3, [pc, #156]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003574:	4a26      	ldr	r2, [pc, #152]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357a:	6593      	str	r3, [r2, #88]	@ 0x58
 800357c:	4b24      	ldr	r3, [pc, #144]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 800357e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003588:	2301      	movs	r3, #1
 800358a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800358c:	4b21      	ldr	r3, [pc, #132]	@ (8003614 <HAL_RCC_OscConfig+0x508>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003594:	2b00      	cmp	r3, #0
 8003596:	d118      	bne.n	80035ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003598:	4b1e      	ldr	r3, [pc, #120]	@ (8003614 <HAL_RCC_OscConfig+0x508>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1d      	ldr	r2, [pc, #116]	@ (8003614 <HAL_RCC_OscConfig+0x508>)
 800359e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a4:	f7fd fba6 	bl	8000cf4 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ac:	f7fd fba2 	bl	8000cf4 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e1b8      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035be:	4b15      	ldr	r3, [pc, #84]	@ (8003614 <HAL_RCC_OscConfig+0x508>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d108      	bne.n	80035e4 <HAL_RCC_OscConfig+0x4d8>
 80035d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80035d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035e2:	e029      	b.n	8003638 <HAL_RCC_OscConfig+0x52c>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b05      	cmp	r3, #5
 80035ea:	d115      	bne.n	8003618 <HAL_RCC_OscConfig+0x50c>
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80035ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f2:	4a07      	ldr	r2, [pc, #28]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80035f4:	f043 0304 	orr.w	r3, r3, #4
 80035f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003602:	4a03      	ldr	r2, [pc, #12]	@ (8003610 <HAL_RCC_OscConfig+0x504>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800360c:	e014      	b.n	8003638 <HAL_RCC_OscConfig+0x52c>
 800360e:	bf00      	nop
 8003610:	40021000 	.word	0x40021000
 8003614:	40007000 	.word	0x40007000
 8003618:	4b9d      	ldr	r3, [pc, #628]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361e:	4a9c      	ldr	r2, [pc, #624]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003620:	f023 0301 	bic.w	r3, r3, #1
 8003624:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003628:	4b99      	ldr	r3, [pc, #612]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	4a98      	ldr	r2, [pc, #608]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003630:	f023 0304 	bic.w	r3, r3, #4
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003640:	f7fd fb58 	bl	8000cf4 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003646:	e00a      	b.n	800365e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003648:	f7fd fb54 	bl	8000cf4 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003656:	4293      	cmp	r3, r2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e168      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800365e:	4b8c      	ldr	r3, [pc, #560]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0ed      	beq.n	8003648 <HAL_RCC_OscConfig+0x53c>
 800366c:	e015      	b.n	800369a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366e:	f7fd fb41 	bl	8000cf4 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003674:	e00a      	b.n	800368c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fd fb3d 	bl	8000cf4 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003684:	4293      	cmp	r3, r2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e151      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800368c:	4b80      	ldr	r3, [pc, #512]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1ed      	bne.n	8003676 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800369a:	7ffb      	ldrb	r3, [r7, #31]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d105      	bne.n	80036ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036a0:	4b7b      	ldr	r3, [pc, #492]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a4:	4a7a      	ldr	r2, [pc, #488]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0320 	and.w	r3, r3, #32
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d03c      	beq.n	8003732 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01c      	beq.n	80036fa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036c0:	4b73      	ldr	r3, [pc, #460]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036c6:	4a72      	ldr	r2, [pc, #456]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d0:	f7fd fb10 	bl	8000cf4 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036d8:	f7fd fb0c 	bl	8000cf4 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e122      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036ea:	4b69      	ldr	r3, [pc, #420]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ef      	beq.n	80036d8 <HAL_RCC_OscConfig+0x5cc>
 80036f8:	e01b      	b.n	8003732 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036fa:	4b65      	ldr	r3, [pc, #404]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80036fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003700:	4a63      	ldr	r2, [pc, #396]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003702:	f023 0301 	bic.w	r3, r3, #1
 8003706:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370a:	f7fd faf3 	bl	8000cf4 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003712:	f7fd faef 	bl	8000cf4 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e105      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003724:	4b5a      	ldr	r3, [pc, #360]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003726:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1ef      	bne.n	8003712 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80f9 	beq.w	800392e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003740:	2b02      	cmp	r3, #2
 8003742:	f040 80cf 	bne.w	80038e4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003746:	4b52      	ldr	r3, [pc, #328]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 0203 	and.w	r2, r3, #3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003756:	429a      	cmp	r2, r3
 8003758:	d12c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003764:	3b01      	subs	r3, #1
 8003766:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003768:	429a      	cmp	r2, r3
 800376a:	d123      	bne.n	80037b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003776:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003778:	429a      	cmp	r2, r3
 800377a:	d11b      	bne.n	80037b4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003786:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003788:	429a      	cmp	r2, r3
 800378a:	d113      	bne.n	80037b4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003796:	085b      	lsrs	r3, r3, #1
 8003798:	3b01      	subs	r3, #1
 800379a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800379c:	429a      	cmp	r2, r3
 800379e:	d109      	bne.n	80037b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	085b      	lsrs	r3, r3, #1
 80037ac:	3b01      	subs	r3, #1
 80037ae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d071      	beq.n	8003898 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	2b0c      	cmp	r3, #12
 80037b8:	d068      	beq.n	800388c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037ba:	4b35      	ldr	r3, [pc, #212]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d105      	bne.n	80037d2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80037c6:	4b32      	ldr	r3, [pc, #200]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e0ac      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80037d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a2d      	ldr	r2, [pc, #180]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80037dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037e0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037e2:	f7fd fa87 	bl	8000cf4 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fd fa83 	bl	8000cf4 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e099      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037fc:	4b24      	ldr	r3, [pc, #144]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003808:	4b21      	ldr	r3, [pc, #132]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	4b21      	ldr	r3, [pc, #132]	@ (8003894 <HAL_RCC_OscConfig+0x788>)
 800380e:	4013      	ands	r3, r2
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003818:	3a01      	subs	r2, #1
 800381a:	0112      	lsls	r2, r2, #4
 800381c:	4311      	orrs	r1, r2
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003822:	0212      	lsls	r2, r2, #8
 8003824:	4311      	orrs	r1, r2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800382a:	0852      	lsrs	r2, r2, #1
 800382c:	3a01      	subs	r2, #1
 800382e:	0552      	lsls	r2, r2, #21
 8003830:	4311      	orrs	r1, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003836:	0852      	lsrs	r2, r2, #1
 8003838:	3a01      	subs	r2, #1
 800383a:	0652      	lsls	r2, r2, #25
 800383c:	4311      	orrs	r1, r2
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003842:	06d2      	lsls	r2, r2, #27
 8003844:	430a      	orrs	r2, r1
 8003846:	4912      	ldr	r1, [pc, #72]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003848:	4313      	orrs	r3, r2
 800384a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800384c:	4b10      	ldr	r3, [pc, #64]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a0f      	ldr	r2, [pc, #60]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003852:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003856:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003858:	4b0d      	ldr	r3, [pc, #52]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a0c      	ldr	r2, [pc, #48]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 800385e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003862:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003864:	f7fd fa46 	bl	8000cf4 <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800386c:	f7fd fa42 	bl	8000cf4 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e058      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387e:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <HAL_RCC_OscConfig+0x784>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d0f0      	beq.n	800386c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800388a:	e050      	b.n	800392e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e04f      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
 8003890:	40021000 	.word	0x40021000
 8003894:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003898:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d144      	bne.n	800392e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038a4:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a23      	ldr	r2, [pc, #140]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038b0:	4b21      	ldr	r3, [pc, #132]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	4a20      	ldr	r2, [pc, #128]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038bc:	f7fd fa1a 	bl	8000cf4 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c4:	f7fd fa16 	bl	8000cf4 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e02c      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d6:	4b18      	ldr	r3, [pc, #96]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0f0      	beq.n	80038c4 <HAL_RCC_OscConfig+0x7b8>
 80038e2:	e024      	b.n	800392e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	2b0c      	cmp	r3, #12
 80038e8:	d01f      	beq.n	800392a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ea:	4b13      	ldr	r3, [pc, #76]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a12      	ldr	r2, [pc, #72]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 80038f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f6:	f7fd f9fd 	bl	8000cf4 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038fe:	f7fd f9f9 	bl	8000cf4 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e00f      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003910:	4b09      	ldr	r3, [pc, #36]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1f0      	bne.n	80038fe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	4905      	ldr	r1, [pc, #20]	@ (8003938 <HAL_RCC_OscConfig+0x82c>)
 8003922:	4b06      	ldr	r3, [pc, #24]	@ (800393c <HAL_RCC_OscConfig+0x830>)
 8003924:	4013      	ands	r3, r2
 8003926:	60cb      	str	r3, [r1, #12]
 8003928:	e001      	b.n	800392e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3720      	adds	r7, #32
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40021000 	.word	0x40021000
 800393c:	feeefffc 	.word	0xfeeefffc

08003940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e0e7      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003954:	4b75      	ldr	r3, [pc, #468]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d910      	bls.n	8003984 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003962:	4b72      	ldr	r3, [pc, #456]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f023 0207 	bic.w	r2, r3, #7
 800396a:	4970      	ldr	r1, [pc, #448]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003972:	4b6e      	ldr	r3, [pc, #440]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d001      	beq.n	8003984 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e0cf      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d010      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689a      	ldr	r2, [r3, #8]
 8003994:	4b66      	ldr	r3, [pc, #408]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800399c:	429a      	cmp	r2, r3
 800399e:	d908      	bls.n	80039b2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a0:	4b63      	ldr	r3, [pc, #396]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	4960      	ldr	r1, [pc, #384]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d04c      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d107      	bne.n	80039d6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039c6:	4b5a      	ldr	r3, [pc, #360]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d121      	bne.n	8003a16 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e0a6      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d107      	bne.n	80039ee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039de:	4b54      	ldr	r3, [pc, #336]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d115      	bne.n	8003a16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e09a      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d107      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039f6:	4b4e      	ldr	r3, [pc, #312]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d109      	bne.n	8003a16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e08e      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a06:	4b4a      	ldr	r3, [pc, #296]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e086      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a16:	4b46      	ldr	r3, [pc, #280]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f023 0203 	bic.w	r2, r3, #3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	4943      	ldr	r1, [pc, #268]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a28:	f7fd f964 	bl	8000cf4 <HAL_GetTick>
 8003a2c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2e:	e00a      	b.n	8003a46 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a30:	f7fd f960 	bl	8000cf4 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e06e      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a46:	4b3a      	ldr	r3, [pc, #232]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 020c 	and.w	r2, r3, #12
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d1eb      	bne.n	8003a30 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d010      	beq.n	8003a86 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689a      	ldr	r2, [r3, #8]
 8003a68:	4b31      	ldr	r3, [pc, #196]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d208      	bcs.n	8003a86 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a74:	4b2e      	ldr	r3, [pc, #184]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	492b      	ldr	r1, [pc, #172]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a86:	4b29      	ldr	r3, [pc, #164]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0307 	and.w	r3, r3, #7
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d210      	bcs.n	8003ab6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a94:	4b25      	ldr	r3, [pc, #148]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f023 0207 	bic.w	r2, r3, #7
 8003a9c:	4923      	ldr	r1, [pc, #140]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa4:	4b21      	ldr	r3, [pc, #132]	@ (8003b2c <HAL_RCC_ClockConfig+0x1ec>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e036      	b.n	8003b24 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	4918      	ldr	r1, [pc, #96]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0308 	and.w	r3, r3, #8
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d009      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae0:	4b13      	ldr	r3, [pc, #76]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4910      	ldr	r1, [pc, #64]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003af4:	f000 f824 	bl	8003b40 <HAL_RCC_GetSysClockFreq>
 8003af8:	4602      	mov	r2, r0
 8003afa:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <HAL_RCC_ClockConfig+0x1f0>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	091b      	lsrs	r3, r3, #4
 8003b00:	f003 030f 	and.w	r3, r3, #15
 8003b04:	490b      	ldr	r1, [pc, #44]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f4>)
 8003b06:	5ccb      	ldrb	r3, [r1, r3]
 8003b08:	f003 031f 	and.w	r3, r3, #31
 8003b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8003b10:	4a09      	ldr	r2, [pc, #36]	@ (8003b38 <HAL_RCC_ClockConfig+0x1f8>)
 8003b12:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b14:	4b09      	ldr	r3, [pc, #36]	@ (8003b3c <HAL_RCC_ClockConfig+0x1fc>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fc ffc5 	bl	8000aa8 <HAL_InitTick>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b22:	7afb      	ldrb	r3, [r7, #11]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40022000 	.word	0x40022000
 8003b30:	40021000 	.word	0x40021000
 8003b34:	08007b90 	.word	0x08007b90
 8003b38:	20000000 	.word	0x20000000
 8003b3c:	20000004 	.word	0x20000004

08003b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b089      	sub	sp, #36	@ 0x24
 8003b44:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	61fb      	str	r3, [r7, #28]
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b58:	4b3b      	ldr	r3, [pc, #236]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d005      	beq.n	8003b74 <HAL_RCC_GetSysClockFreq+0x34>
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	2b0c      	cmp	r3, #12
 8003b6c:	d121      	bne.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d11e      	bne.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b74:	4b34      	ldr	r3, [pc, #208]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0308 	and.w	r3, r3, #8
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b80:	4b31      	ldr	r3, [pc, #196]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b86:	0a1b      	lsrs	r3, r3, #8
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	e005      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b90:	4b2d      	ldr	r3, [pc, #180]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10d      	bne.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d102      	bne.n	8003bbe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003bb8:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x110>)
 8003bba:	61bb      	str	r3, [r7, #24]
 8003bbc:	e004      	b.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003bc4:	4b23      	ldr	r3, [pc, #140]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0x114>)
 8003bc6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	2b0c      	cmp	r3, #12
 8003bcc:	d134      	bne.n	8003c38 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bce:	4b1e      	ldr	r3, [pc, #120]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d003      	beq.n	8003be6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d003      	beq.n	8003bec <HAL_RCC_GetSysClockFreq+0xac>
 8003be4:	e005      	b.n	8003bf2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003be6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x110>)
 8003be8:	617b      	str	r3, [r7, #20]
      break;
 8003bea:	e005      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003bec:	4b19      	ldr	r3, [pc, #100]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0x114>)
 8003bee:	617b      	str	r3, [r7, #20]
      break;
 8003bf0:	e002      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	617b      	str	r3, [r7, #20]
      break;
 8003bf6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bf8:	4b13      	ldr	r3, [pc, #76]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	3301      	adds	r3, #1
 8003c04:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c06:	4b10      	ldr	r3, [pc, #64]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	0a1b      	lsrs	r3, r3, #8
 8003c0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	fb03 f202 	mul.w	r2, r3, r2
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c1c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	0e5b      	lsrs	r3, r3, #25
 8003c24:	f003 0303 	and.w	r3, r3, #3
 8003c28:	3301      	adds	r3, #1
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c36:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c38:	69bb      	ldr	r3, [r7, #24]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3724      	adds	r7, #36	@ 0x24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	08007ba8 	.word	0x08007ba8
 8003c50:	00f42400 	.word	0x00f42400
 8003c54:	007a1200 	.word	0x007a1200

08003c58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c5c:	4b03      	ldr	r3, [pc, #12]	@ (8003c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	20000000 	.word	0x20000000

08003c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c74:	f7ff fff0 	bl	8003c58 <HAL_RCC_GetHCLKFreq>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	4b06      	ldr	r3, [pc, #24]	@ (8003c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	4904      	ldr	r1, [pc, #16]	@ (8003c98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c86:	5ccb      	ldrb	r3, [r1, r3]
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40021000 	.word	0x40021000
 8003c98:	08007ba0 	.word	0x08007ba0

08003c9c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	220f      	movs	r2, #15
 8003caa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003cac:	4b12      	ldr	r3, [pc, #72]	@ (8003cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 0203 	and.w	r2, r3, #3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003cd0:	4b09      	ldr	r3, [pc, #36]	@ (8003cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	08db      	lsrs	r3, r3, #3
 8003cd6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003cde:	4b07      	ldr	r3, [pc, #28]	@ (8003cfc <HAL_RCC_GetClockConfig+0x60>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0207 	and.w	r2, r3, #7
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	601a      	str	r2, [r3, #0]
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40022000 	.word	0x40022000

08003d00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d08:	2300      	movs	r3, #0
 8003d0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d18:	f7ff f994 	bl	8003044 <HAL_PWREx_GetVoltageRange>
 8003d1c:	6178      	str	r0, [r7, #20]
 8003d1e:	e014      	b.n	8003d4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d20:	4b25      	ldr	r3, [pc, #148]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d24:	4a24      	ldr	r2, [pc, #144]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d2c:	4b22      	ldr	r3, [pc, #136]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d34:	60fb      	str	r3, [r7, #12]
 8003d36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d38:	f7ff f984 	bl	8003044 <HAL_PWREx_GetVoltageRange>
 8003d3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d42:	4a1d      	ldr	r2, [pc, #116]	@ (8003db8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d48:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d50:	d10b      	bne.n	8003d6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b80      	cmp	r3, #128	@ 0x80
 8003d56:	d919      	bls.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d5c:	d902      	bls.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d5e:	2302      	movs	r3, #2
 8003d60:	613b      	str	r3, [r7, #16]
 8003d62:	e013      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d64:	2301      	movs	r3, #1
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	e010      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b80      	cmp	r3, #128	@ 0x80
 8003d6e:	d902      	bls.n	8003d76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d70:	2303      	movs	r3, #3
 8003d72:	613b      	str	r3, [r7, #16]
 8003d74:	e00a      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b80      	cmp	r3, #128	@ 0x80
 8003d7a:	d102      	bne.n	8003d82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	613b      	str	r3, [r7, #16]
 8003d80:	e004      	b.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b70      	cmp	r3, #112	@ 0x70
 8003d86:	d101      	bne.n	8003d8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d88:	2301      	movs	r3, #1
 8003d8a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 0207 	bic.w	r2, r3, #7
 8003d94:	4909      	ldr	r1, [pc, #36]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d9c:	4b07      	ldr	r3, [pc, #28]	@ (8003dbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d001      	beq.n	8003dae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e000      	b.n	8003db0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40022000 	.word	0x40022000

08003dc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dc8:	2300      	movs	r3, #0
 8003dca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dcc:	2300      	movs	r3, #0
 8003dce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d041      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003de0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003de4:	d02a      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003de6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003dea:	d824      	bhi.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003dec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003df0:	d008      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003df2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003df6:	d81e      	bhi.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003dfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e00:	d010      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e02:	e018      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e04:	4b86      	ldr	r3, [pc, #536]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	4a85      	ldr	r2, [pc, #532]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e0e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e10:	e015      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	3304      	adds	r3, #4
 8003e16:	2100      	movs	r1, #0
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 facd 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e22:	e00c      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3320      	adds	r3, #32
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f000 fbb6 	bl	800459c <RCCEx_PLLSAI2_Config>
 8003e30:	4603      	mov	r3, r0
 8003e32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e34:	e003      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	74fb      	strb	r3, [r7, #19]
      break;
 8003e3a:	e000      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003e3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e3e:	7cfb      	ldrb	r3, [r7, #19]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10b      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e44:	4b76      	ldr	r3, [pc, #472]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e52:	4973      	ldr	r1, [pc, #460]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e5a:	e001      	b.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5c:	7cfb      	ldrb	r3, [r7, #19]
 8003e5e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d041      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e74:	d02a      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003e76:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e7a:	d824      	bhi.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e80:	d008      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e86:	d81e      	bhi.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e90:	d010      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e92:	e018      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e94:	4b62      	ldr	r3, [pc, #392]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a61      	ldr	r2, [pc, #388]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e9e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ea0:	e015      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fa85 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eb2:	e00c      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3320      	adds	r3, #32
 8003eb8:	2100      	movs	r1, #0
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fb6e 	bl	800459c <RCCEx_PLLSAI2_Config>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ec4:	e003      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	74fb      	strb	r3, [r7, #19]
      break;
 8003eca:	e000      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ecc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ece:	7cfb      	ldrb	r3, [r7, #19]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10b      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ed4:	4b52      	ldr	r3, [pc, #328]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eda:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ee2:	494f      	ldr	r1, [pc, #316]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003eea:	e001      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80a0 	beq.w	800403e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003efe:	2300      	movs	r3, #0
 8003f00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f02:	4b47      	ldr	r3, [pc, #284]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003f12:	2300      	movs	r3, #0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00d      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f18:	4b41      	ldr	r3, [pc, #260]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1c:	4a40      	ldr	r2, [pc, #256]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f22:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f24:	4b3e      	ldr	r3, [pc, #248]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f30:	2301      	movs	r3, #1
 8003f32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f34:	4b3b      	ldr	r3, [pc, #236]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a3a      	ldr	r2, [pc, #232]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f40:	f7fc fed8 	bl	8000cf4 <HAL_GetTick>
 8003f44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f46:	e009      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f48:	f7fc fed4 	bl	8000cf4 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d902      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	74fb      	strb	r3, [r7, #19]
        break;
 8003f5a:	e005      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f5c:	4b31      	ldr	r3, [pc, #196]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ef      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003f68:	7cfb      	ldrb	r3, [r7, #19]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d15c      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01f      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d019      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f8c:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f98:	4b21      	ldr	r3, [pc, #132]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9e:	4a20      	ldr	r2, [pc, #128]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fae:	4a1c      	ldr	r2, [pc, #112]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fb8:	4a19      	ldr	r2, [pc, #100]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d016      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fca:	f7fc fe93 	bl	8000cf4 <HAL_GetTick>
 8003fce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd0:	e00b      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd2:	f7fc fe8f 	bl	8000cf4 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d902      	bls.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	74fb      	strb	r3, [r7, #19]
            break;
 8003fe8:	e006      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fea:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0ec      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ff8:	7cfb      	ldrb	r3, [r7, #19]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10c      	bne.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ffe:	4b08      	ldr	r3, [pc, #32]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400e:	4904      	ldr	r1, [pc, #16]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004010:	4313      	orrs	r3, r2
 8004012:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004016:	e009      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004018:	7cfb      	ldrb	r3, [r7, #19]
 800401a:	74bb      	strb	r3, [r7, #18]
 800401c:	e006      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000
 8004024:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004028:	7cfb      	ldrb	r3, [r7, #19]
 800402a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800402c:	7c7b      	ldrb	r3, [r7, #17]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d105      	bne.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004032:	4ba6      	ldr	r3, [pc, #664]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004036:	4aa5      	ldr	r2, [pc, #660]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004038:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800403c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800404a:	4ba0      	ldr	r3, [pc, #640]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004050:	f023 0203 	bic.w	r2, r3, #3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004058:	499c      	ldr	r1, [pc, #624]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800405a:	4313      	orrs	r3, r2
 800405c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00a      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800406c:	4b97      	ldr	r3, [pc, #604]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004072:	f023 020c 	bic.w	r2, r3, #12
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407a:	4994      	ldr	r1, [pc, #592]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800407c:	4313      	orrs	r3, r2
 800407e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800408e:	4b8f      	ldr	r3, [pc, #572]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409c:	498b      	ldr	r1, [pc, #556]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0308 	and.w	r3, r3, #8
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00a      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040b0:	4b86      	ldr	r3, [pc, #536]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040be:	4983      	ldr	r1, [pc, #524]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0310 	and.w	r3, r3, #16
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040d2:	4b7e      	ldr	r3, [pc, #504]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040e0:	497a      	ldr	r1, [pc, #488]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0320 	and.w	r3, r3, #32
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00a      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040f4:	4b75      	ldr	r3, [pc, #468]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80040f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004102:	4972      	ldr	r1, [pc, #456]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00a      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004116:	4b6d      	ldr	r3, [pc, #436]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004124:	4969      	ldr	r1, [pc, #420]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004126:	4313      	orrs	r3, r2
 8004128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00a      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004138:	4b64      	ldr	r3, [pc, #400]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004146:	4961      	ldr	r1, [pc, #388]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00a      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800415a:	4b5c      	ldr	r3, [pc, #368]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800415c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004160:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004168:	4958      	ldr	r1, [pc, #352]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800416a:	4313      	orrs	r3, r2
 800416c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00a      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800417c:	4b53      	ldr	r3, [pc, #332]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004182:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418a:	4950      	ldr	r1, [pc, #320]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800419e:	4b4b      	ldr	r3, [pc, #300]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ac:	4947      	ldr	r1, [pc, #284]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00a      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041c0:	4b42      	ldr	r3, [pc, #264]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041c6:	f023 0203 	bic.w	r2, r3, #3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ce:	493f      	ldr	r1, [pc, #252]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d028      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041e2:	4b3a      	ldr	r3, [pc, #232]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f0:	4936      	ldr	r1, [pc, #216]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004200:	d106      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004202:	4b32      	ldr	r3, [pc, #200]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	4a31      	ldr	r2, [pc, #196]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004208:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800420c:	60d3      	str	r3, [r2, #12]
 800420e:	e011      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004214:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004218:	d10c      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3304      	adds	r3, #4
 800421e:	2101      	movs	r1, #1
 8004220:	4618      	mov	r0, r3
 8004222:	f000 f8c9 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800422a:	7cfb      	ldrb	r3, [r7, #19]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8004230:	7cfb      	ldrb	r3, [r7, #19]
 8004232:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d028      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004240:	4b22      	ldr	r3, [pc, #136]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800424e:	491f      	ldr	r1, [pc, #124]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800425e:	d106      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004260:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800426a:	60d3      	str	r3, [r2, #12]
 800426c:	e011      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004272:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004276:	d10c      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3304      	adds	r3, #4
 800427c:	2101      	movs	r1, #1
 800427e:	4618      	mov	r0, r3
 8004280:	f000 f89a 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004288:	7cfb      	ldrb	r3, [r7, #19]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800428e:	7cfb      	ldrb	r3, [r7, #19]
 8004290:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d02a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800429e:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042ac:	4907      	ldr	r1, [pc, #28]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042bc:	d108      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042be:	4b03      	ldr	r3, [pc, #12]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	4a02      	ldr	r2, [pc, #8]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80042c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042c8:	60d3      	str	r3, [r2, #12]
 80042ca:	e013      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80042cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042d8:	d10c      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	3304      	adds	r3, #4
 80042de:	2101      	movs	r1, #1
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 f869 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 80042e6:	4603      	mov	r3, r0
 80042e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ea:	7cfb      	ldrb	r3, [r7, #19]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80042f0:	7cfb      	ldrb	r3, [r7, #19]
 80042f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d02f      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004300:	4b2c      	ldr	r3, [pc, #176]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800430e:	4929      	ldr	r1, [pc, #164]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004310:	4313      	orrs	r3, r2
 8004312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800431a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800431e:	d10d      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	2102      	movs	r1, #2
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f846 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004330:	7cfb      	ldrb	r3, [r7, #19]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d014      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004336:	7cfb      	ldrb	r3, [r7, #19]
 8004338:	74bb      	strb	r3, [r7, #18]
 800433a:	e011      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004344:	d10c      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	3320      	adds	r3, #32
 800434a:	2102      	movs	r1, #2
 800434c:	4618      	mov	r0, r3
 800434e:	f000 f925 	bl	800459c <RCCEx_PLLSAI2_Config>
 8004352:	4603      	mov	r3, r0
 8004354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800435c:	7cfb      	ldrb	r3, [r7, #19]
 800435e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800436c:	4b11      	ldr	r3, [pc, #68]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800436e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004372:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800437c:	490d      	ldr	r1, [pc, #52]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00b      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004390:	4b08      	ldr	r3, [pc, #32]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004396:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043a0:	4904      	ldr	r1, [pc, #16]	@ (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000

080043b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043c6:	4b74      	ldr	r3, [pc, #464]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d018      	beq.n	8004404 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80043d2:	4b71      	ldr	r3, [pc, #452]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 0203 	and.w	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d10d      	bne.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
       ||
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80043ea:	4b6b      	ldr	r3, [pc, #428]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
       ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d047      	beq.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
 8004402:	e044      	b.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b03      	cmp	r3, #3
 800440a:	d018      	beq.n	800443e <RCCEx_PLLSAI1_Config+0x86>
 800440c:	2b03      	cmp	r3, #3
 800440e:	d825      	bhi.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
 8004410:	2b01      	cmp	r3, #1
 8004412:	d002      	beq.n	800441a <RCCEx_PLLSAI1_Config+0x62>
 8004414:	2b02      	cmp	r3, #2
 8004416:	d009      	beq.n	800442c <RCCEx_PLLSAI1_Config+0x74>
 8004418:	e020      	b.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800441a:	4b5f      	ldr	r3, [pc, #380]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d11d      	bne.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800442a:	e01a      	b.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800442c:	4b5a      	ldr	r3, [pc, #360]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d116      	bne.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800443c:	e013      	b.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800443e:	4b56      	ldr	r3, [pc, #344]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10f      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800444a:	4b53      	ldr	r3, [pc, #332]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d109      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800445a:	e006      	b.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
      break;
 8004460:	e004      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004462:	bf00      	nop
 8004464:	e002      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004466:	bf00      	nop
 8004468:	e000      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800446a:	bf00      	nop
    }

    if(status == HAL_OK)
 800446c:	7bfb      	ldrb	r3, [r7, #15]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10d      	bne.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004472:	4b49      	ldr	r3, [pc, #292]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6819      	ldr	r1, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	3b01      	subs	r3, #1
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	430b      	orrs	r3, r1
 8004488:	4943      	ldr	r1, [pc, #268]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800448a:	4313      	orrs	r3, r2
 800448c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d17c      	bne.n	800458e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004494:	4b40      	ldr	r3, [pc, #256]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a3f      	ldr	r2, [pc, #252]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800449a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800449e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a0:	f7fc fc28 	bl	8000cf4 <HAL_GetTick>
 80044a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044a6:	e009      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044a8:	f7fc fc24 	bl	8000cf4 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d902      	bls.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	73fb      	strb	r3, [r7, #15]
        break;
 80044ba:	e005      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044bc:	4b36      	ldr	r3, [pc, #216]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1ef      	bne.n	80044a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d15f      	bne.n	800458e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d110      	bne.n	80044f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044d4:	4b30      	ldr	r3, [pc, #192]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80044dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6892      	ldr	r2, [r2, #8]
 80044e4:	0211      	lsls	r1, r2, #8
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	68d2      	ldr	r2, [r2, #12]
 80044ea:	06d2      	lsls	r2, r2, #27
 80044ec:	430a      	orrs	r2, r1
 80044ee:	492a      	ldr	r1, [pc, #168]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	610b      	str	r3, [r1, #16]
 80044f4:	e027      	b.n	8004546 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d112      	bne.n	8004522 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044fc:	4b26      	ldr	r3, [pc, #152]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004504:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6892      	ldr	r2, [r2, #8]
 800450c:	0211      	lsls	r1, r2, #8
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6912      	ldr	r2, [r2, #16]
 8004512:	0852      	lsrs	r2, r2, #1
 8004514:	3a01      	subs	r2, #1
 8004516:	0552      	lsls	r2, r2, #21
 8004518:	430a      	orrs	r2, r1
 800451a:	491f      	ldr	r1, [pc, #124]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800451c:	4313      	orrs	r3, r2
 800451e:	610b      	str	r3, [r1, #16]
 8004520:	e011      	b.n	8004546 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004522:	4b1d      	ldr	r3, [pc, #116]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800452a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6892      	ldr	r2, [r2, #8]
 8004532:	0211      	lsls	r1, r2, #8
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	6952      	ldr	r2, [r2, #20]
 8004538:	0852      	lsrs	r2, r2, #1
 800453a:	3a01      	subs	r2, #1
 800453c:	0652      	lsls	r2, r2, #25
 800453e:	430a      	orrs	r2, r1
 8004540:	4915      	ldr	r1, [pc, #84]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004542:	4313      	orrs	r3, r2
 8004544:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004546:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a13      	ldr	r2, [pc, #76]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800454c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004550:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004552:	f7fc fbcf 	bl	8000cf4 <HAL_GetTick>
 8004556:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004558:	e009      	b.n	800456e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800455a:	f7fc fbcb 	bl	8000cf4 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d902      	bls.n	800456e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	73fb      	strb	r3, [r7, #15]
          break;
 800456c:	e005      	b.n	800457a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800456e:	4b0a      	ldr	r3, [pc, #40]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0ef      	beq.n	800455a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800457a:	7bfb      	ldrb	r3, [r7, #15]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d106      	bne.n	800458e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004580:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004582:	691a      	ldr	r2, [r3, #16]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	4903      	ldr	r1, [pc, #12]	@ (8004598 <RCCEx_PLLSAI1_Config+0x1e0>)
 800458a:	4313      	orrs	r3, r2
 800458c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800458e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40021000 	.word	0x40021000

0800459c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045aa:	4b69      	ldr	r3, [pc, #420]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d018      	beq.n	80045e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80045b6:	4b66      	ldr	r3, [pc, #408]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f003 0203 	and.w	r2, r3, #3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d10d      	bne.n	80045e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
       ||
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d009      	beq.n	80045e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80045ce:	4b60      	ldr	r3, [pc, #384]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	091b      	lsrs	r3, r3, #4
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
       ||
 80045de:	429a      	cmp	r2, r3
 80045e0:	d047      	beq.n	8004672 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	73fb      	strb	r3, [r7, #15]
 80045e6:	e044      	b.n	8004672 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d018      	beq.n	8004622 <RCCEx_PLLSAI2_Config+0x86>
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d825      	bhi.n	8004640 <RCCEx_PLLSAI2_Config+0xa4>
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d002      	beq.n	80045fe <RCCEx_PLLSAI2_Config+0x62>
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d009      	beq.n	8004610 <RCCEx_PLLSAI2_Config+0x74>
 80045fc:	e020      	b.n	8004640 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045fe:	4b54      	ldr	r3, [pc, #336]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d11d      	bne.n	8004646 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800460e:	e01a      	b.n	8004646 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004610:	4b4f      	ldr	r3, [pc, #316]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004618:	2b00      	cmp	r3, #0
 800461a:	d116      	bne.n	800464a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004620:	e013      	b.n	800464a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004622:	4b4b      	ldr	r3, [pc, #300]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d10f      	bne.n	800464e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800462e:	4b48      	ldr	r3, [pc, #288]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d109      	bne.n	800464e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800463e:	e006      	b.n	800464e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	73fb      	strb	r3, [r7, #15]
      break;
 8004644:	e004      	b.n	8004650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004650:	7bfb      	ldrb	r3, [r7, #15]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10d      	bne.n	8004672 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004656:	4b3e      	ldr	r3, [pc, #248]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6819      	ldr	r1, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	3b01      	subs	r3, #1
 8004668:	011b      	lsls	r3, r3, #4
 800466a:	430b      	orrs	r3, r1
 800466c:	4938      	ldr	r1, [pc, #224]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 800466e:	4313      	orrs	r3, r2
 8004670:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d166      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004678:	4b35      	ldr	r3, [pc, #212]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a34      	ldr	r2, [pc, #208]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 800467e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004684:	f7fc fb36 	bl	8000cf4 <HAL_GetTick>
 8004688:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800468a:	e009      	b.n	80046a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800468c:	f7fc fb32 	bl	8000cf4 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d902      	bls.n	80046a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	73fb      	strb	r3, [r7, #15]
        break;
 800469e:	e005      	b.n	80046ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1ef      	bne.n	800468c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d149      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d110      	bne.n	80046da <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046b8:	4b25      	ldr	r3, [pc, #148]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80046c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6892      	ldr	r2, [r2, #8]
 80046c8:	0211      	lsls	r1, r2, #8
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	68d2      	ldr	r2, [r2, #12]
 80046ce:	06d2      	lsls	r2, r2, #27
 80046d0:	430a      	orrs	r2, r1
 80046d2:	491f      	ldr	r1, [pc, #124]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	614b      	str	r3, [r1, #20]
 80046d8:	e011      	b.n	80046fe <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046da:	4b1d      	ldr	r3, [pc, #116]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80046e2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	6892      	ldr	r2, [r2, #8]
 80046ea:	0211      	lsls	r1, r2, #8
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6912      	ldr	r2, [r2, #16]
 80046f0:	0852      	lsrs	r2, r2, #1
 80046f2:	3a01      	subs	r2, #1
 80046f4:	0652      	lsls	r2, r2, #25
 80046f6:	430a      	orrs	r2, r1
 80046f8:	4915      	ldr	r1, [pc, #84]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046fe:	4b14      	ldr	r3, [pc, #80]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a13      	ldr	r2, [pc, #76]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004708:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800470a:	f7fc faf3 	bl	8000cf4 <HAL_GetTick>
 800470e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004710:	e009      	b.n	8004726 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004712:	f7fc faef 	bl	8000cf4 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d902      	bls.n	8004726 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	73fb      	strb	r3, [r7, #15]
          break;
 8004724:	e005      	b.n	8004732 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004726:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0ef      	beq.n	8004712 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d106      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004738:	4b05      	ldr	r3, [pc, #20]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	4903      	ldr	r1, [pc, #12]	@ (8004750 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004742:	4313      	orrs	r3, r2
 8004744:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004746:	7bfb      	ldrb	r3, [r7, #15]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40021000 	.word	0x40021000

08004754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e049      	b.n	80047fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f841 	bl	8004802 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f000 f9e0 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
	...

08004818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b01      	cmp	r3, #1
 800482a:	d001      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e04f      	b.n	80048d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0201 	orr.w	r2, r2, #1
 8004846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a23      	ldr	r2, [pc, #140]	@ (80048dc <HAL_TIM_Base_Start_IT+0xc4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d01d      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800485a:	d018      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1f      	ldr	r2, [pc, #124]	@ (80048e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d013      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a1e      	ldr	r2, [pc, #120]	@ (80048e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d00e      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a1c      	ldr	r2, [pc, #112]	@ (80048e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d009      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1b      	ldr	r2, [pc, #108]	@ (80048ec <HAL_TIM_Base_Start_IT+0xd4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d004      	beq.n	800488e <HAL_TIM_Base_Start_IT+0x76>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a19      	ldr	r2, [pc, #100]	@ (80048f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d115      	bne.n	80048ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	4b17      	ldr	r3, [pc, #92]	@ (80048f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004896:	4013      	ands	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2b06      	cmp	r3, #6
 800489e:	d015      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0xb4>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048a6:	d011      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0201 	orr.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b8:	e008      	b.n	80048cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 0201 	orr.w	r2, r2, #1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e000      	b.n	80048ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	40000400 	.word	0x40000400
 80048e4:	40000800 	.word	0x40000800
 80048e8:	40000c00 	.word	0x40000c00
 80048ec:	40013400 	.word	0x40013400
 80048f0:	40014000 	.word	0x40014000
 80048f4:	00010007 	.word	0x00010007

080048f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d020      	beq.n	800495c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d01b      	beq.n	800495c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f06f 0202 	mvn.w	r2, #2
 800492c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	f003 0303 	and.w	r3, r3, #3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f8e9 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 8004948:	e005      	b.n	8004956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f8db 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f8ec 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d020      	beq.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01b      	beq.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f06f 0204 	mvn.w	r2, #4
 8004978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2202      	movs	r2, #2
 800497e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f8c3 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 8004994:	e005      	b.n	80049a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f8b5 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 f8c6 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d020      	beq.n	80049f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f003 0308 	and.w	r3, r3, #8
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d01b      	beq.n	80049f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f06f 0208 	mvn.w	r2, #8
 80049c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2204      	movs	r2, #4
 80049ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	f003 0303 	and.w	r3, r3, #3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d003      	beq.n	80049e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f89d 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 80049e0:	e005      	b.n	80049ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f88f 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f8a0 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f003 0310 	and.w	r3, r3, #16
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d020      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f003 0310 	and.w	r3, r3, #16
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d01b      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f06f 0210 	mvn.w	r2, #16
 8004a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2208      	movs	r2, #8
 8004a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f877 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 8004a2c:	e005      	b.n	8004a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f869 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f87a 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00c      	beq.n	8004a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f06f 0201 	mvn.w	r2, #1
 8004a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fb fed8 	bl	8000814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d104      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00c      	beq.n	8004a92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d007      	beq.n	8004a92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f913 	bl	8004cb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00c      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d007      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 f90b 	bl	8004ccc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00c      	beq.n	8004ada <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d007      	beq.n	8004ada <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f834 	bl	8004b42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f003 0320 	and.w	r3, r3, #32
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00c      	beq.n	8004afe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d007      	beq.n	8004afe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f06f 0220 	mvn.w	r2, #32
 8004af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 f8d3 	bl	8004ca4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004afe:	bf00      	nop
 8004b00:	3710      	adds	r7, #16
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr

08004b1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a46      	ldr	r2, [pc, #280]	@ (8004c84 <TIM_Base_SetConfig+0x12c>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d013      	beq.n	8004b98 <TIM_Base_SetConfig+0x40>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b76:	d00f      	beq.n	8004b98 <TIM_Base_SetConfig+0x40>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a43      	ldr	r2, [pc, #268]	@ (8004c88 <TIM_Base_SetConfig+0x130>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d00b      	beq.n	8004b98 <TIM_Base_SetConfig+0x40>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a42      	ldr	r2, [pc, #264]	@ (8004c8c <TIM_Base_SetConfig+0x134>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d007      	beq.n	8004b98 <TIM_Base_SetConfig+0x40>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a41      	ldr	r2, [pc, #260]	@ (8004c90 <TIM_Base_SetConfig+0x138>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d003      	beq.n	8004b98 <TIM_Base_SetConfig+0x40>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4a40      	ldr	r2, [pc, #256]	@ (8004c94 <TIM_Base_SetConfig+0x13c>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d108      	bne.n	8004baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a35      	ldr	r2, [pc, #212]	@ (8004c84 <TIM_Base_SetConfig+0x12c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01f      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb8:	d01b      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a32      	ldr	r2, [pc, #200]	@ (8004c88 <TIM_Base_SetConfig+0x130>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d017      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a31      	ldr	r2, [pc, #196]	@ (8004c8c <TIM_Base_SetConfig+0x134>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d013      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a30      	ldr	r2, [pc, #192]	@ (8004c90 <TIM_Base_SetConfig+0x138>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00f      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a2f      	ldr	r2, [pc, #188]	@ (8004c94 <TIM_Base_SetConfig+0x13c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d00b      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8004c98 <TIM_Base_SetConfig+0x140>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d007      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a2d      	ldr	r2, [pc, #180]	@ (8004c9c <TIM_Base_SetConfig+0x144>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d003      	beq.n	8004bf2 <TIM_Base_SetConfig+0x9a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a2c      	ldr	r2, [pc, #176]	@ (8004ca0 <TIM_Base_SetConfig+0x148>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d108      	bne.n	8004c04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a16      	ldr	r2, [pc, #88]	@ (8004c84 <TIM_Base_SetConfig+0x12c>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00f      	beq.n	8004c50 <TIM_Base_SetConfig+0xf8>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a18      	ldr	r2, [pc, #96]	@ (8004c94 <TIM_Base_SetConfig+0x13c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00b      	beq.n	8004c50 <TIM_Base_SetConfig+0xf8>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a17      	ldr	r2, [pc, #92]	@ (8004c98 <TIM_Base_SetConfig+0x140>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d007      	beq.n	8004c50 <TIM_Base_SetConfig+0xf8>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a16      	ldr	r2, [pc, #88]	@ (8004c9c <TIM_Base_SetConfig+0x144>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d003      	beq.n	8004c50 <TIM_Base_SetConfig+0xf8>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <TIM_Base_SetConfig+0x148>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d103      	bne.n	8004c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d105      	bne.n	8004c76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	f023 0201 	bic.w	r2, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	611a      	str	r2, [r3, #16]
  }
}
 8004c76:	bf00      	nop
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	40012c00 	.word	0x40012c00
 8004c88:	40000400 	.word	0x40000400
 8004c8c:	40000800 	.word	0x40000800
 8004c90:	40000c00 	.word	0x40000c00
 8004c94:	40013400 	.word	0x40013400
 8004c98:	40014000 	.word	0x40014000
 8004c9c:	40014400 	.word	0x40014400
 8004ca0:	40014800 	.word	0x40014800

08004ca4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <__NVIC_SetPriority>:
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	6039      	str	r1, [r7, #0]
 8004cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	db0a      	blt.n	8004d0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	490c      	ldr	r1, [pc, #48]	@ (8004d2c <__NVIC_SetPriority+0x4c>)
 8004cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cfe:	0112      	lsls	r2, r2, #4
 8004d00:	b2d2      	uxtb	r2, r2
 8004d02:	440b      	add	r3, r1
 8004d04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004d08:	e00a      	b.n	8004d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	4908      	ldr	r1, [pc, #32]	@ (8004d30 <__NVIC_SetPriority+0x50>)
 8004d10:	79fb      	ldrb	r3, [r7, #7]
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	3b04      	subs	r3, #4
 8004d18:	0112      	lsls	r2, r2, #4
 8004d1a:	b2d2      	uxtb	r2, r2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	761a      	strb	r2, [r3, #24]
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	e000e100 	.word	0xe000e100
 8004d30:	e000ed00 	.word	0xe000ed00

08004d34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004d38:	4b05      	ldr	r3, [pc, #20]	@ (8004d50 <SysTick_Handler+0x1c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004d3c:	f001 fd46 	bl	80067cc <xTaskGetSchedulerState>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d001      	beq.n	8004d4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004d46:	f002 fb3f 	bl	80073c8 <xPortSysTickHandler>
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	e000e010 	.word	0xe000e010

08004d54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004d58:	2100      	movs	r1, #0
 8004d5a:	f06f 0004 	mvn.w	r0, #4
 8004d5e:	f7ff ffbf 	bl	8004ce0 <__NVIC_SetPriority>
#endif
}
 8004d62:	bf00      	nop
 8004d64:	bd80      	pop	{r7, pc}
	...

08004d68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d6e:	f3ef 8305 	mrs	r3, IPSR
 8004d72:	603b      	str	r3, [r7, #0]
  return(result);
 8004d74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004d7a:	f06f 0305 	mvn.w	r3, #5
 8004d7e:	607b      	str	r3, [r7, #4]
 8004d80:	e00c      	b.n	8004d9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d82:	4b0a      	ldr	r3, [pc, #40]	@ (8004dac <osKernelInitialize+0x44>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d105      	bne.n	8004d96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004d8a:	4b08      	ldr	r3, [pc, #32]	@ (8004dac <osKernelInitialize+0x44>)
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	607b      	str	r3, [r7, #4]
 8004d94:	e002      	b.n	8004d9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d9c:	687b      	ldr	r3, [r7, #4]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	200001a4 	.word	0x200001a4

08004db0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db6:	f3ef 8305 	mrs	r3, IPSR
 8004dba:	603b      	str	r3, [r7, #0]
  return(result);
 8004dbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <osKernelStart+0x1a>
    stat = osErrorISR;
 8004dc2:	f06f 0305 	mvn.w	r3, #5
 8004dc6:	607b      	str	r3, [r7, #4]
 8004dc8:	e010      	b.n	8004dec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004dca:	4b0b      	ldr	r3, [pc, #44]	@ (8004df8 <osKernelStart+0x48>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d109      	bne.n	8004de6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004dd2:	f7ff ffbf 	bl	8004d54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004dd6:	4b08      	ldr	r3, [pc, #32]	@ (8004df8 <osKernelStart+0x48>)
 8004dd8:	2202      	movs	r2, #2
 8004dda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ddc:	f001 f892 	bl	8005f04 <vTaskStartScheduler>
      stat = osOK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	607b      	str	r3, [r7, #4]
 8004de4:	e002      	b.n	8004dec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004de6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004dea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004dec:	687b      	ldr	r3, [r7, #4]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	200001a4 	.word	0x200001a4

08004dfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08e      	sub	sp, #56	@ 0x38
 8004e00:	af04      	add	r7, sp, #16
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e0c:	f3ef 8305 	mrs	r3, IPSR
 8004e10:	617b      	str	r3, [r7, #20]
  return(result);
 8004e12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d17e      	bne.n	8004f16 <osThreadNew+0x11a>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d07b      	beq.n	8004f16 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004e1e:	2380      	movs	r3, #128	@ 0x80
 8004e20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004e22:	2318      	movs	r3, #24
 8004e24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004e26:	2300      	movs	r3, #0
 8004e28:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004e2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d045      	beq.n	8004ec2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <osThreadNew+0x48>
        name = attr->name;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <osThreadNew+0x6e>
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	2b38      	cmp	r3, #56	@ 0x38
 8004e5c:	d805      	bhi.n	8004e6a <osThreadNew+0x6e>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <osThreadNew+0x72>
        return (NULL);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e054      	b.n	8004f18 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	089b      	lsrs	r3, r3, #2
 8004e7c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00e      	beq.n	8004ea4 <osThreadNew+0xa8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	2ba7      	cmp	r3, #167	@ 0xa7
 8004e8c:	d90a      	bls.n	8004ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d006      	beq.n	8004ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <osThreadNew+0xa8>
        mem = 1;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	e010      	b.n	8004ec6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10c      	bne.n	8004ec6 <osThreadNew+0xca>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d108      	bne.n	8004ec6 <osThreadNew+0xca>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d104      	bne.n	8004ec6 <osThreadNew+0xca>
          mem = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	61bb      	str	r3, [r7, #24]
 8004ec0:	e001      	b.n	8004ec6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d110      	bne.n	8004eee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ed4:	9202      	str	r2, [sp, #8]
 8004ed6:	9301      	str	r3, [sp, #4]
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 fe1a 	bl	8005b1c <xTaskCreateStatic>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	e013      	b.n	8004f16 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d110      	bne.n	8004f16 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	f107 0310 	add.w	r3, r7, #16
 8004efc:	9301      	str	r3, [sp, #4]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	9300      	str	r3, [sp, #0]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 fe68 	bl	8005bdc <xTaskCreate>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d001      	beq.n	8004f16 <osThreadNew+0x11a>
            hTask = NULL;
 8004f12:	2300      	movs	r3, #0
 8004f14:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004f16:	693b      	ldr	r3, [r7, #16]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3728      	adds	r7, #40	@ 0x28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f28:	f3ef 8305 	mrs	r3, IPSR
 8004f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f2e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <osDelay+0x1c>
    stat = osErrorISR;
 8004f34:	f06f 0305 	mvn.w	r3, #5
 8004f38:	60fb      	str	r3, [r7, #12]
 8004f3a:	e007      	b.n	8004f4c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 ffa6 	bl	8005e98 <vTaskDelay>
    }
  }

  return (stat);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4a07      	ldr	r2, [pc, #28]	@ (8004f84 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	4a06      	ldr	r2, [pc, #24]	@ (8004f88 <vApplicationGetIdleTaskMemory+0x30>)
 8004f6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2280      	movs	r2, #128	@ 0x80
 8004f74:	601a      	str	r2, [r3, #0]
}
 8004f76:	bf00      	nop
 8004f78:	3714      	adds	r7, #20
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	200001a8 	.word	0x200001a8
 8004f88:	20000250 	.word	0x20000250

08004f8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f8c:	b480      	push	{r7}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	4a07      	ldr	r2, [pc, #28]	@ (8004fb8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	4a06      	ldr	r2, [pc, #24]	@ (8004fbc <vApplicationGetTimerTaskMemory+0x30>)
 8004fa2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004faa:	601a      	str	r2, [r3, #0]
}
 8004fac:	bf00      	nop
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	20000450 	.word	0x20000450
 8004fbc:	200004f8 	.word	0x200004f8

08004fc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f103 0208 	add.w	r2, r3, #8
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004fd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f103 0208 	add.w	r2, r3, #8
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f103 0208 	add.w	r2, r3, #8
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800500e:	bf00      	nop
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	1c5a      	adds	r2, r3, #1
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	601a      	str	r2, [r3, #0]
}
 8005056:	bf00      	nop
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005062:	b480      	push	{r7}
 8005064:	b085      	sub	sp, #20
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005078:	d103      	bne.n	8005082 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	e00c      	b.n	800509c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3308      	adds	r3, #8
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	e002      	b.n	8005090 <vListInsert+0x2e>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	60fb      	str	r3, [r7, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	429a      	cmp	r2, r3
 800509a:	d2f6      	bcs.n	800508a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	601a      	str	r2, [r3, #0]
}
 80050c8:	bf00      	nop
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6892      	ldr	r2, [r2, #8]
 80050ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6852      	ldr	r2, [r2, #4]
 80050f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d103      	bne.n	8005108 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	1e5a      	subs	r2, r3, #1
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
}
 800511c:	4618      	mov	r0, r3
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10b      	bne.n	8005154 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800513c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005140:	f383 8811 	msr	BASEPRI, r3
 8005144:	f3bf 8f6f 	isb	sy
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800514e:	bf00      	nop
 8005150:	bf00      	nop
 8005152:	e7fd      	b.n	8005150 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005154:	f002 f8a8 	bl	80072a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005160:	68f9      	ldr	r1, [r7, #12]
 8005162:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005164:	fb01 f303 	mul.w	r3, r1, r3
 8005168:	441a      	add	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005184:	3b01      	subs	r3, #1
 8005186:	68f9      	ldr	r1, [r7, #12]
 8005188:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	441a      	add	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	22ff      	movs	r2, #255	@ 0xff
 8005198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	22ff      	movs	r2, #255	@ 0xff
 80051a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d114      	bne.n	80051d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d01a      	beq.n	80051e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	3310      	adds	r3, #16
 80051b6:	4618      	mov	r0, r3
 80051b8:	f001 f942 	bl	8006440 <xTaskRemoveFromEventList>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d012      	beq.n	80051e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80051c2:	4b0d      	ldr	r3, [pc, #52]	@ (80051f8 <xQueueGenericReset+0xd0>)
 80051c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	f3bf 8f6f 	isb	sy
 80051d2:	e009      	b.n	80051e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	3310      	adds	r3, #16
 80051d8:	4618      	mov	r0, r3
 80051da:	f7ff fef1 	bl	8004fc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	3324      	adds	r3, #36	@ 0x24
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7ff feec 	bl	8004fc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80051e8:	f002 f890 	bl	800730c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80051ec:	2301      	movs	r3, #1
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	e000ed04 	.word	0xe000ed04

080051fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b08e      	sub	sp, #56	@ 0x38
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10b      	bne.n	8005228 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005214:	f383 8811 	msr	BASEPRI, r3
 8005218:	f3bf 8f6f 	isb	sy
 800521c:	f3bf 8f4f 	dsb	sy
 8005220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	e7fd      	b.n	8005224 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <xQueueGenericCreateStatic+0x56>
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <xQueueGenericCreateStatic+0x5a>
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <xQueueGenericCreateStatic+0x5c>
 8005256:	2300      	movs	r3, #0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10b      	bne.n	8005274 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800525c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005260:	f383 8811 	msr	BASEPRI, r3
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	623b      	str	r3, [r7, #32]
}
 800526e:	bf00      	nop
 8005270:	bf00      	nop
 8005272:	e7fd      	b.n	8005270 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d102      	bne.n	8005280 <xQueueGenericCreateStatic+0x84>
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <xQueueGenericCreateStatic+0x88>
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <xQueueGenericCreateStatic+0x8a>
 8005284:	2300      	movs	r3, #0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10b      	bne.n	80052a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	61fb      	str	r3, [r7, #28]
}
 800529c:	bf00      	nop
 800529e:	bf00      	nop
 80052a0:	e7fd      	b.n	800529e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052a2:	2350      	movs	r3, #80	@ 0x50
 80052a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	2b50      	cmp	r3, #80	@ 0x50
 80052aa:	d00b      	beq.n	80052c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80052ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b0:	f383 8811 	msr	BASEPRI, r3
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	61bb      	str	r3, [r7, #24]
}
 80052be:	bf00      	nop
 80052c0:	bf00      	nop
 80052c2:	e7fd      	b.n	80052c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80052c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80052ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00d      	beq.n	80052ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80052dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	4613      	mov	r3, r2
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f805 	bl	80052f6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3730      	adds	r7, #48	@ 0x30
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b084      	sub	sp, #16
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	60f8      	str	r0, [r7, #12]
 80052fe:	60b9      	str	r1, [r7, #8]
 8005300:	607a      	str	r2, [r7, #4]
 8005302:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d103      	bne.n	8005312 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	e002      	b.n	8005318 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005324:	2101      	movs	r1, #1
 8005326:	69b8      	ldr	r0, [r7, #24]
 8005328:	f7ff fefe 	bl	8005128 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	78fa      	ldrb	r2, [r7, #3]
 8005330:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005334:	bf00      	nop
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08e      	sub	sp, #56	@ 0x38
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800534a:	2300      	movs	r3, #0
 800534c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <xQueueGenericSend+0x34>
	__asm volatile
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800536a:	bf00      	nop
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d103      	bne.n	800537e <xQueueGenericSend+0x42>
 8005376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <xQueueGenericSend+0x46>
 800537e:	2301      	movs	r3, #1
 8005380:	e000      	b.n	8005384 <xQueueGenericSend+0x48>
 8005382:	2300      	movs	r3, #0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10b      	bne.n	80053a0 <xQueueGenericSend+0x64>
	__asm volatile
 8005388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538c:	f383 8811 	msr	BASEPRI, r3
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	f3bf 8f4f 	dsb	sy
 8005398:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800539a:	bf00      	nop
 800539c:	bf00      	nop
 800539e:	e7fd      	b.n	800539c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d103      	bne.n	80053ae <xQueueGenericSend+0x72>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d101      	bne.n	80053b2 <xQueueGenericSend+0x76>
 80053ae:	2301      	movs	r3, #1
 80053b0:	e000      	b.n	80053b4 <xQueueGenericSend+0x78>
 80053b2:	2300      	movs	r3, #0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <xQueueGenericSend+0x94>
	__asm volatile
 80053b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053bc:	f383 8811 	msr	BASEPRI, r3
 80053c0:	f3bf 8f6f 	isb	sy
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	623b      	str	r3, [r7, #32]
}
 80053ca:	bf00      	nop
 80053cc:	bf00      	nop
 80053ce:	e7fd      	b.n	80053cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053d0:	f001 f9fc 	bl	80067cc <xTaskGetSchedulerState>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d102      	bne.n	80053e0 <xQueueGenericSend+0xa4>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <xQueueGenericSend+0xa8>
 80053e0:	2301      	movs	r3, #1
 80053e2:	e000      	b.n	80053e6 <xQueueGenericSend+0xaa>
 80053e4:	2300      	movs	r3, #0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10b      	bne.n	8005402 <xQueueGenericSend+0xc6>
	__asm volatile
 80053ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	61fb      	str	r3, [r7, #28]
}
 80053fc:	bf00      	nop
 80053fe:	bf00      	nop
 8005400:	e7fd      	b.n	80053fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005402:	f001 ff51 	bl	80072a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540e:	429a      	cmp	r2, r3
 8005410:	d302      	bcc.n	8005418 <xQueueGenericSend+0xdc>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b02      	cmp	r3, #2
 8005416:	d129      	bne.n	800546c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800541e:	f000 fa0f 	bl	8005840 <prvCopyDataToQueue>
 8005422:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005428:	2b00      	cmp	r3, #0
 800542a:	d010      	beq.n	800544e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800542c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542e:	3324      	adds	r3, #36	@ 0x24
 8005430:	4618      	mov	r0, r3
 8005432:	f001 f805 	bl	8006440 <xTaskRemoveFromEventList>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d013      	beq.n	8005464 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800543c:	4b3f      	ldr	r3, [pc, #252]	@ (800553c <xQueueGenericSend+0x200>)
 800543e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005442:	601a      	str	r2, [r3, #0]
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	e00a      	b.n	8005464 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005454:	4b39      	ldr	r3, [pc, #228]	@ (800553c <xQueueGenericSend+0x200>)
 8005456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005464:	f001 ff52 	bl	800730c <vPortExitCritical>
				return pdPASS;
 8005468:	2301      	movs	r3, #1
 800546a:	e063      	b.n	8005534 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d103      	bne.n	800547a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005472:	f001 ff4b 	bl	800730c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005476:	2300      	movs	r3, #0
 8005478:	e05c      	b.n	8005534 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800547a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800547c:	2b00      	cmp	r3, #0
 800547e:	d106      	bne.n	800548e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005480:	f107 0314 	add.w	r3, r7, #20
 8005484:	4618      	mov	r0, r3
 8005486:	f001 f83f 	bl	8006508 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800548a:	2301      	movs	r3, #1
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800548e:	f001 ff3d 	bl	800730c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005492:	f000 fda7 	bl	8005fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005496:	f001 ff07 	bl	80072a8 <vPortEnterCritical>
 800549a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054a0:	b25b      	sxtb	r3, r3
 80054a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054a6:	d103      	bne.n	80054b0 <xQueueGenericSend+0x174>
 80054a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054b6:	b25b      	sxtb	r3, r3
 80054b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054bc:	d103      	bne.n	80054c6 <xQueueGenericSend+0x18a>
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054c6:	f001 ff21 	bl	800730c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054ca:	1d3a      	adds	r2, r7, #4
 80054cc:	f107 0314 	add.w	r3, r7, #20
 80054d0:	4611      	mov	r1, r2
 80054d2:	4618      	mov	r0, r3
 80054d4:	f001 f82e 	bl	8006534 <xTaskCheckForTimeOut>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d124      	bne.n	8005528 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80054de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054e0:	f000 faa6 	bl	8005a30 <prvIsQueueFull>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d018      	beq.n	800551c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	3310      	adds	r3, #16
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	4611      	mov	r1, r2
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 ff52 	bl	800639c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80054f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054fa:	f000 fa31 	bl	8005960 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80054fe:	f000 fd7f 	bl	8006000 <xTaskResumeAll>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	f47f af7c 	bne.w	8005402 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800550a:	4b0c      	ldr	r3, [pc, #48]	@ (800553c <xQueueGenericSend+0x200>)
 800550c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	e772      	b.n	8005402 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800551c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800551e:	f000 fa1f 	bl	8005960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005522:	f000 fd6d 	bl	8006000 <xTaskResumeAll>
 8005526:	e76c      	b.n	8005402 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005528:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800552a:	f000 fa19 	bl	8005960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800552e:	f000 fd67 	bl	8006000 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005532:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005534:	4618      	mov	r0, r3
 8005536:	3738      	adds	r7, #56	@ 0x38
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	e000ed04 	.word	0xe000ed04

08005540 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b090      	sub	sp, #64	@ 0x40
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
 800554c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10b      	bne.n	8005570 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555c:	f383 8811 	msr	BASEPRI, r3
 8005560:	f3bf 8f6f 	isb	sy
 8005564:	f3bf 8f4f 	dsb	sy
 8005568:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800556a:	bf00      	nop
 800556c:	bf00      	nop
 800556e:	e7fd      	b.n	800556c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d103      	bne.n	800557e <xQueueGenericSendFromISR+0x3e>
 8005576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <xQueueGenericSendFromISR+0x42>
 800557e:	2301      	movs	r3, #1
 8005580:	e000      	b.n	8005584 <xQueueGenericSendFromISR+0x44>
 8005582:	2300      	movs	r3, #0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10b      	bne.n	80055a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558c:	f383 8811 	msr	BASEPRI, r3
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	f3bf 8f4f 	dsb	sy
 8005598:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800559a:	bf00      	nop
 800559c:	bf00      	nop
 800559e:	e7fd      	b.n	800559c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d103      	bne.n	80055ae <xQueueGenericSendFromISR+0x6e>
 80055a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d101      	bne.n	80055b2 <xQueueGenericSendFromISR+0x72>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <xQueueGenericSendFromISR+0x74>
 80055b2:	2300      	movs	r3, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10b      	bne.n	80055d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80055b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055bc:	f383 8811 	msr	BASEPRI, r3
 80055c0:	f3bf 8f6f 	isb	sy
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	623b      	str	r3, [r7, #32]
}
 80055ca:	bf00      	nop
 80055cc:	bf00      	nop
 80055ce:	e7fd      	b.n	80055cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055d0:	f001 ff4a 	bl	8007468 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055d4:	f3ef 8211 	mrs	r2, BASEPRI
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	61fa      	str	r2, [r7, #28]
 80055ea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80055ec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80055f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d302      	bcc.n	8005602 <xQueueGenericSendFromISR+0xc2>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d12f      	bne.n	8005662 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005604:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005608:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800560c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005610:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	68b9      	ldr	r1, [r7, #8]
 8005616:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005618:	f000 f912 	bl	8005840 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800561c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005620:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005624:	d112      	bne.n	800564c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	2b00      	cmp	r3, #0
 800562c:	d016      	beq.n	800565c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800562e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005630:	3324      	adds	r3, #36	@ 0x24
 8005632:	4618      	mov	r0, r3
 8005634:	f000 ff04 	bl	8006440 <xTaskRemoveFromEventList>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00e      	beq.n	800565c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00b      	beq.n	800565c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	e007      	b.n	800565c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800564c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005650:	3301      	adds	r3, #1
 8005652:	b2db      	uxtb	r3, r3
 8005654:	b25a      	sxtb	r2, r3
 8005656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800565c:	2301      	movs	r3, #1
 800565e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005660:	e001      	b.n	8005666 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005662:	2300      	movs	r3, #0
 8005664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005668:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005670:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005674:	4618      	mov	r0, r3
 8005676:	3740      	adds	r7, #64	@ 0x40
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08c      	sub	sp, #48	@ 0x30
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005688:	2300      	movs	r3, #0
 800568a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <xQueueReceive+0x32>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	623b      	str	r3, [r7, #32]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d103      	bne.n	80056bc <xQueueReceive+0x40>
 80056b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d101      	bne.n	80056c0 <xQueueReceive+0x44>
 80056bc:	2301      	movs	r3, #1
 80056be:	e000      	b.n	80056c2 <xQueueReceive+0x46>
 80056c0:	2300      	movs	r3, #0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10b      	bne.n	80056de <xQueueReceive+0x62>
	__asm volatile
 80056c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ca:	f383 8811 	msr	BASEPRI, r3
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	61fb      	str	r3, [r7, #28]
}
 80056d8:	bf00      	nop
 80056da:	bf00      	nop
 80056dc:	e7fd      	b.n	80056da <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056de:	f001 f875 	bl	80067cc <xTaskGetSchedulerState>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d102      	bne.n	80056ee <xQueueReceive+0x72>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <xQueueReceive+0x76>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e000      	b.n	80056f4 <xQueueReceive+0x78>
 80056f2:	2300      	movs	r3, #0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10b      	bne.n	8005710 <xQueueReceive+0x94>
	__asm volatile
 80056f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056fc:	f383 8811 	msr	BASEPRI, r3
 8005700:	f3bf 8f6f 	isb	sy
 8005704:	f3bf 8f4f 	dsb	sy
 8005708:	61bb      	str	r3, [r7, #24]
}
 800570a:	bf00      	nop
 800570c:	bf00      	nop
 800570e:	e7fd      	b.n	800570c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005710:	f001 fdca 	bl	80072a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005718:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800571a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d01f      	beq.n	8005760 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005720:	68b9      	ldr	r1, [r7, #8]
 8005722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005724:	f000 f8f6 	bl	8005914 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	1e5a      	subs	r2, r3, #1
 800572c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00f      	beq.n	8005758 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	3310      	adds	r3, #16
 800573c:	4618      	mov	r0, r3
 800573e:	f000 fe7f 	bl	8006440 <xTaskRemoveFromEventList>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d007      	beq.n	8005758 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005748:	4b3c      	ldr	r3, [pc, #240]	@ (800583c <xQueueReceive+0x1c0>)
 800574a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005758:	f001 fdd8 	bl	800730c <vPortExitCritical>
				return pdPASS;
 800575c:	2301      	movs	r3, #1
 800575e:	e069      	b.n	8005834 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d103      	bne.n	800576e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005766:	f001 fdd1 	bl	800730c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800576a:	2300      	movs	r3, #0
 800576c:	e062      	b.n	8005834 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800576e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005770:	2b00      	cmp	r3, #0
 8005772:	d106      	bne.n	8005782 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005774:	f107 0310 	add.w	r3, r7, #16
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fec5 	bl	8006508 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800577e:	2301      	movs	r3, #1
 8005780:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005782:	f001 fdc3 	bl	800730c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005786:	f000 fc2d 	bl	8005fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800578a:	f001 fd8d 	bl	80072a8 <vPortEnterCritical>
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005794:	b25b      	sxtb	r3, r3
 8005796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800579a:	d103      	bne.n	80057a4 <xQueueReceive+0x128>
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057aa:	b25b      	sxtb	r3, r3
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057b0:	d103      	bne.n	80057ba <xQueueReceive+0x13e>
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057ba:	f001 fda7 	bl	800730c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057be:	1d3a      	adds	r2, r7, #4
 80057c0:	f107 0310 	add.w	r3, r7, #16
 80057c4:	4611      	mov	r1, r2
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 feb4 	bl	8006534 <xTaskCheckForTimeOut>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d123      	bne.n	800581a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057d4:	f000 f916 	bl	8005a04 <prvIsQueueEmpty>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d017      	beq.n	800580e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	3324      	adds	r3, #36	@ 0x24
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	4611      	mov	r1, r2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fdd8 	bl	800639c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057ee:	f000 f8b7 	bl	8005960 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057f2:	f000 fc05 	bl	8006000 <xTaskResumeAll>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d189      	bne.n	8005710 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80057fc:	4b0f      	ldr	r3, [pc, #60]	@ (800583c <xQueueReceive+0x1c0>)
 80057fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005802:	601a      	str	r2, [r3, #0]
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	f3bf 8f6f 	isb	sy
 800580c:	e780      	b.n	8005710 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800580e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005810:	f000 f8a6 	bl	8005960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005814:	f000 fbf4 	bl	8006000 <xTaskResumeAll>
 8005818:	e77a      	b.n	8005710 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800581a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800581c:	f000 f8a0 	bl	8005960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005820:	f000 fbee 	bl	8006000 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005824:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005826:	f000 f8ed 	bl	8005a04 <prvIsQueueEmpty>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	f43f af6f 	beq.w	8005710 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005832:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005834:	4618      	mov	r0, r3
 8005836:	3730      	adds	r7, #48	@ 0x30
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	e000ed04 	.word	0xe000ed04

08005840 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005854:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10d      	bne.n	800587a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d14d      	bne.n	8005902 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 ffcc 	bl	8006808 <xTaskPriorityDisinherit>
 8005870:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	609a      	str	r2, [r3, #8]
 8005878:	e043      	b.n	8005902 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d119      	bne.n	80058b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6858      	ldr	r0, [r3, #4]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005888:	461a      	mov	r2, r3
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	f002 f8a0 	bl	80079d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005898:	441a      	add	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d32b      	bcc.n	8005902 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	605a      	str	r2, [r3, #4]
 80058b2:	e026      	b.n	8005902 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	68d8      	ldr	r0, [r3, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058bc:	461a      	mov	r2, r3
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	f002 f886 	bl	80079d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058cc:	425b      	negs	r3, r3
 80058ce:	441a      	add	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d207      	bcs.n	80058f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e8:	425b      	negs	r3, r3
 80058ea:	441a      	add	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d105      	bne.n	8005902 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	3b01      	subs	r3, #1
 8005900:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800590a:	697b      	ldr	r3, [r7, #20]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3718      	adds	r7, #24
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d018      	beq.n	8005958 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	441a      	add	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	429a      	cmp	r2, r3
 800593e:	d303      	bcc.n	8005948 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68d9      	ldr	r1, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005950:	461a      	mov	r2, r3
 8005952:	6838      	ldr	r0, [r7, #0]
 8005954:	f002 f83c 	bl	80079d0 <memcpy>
	}
}
 8005958:	bf00      	nop
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005968:	f001 fc9e 	bl	80072a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005972:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005974:	e011      	b.n	800599a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	d012      	beq.n	80059a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3324      	adds	r3, #36	@ 0x24
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fd5c 	bl	8006440 <xTaskRemoveFromEventList>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800598e:	f000 fe35 	bl	80065fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	3b01      	subs	r3, #1
 8005996:	b2db      	uxtb	r3, r3
 8005998:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800599a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	dce9      	bgt.n	8005976 <prvUnlockQueue+0x16>
 80059a2:	e000      	b.n	80059a6 <prvUnlockQueue+0x46>
					break;
 80059a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	22ff      	movs	r2, #255	@ 0xff
 80059aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059ae:	f001 fcad 	bl	800730c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059b2:	f001 fc79 	bl	80072a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059be:	e011      	b.n	80059e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d012      	beq.n	80059ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	3310      	adds	r3, #16
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 fd37 	bl	8006440 <xTaskRemoveFromEventList>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059d8:	f000 fe10 	bl	80065fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059dc:	7bbb      	ldrb	r3, [r7, #14]
 80059de:	3b01      	subs	r3, #1
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	dce9      	bgt.n	80059c0 <prvUnlockQueue+0x60>
 80059ec:	e000      	b.n	80059f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	22ff      	movs	r2, #255	@ 0xff
 80059f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80059f8:	f001 fc88 	bl	800730c <vPortExitCritical>
}
 80059fc:	bf00      	nop
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a0c:	f001 fc4c 	bl	80072a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d102      	bne.n	8005a1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	e001      	b.n	8005a22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a22:	f001 fc73 	bl	800730c <vPortExitCritical>

	return xReturn;
 8005a26:	68fb      	ldr	r3, [r7, #12]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a38:	f001 fc36 	bl	80072a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d102      	bne.n	8005a4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	e001      	b.n	8005a52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a52:	f001 fc5b 	bl	800730c <vPortExitCritical>

	return xReturn;
 8005a56:	68fb      	ldr	r3, [r7, #12]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60fb      	str	r3, [r7, #12]
 8005a6e:	e014      	b.n	8005a9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a70:	4a0f      	ldr	r2, [pc, #60]	@ (8005ab0 <vQueueAddToRegistry+0x50>)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10b      	bne.n	8005a94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a7c:	490c      	ldr	r1, [pc, #48]	@ (8005ab0 <vQueueAddToRegistry+0x50>)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a86:	4a0a      	ldr	r2, [pc, #40]	@ (8005ab0 <vQueueAddToRegistry+0x50>)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a92:	e006      	b.n	8005aa2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3301      	adds	r3, #1
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2b07      	cmp	r3, #7
 8005a9e:	d9e7      	bls.n	8005a70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005aa0:	bf00      	nop
 8005aa2:	bf00      	nop
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	200008f8 	.word	0x200008f8

08005ab4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ac4:	f001 fbf0 	bl	80072a8 <vPortEnterCritical>
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ace:	b25b      	sxtb	r3, r3
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad4:	d103      	bne.n	8005ade <vQueueWaitForMessageRestricted+0x2a>
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ae4:	b25b      	sxtb	r3, r3
 8005ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005aea:	d103      	bne.n	8005af4 <vQueueWaitForMessageRestricted+0x40>
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005af4:	f001 fc0a 	bl	800730c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d106      	bne.n	8005b0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	3324      	adds	r3, #36	@ 0x24
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f000 fc6d 	bl	80063e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b0e:	6978      	ldr	r0, [r7, #20]
 8005b10:	f7ff ff26 	bl	8005960 <prvUnlockQueue>
	}
 8005b14:	bf00      	nop
 8005b16:	3718      	adds	r7, #24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b08e      	sub	sp, #56	@ 0x38
 8005b20:	af04      	add	r7, sp, #16
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
 8005b28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10b      	bne.n	8005b48 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	623b      	str	r3, [r7, #32]
}
 8005b42:	bf00      	nop
 8005b44:	bf00      	nop
 8005b46:	e7fd      	b.n	8005b44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10b      	bne.n	8005b66 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	61fb      	str	r3, [r7, #28]
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	e7fd      	b.n	8005b62 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b66:	23a8      	movs	r3, #168	@ 0xa8
 8005b68:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	2ba8      	cmp	r3, #168	@ 0xa8
 8005b6e:	d00b      	beq.n	8005b88 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	61bb      	str	r3, [r7, #24]
}
 8005b82:	bf00      	nop
 8005b84:	bf00      	nop
 8005b86:	e7fd      	b.n	8005b84 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d01e      	beq.n	8005bce <xTaskCreateStatic+0xb2>
 8005b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d01b      	beq.n	8005bce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b98:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b9e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ba8:	2300      	movs	r3, #0
 8005baa:	9303      	str	r3, [sp, #12]
 8005bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bae:	9302      	str	r3, [sp, #8]
 8005bb0:	f107 0314 	add.w	r3, r7, #20
 8005bb4:	9301      	str	r3, [sp, #4]
 8005bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	68b9      	ldr	r1, [r7, #8]
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f851 	bl	8005c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005bc8:	f000 f8f6 	bl	8005db8 <prvAddNewTaskToReadyList>
 8005bcc:	e001      	b.n	8005bd2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005bd2:	697b      	ldr	r3, [r7, #20]
	}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3728      	adds	r7, #40	@ 0x28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08c      	sub	sp, #48	@ 0x30
 8005be0:	af04      	add	r7, sp, #16
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	603b      	str	r3, [r7, #0]
 8005be8:	4613      	mov	r3, r2
 8005bea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005bec:	88fb      	ldrh	r3, [r7, #6]
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f001 fc7b 	bl	80074ec <pvPortMalloc>
 8005bf6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00e      	beq.n	8005c1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005bfe:	20a8      	movs	r0, #168	@ 0xa8
 8005c00:	f001 fc74 	bl	80074ec <pvPortMalloc>
 8005c04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c12:	e005      	b.n	8005c20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c14:	6978      	ldr	r0, [r7, #20]
 8005c16:	f001 fd37 	bl	8007688 <vPortFree>
 8005c1a:	e001      	b.n	8005c20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d017      	beq.n	8005c56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c2e:	88fa      	ldrh	r2, [r7, #6]
 8005c30:	2300      	movs	r3, #0
 8005c32:	9303      	str	r3, [sp, #12]
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	9302      	str	r3, [sp, #8]
 8005c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	68b9      	ldr	r1, [r7, #8]
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 f80f 	bl	8005c68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c4a:	69f8      	ldr	r0, [r7, #28]
 8005c4c:	f000 f8b4 	bl	8005db8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c50:	2301      	movs	r3, #1
 8005c52:	61bb      	str	r3, [r7, #24]
 8005c54:	e002      	b.n	8005c5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c5c:	69bb      	ldr	r3, [r7, #24]
	}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3720      	adds	r7, #32
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b088      	sub	sp, #32
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
 8005c74:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	461a      	mov	r2, r3
 8005c80:	21a5      	movs	r1, #165	@ 0xa5
 8005c82:	f001 fe21 	bl	80078c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c90:	3b01      	subs	r3, #1
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	f023 0307 	bic.w	r3, r3, #7
 8005c9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00b      	beq.n	8005cc2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	617b      	str	r3, [r7, #20]
}
 8005cbc:	bf00      	nop
 8005cbe:	bf00      	nop
 8005cc0:	e7fd      	b.n	8005cbe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d01f      	beq.n	8005d08 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cc8:	2300      	movs	r3, #0
 8005cca:	61fb      	str	r3, [r7, #28]
 8005ccc:	e012      	b.n	8005cf4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	7819      	ldrb	r1, [r3, #0]
 8005cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	3334      	adds	r3, #52	@ 0x34
 8005cde:	460a      	mov	r2, r1
 8005ce0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d006      	beq.n	8005cfc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	61fb      	str	r3, [r7, #28]
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	2b0f      	cmp	r3, #15
 8005cf8:	d9e9      	bls.n	8005cce <prvInitialiseNewTask+0x66>
 8005cfa:	e000      	b.n	8005cfe <prvInitialiseNewTask+0x96>
			{
				break;
 8005cfc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d06:	e003      	b.n	8005d10 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d12:	2b37      	cmp	r3, #55	@ 0x37
 8005d14:	d901      	bls.n	8005d1a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d16:	2337      	movs	r3, #55	@ 0x37
 8005d18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d24:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d28:	2200      	movs	r2, #0
 8005d2a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7ff f965 	bl	8005000 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d38:	3318      	adds	r3, #24
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7ff f960 	bl	8005000 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	3354      	adds	r3, #84	@ 0x54
 8005d6a:	224c      	movs	r2, #76	@ 0x4c
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f001 fdaa 	bl	80078c8 <memset>
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	4a0d      	ldr	r2, [pc, #52]	@ (8005dac <prvInitialiseNewTask+0x144>)
 8005d78:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8005db0 <prvInitialiseNewTask+0x148>)
 8005d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	4a0c      	ldr	r2, [pc, #48]	@ (8005db4 <prvInitialiseNewTask+0x14c>)
 8005d84:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	68f9      	ldr	r1, [r7, #12]
 8005d8a:	69b8      	ldr	r0, [r7, #24]
 8005d8c:	f001 f95a 	bl	8007044 <pxPortInitialiseStack>
 8005d90:	4602      	mov	r2, r0
 8005d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d002      	beq.n	8005da2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005da0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005da2:	bf00      	nop
 8005da4:	3720      	adds	r7, #32
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	20001b44 	.word	0x20001b44
 8005db0:	20001bac 	.word	0x20001bac
 8005db4:	20001c14 	.word	0x20001c14

08005db8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005dc0:	f001 fa72 	bl	80072a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8005e7c <prvAddNewTaskToReadyList+0xc4>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3301      	adds	r3, #1
 8005dca:	4a2c      	ldr	r2, [pc, #176]	@ (8005e7c <prvAddNewTaskToReadyList+0xc4>)
 8005dcc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005dce:	4b2c      	ldr	r3, [pc, #176]	@ (8005e80 <prvAddNewTaskToReadyList+0xc8>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d109      	bne.n	8005dea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8005e80 <prvAddNewTaskToReadyList+0xc8>)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ddc:	4b27      	ldr	r3, [pc, #156]	@ (8005e7c <prvAddNewTaskToReadyList+0xc4>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d110      	bne.n	8005e06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005de4:	f000 fc2e 	bl	8006644 <prvInitialiseTaskLists>
 8005de8:	e00d      	b.n	8005e06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005dea:	4b26      	ldr	r3, [pc, #152]	@ (8005e84 <prvAddNewTaskToReadyList+0xcc>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d109      	bne.n	8005e06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005df2:	4b23      	ldr	r3, [pc, #140]	@ (8005e80 <prvAddNewTaskToReadyList+0xc8>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d802      	bhi.n	8005e06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e00:	4a1f      	ldr	r2, [pc, #124]	@ (8005e80 <prvAddNewTaskToReadyList+0xc8>)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e06:	4b20      	ldr	r3, [pc, #128]	@ (8005e88 <prvAddNewTaskToReadyList+0xd0>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005e88 <prvAddNewTaskToReadyList+0xd0>)
 8005e0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e10:	4b1d      	ldr	r3, [pc, #116]	@ (8005e88 <prvAddNewTaskToReadyList+0xd0>)
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8005e8c <prvAddNewTaskToReadyList+0xd4>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d903      	bls.n	8005e2c <prvAddNewTaskToReadyList+0x74>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e28:	4a18      	ldr	r2, [pc, #96]	@ (8005e8c <prvAddNewTaskToReadyList+0xd4>)
 8005e2a:	6013      	str	r3, [r2, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e30:	4613      	mov	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4413      	add	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4a15      	ldr	r2, [pc, #84]	@ (8005e90 <prvAddNewTaskToReadyList+0xd8>)
 8005e3a:	441a      	add	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	3304      	adds	r3, #4
 8005e40:	4619      	mov	r1, r3
 8005e42:	4610      	mov	r0, r2
 8005e44:	f7ff f8e9 	bl	800501a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e48:	f001 fa60 	bl	800730c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8005e84 <prvAddNewTaskToReadyList+0xcc>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00e      	beq.n	8005e72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e54:	4b0a      	ldr	r3, [pc, #40]	@ (8005e80 <prvAddNewTaskToReadyList+0xc8>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d207      	bcs.n	8005e72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e62:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <prvAddNewTaskToReadyList+0xdc>)
 8005e64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e72:	bf00      	nop
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20000e0c 	.word	0x20000e0c
 8005e80:	20000938 	.word	0x20000938
 8005e84:	20000e18 	.word	0x20000e18
 8005e88:	20000e28 	.word	0x20000e28
 8005e8c:	20000e14 	.word	0x20000e14
 8005e90:	2000093c 	.word	0x2000093c
 8005e94:	e000ed04 	.word	0xe000ed04

08005e98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d018      	beq.n	8005edc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005eaa:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <vTaskDelay+0x64>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00b      	beq.n	8005eca <vTaskDelay+0x32>
	__asm volatile
 8005eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	60bb      	str	r3, [r7, #8]
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
 8005ec8:	e7fd      	b.n	8005ec6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005eca:	f000 f88b 	bl	8005fe4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005ece:	2100      	movs	r1, #0
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 fd09 	bl	80068e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005ed6:	f000 f893 	bl	8006000 <xTaskResumeAll>
 8005eda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d107      	bne.n	8005ef2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ee2:	4b07      	ldr	r3, [pc, #28]	@ (8005f00 <vTaskDelay+0x68>)
 8005ee4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ef2:	bf00      	nop
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	20000e34 	.word	0x20000e34
 8005f00:	e000ed04 	.word	0xe000ed04

08005f04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b08a      	sub	sp, #40	@ 0x28
 8005f08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f12:	463a      	mov	r2, r7
 8005f14:	1d39      	adds	r1, r7, #4
 8005f16:	f107 0308 	add.w	r3, r7, #8
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7ff f81c 	bl	8004f58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68ba      	ldr	r2, [r7, #8]
 8005f26:	9202      	str	r2, [sp, #8]
 8005f28:	9301      	str	r3, [sp, #4]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	2300      	movs	r3, #0
 8005f30:	460a      	mov	r2, r1
 8005f32:	4924      	ldr	r1, [pc, #144]	@ (8005fc4 <vTaskStartScheduler+0xc0>)
 8005f34:	4824      	ldr	r0, [pc, #144]	@ (8005fc8 <vTaskStartScheduler+0xc4>)
 8005f36:	f7ff fdf1 	bl	8005b1c <xTaskCreateStatic>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	4a23      	ldr	r2, [pc, #140]	@ (8005fcc <vTaskStartScheduler+0xc8>)
 8005f3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f40:	4b22      	ldr	r3, [pc, #136]	@ (8005fcc <vTaskStartScheduler+0xc8>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d002      	beq.n	8005f4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	e001      	b.n	8005f52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d102      	bne.n	8005f5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005f58:	f000 fd1a 	bl	8006990 <xTimerCreateTimerTask>
 8005f5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d11b      	bne.n	8005f9c <vTaskStartScheduler+0x98>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	613b      	str	r3, [r7, #16]
}
 8005f76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f78:	4b15      	ldr	r3, [pc, #84]	@ (8005fd0 <vTaskStartScheduler+0xcc>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3354      	adds	r3, #84	@ 0x54
 8005f7e:	4a15      	ldr	r2, [pc, #84]	@ (8005fd4 <vTaskStartScheduler+0xd0>)
 8005f80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f82:	4b15      	ldr	r3, [pc, #84]	@ (8005fd8 <vTaskStartScheduler+0xd4>)
 8005f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f8a:	4b14      	ldr	r3, [pc, #80]	@ (8005fdc <vTaskStartScheduler+0xd8>)
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f90:	4b13      	ldr	r3, [pc, #76]	@ (8005fe0 <vTaskStartScheduler+0xdc>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f96:	f001 f8e3 	bl	8007160 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f9a:	e00f      	b.n	8005fbc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fa2:	d10b      	bne.n	8005fbc <vTaskStartScheduler+0xb8>
	__asm volatile
 8005fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	60fb      	str	r3, [r7, #12]
}
 8005fb6:	bf00      	nop
 8005fb8:	bf00      	nop
 8005fba:	e7fd      	b.n	8005fb8 <vTaskStartScheduler+0xb4>
}
 8005fbc:	bf00      	nop
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	08007ae8 	.word	0x08007ae8
 8005fc8:	08006615 	.word	0x08006615
 8005fcc:	20000e30 	.word	0x20000e30
 8005fd0:	20000938 	.word	0x20000938
 8005fd4:	20000010 	.word	0x20000010
 8005fd8:	20000e2c 	.word	0x20000e2c
 8005fdc:	20000e18 	.word	0x20000e18
 8005fe0:	20000e10 	.word	0x20000e10

08005fe4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005fe8:	4b04      	ldr	r3, [pc, #16]	@ (8005ffc <vTaskSuspendAll+0x18>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3301      	adds	r3, #1
 8005fee:	4a03      	ldr	r2, [pc, #12]	@ (8005ffc <vTaskSuspendAll+0x18>)
 8005ff0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ff2:	bf00      	nop
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	20000e34 	.word	0x20000e34

08006000 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800600a:	2300      	movs	r3, #0
 800600c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800600e:	4b42      	ldr	r3, [pc, #264]	@ (8006118 <xTaskResumeAll+0x118>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10b      	bne.n	800602e <xTaskResumeAll+0x2e>
	__asm volatile
 8006016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601a:	f383 8811 	msr	BASEPRI, r3
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	603b      	str	r3, [r7, #0]
}
 8006028:	bf00      	nop
 800602a:	bf00      	nop
 800602c:	e7fd      	b.n	800602a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800602e:	f001 f93b 	bl	80072a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006032:	4b39      	ldr	r3, [pc, #228]	@ (8006118 <xTaskResumeAll+0x118>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	3b01      	subs	r3, #1
 8006038:	4a37      	ldr	r2, [pc, #220]	@ (8006118 <xTaskResumeAll+0x118>)
 800603a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800603c:	4b36      	ldr	r3, [pc, #216]	@ (8006118 <xTaskResumeAll+0x118>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d162      	bne.n	800610a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006044:	4b35      	ldr	r3, [pc, #212]	@ (800611c <xTaskResumeAll+0x11c>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d05e      	beq.n	800610a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800604c:	e02f      	b.n	80060ae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800604e:	4b34      	ldr	r3, [pc, #208]	@ (8006120 <xTaskResumeAll+0x120>)
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	3318      	adds	r3, #24
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff f83a 	bl	80050d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	3304      	adds	r3, #4
 8006064:	4618      	mov	r0, r3
 8006066:	f7ff f835 	bl	80050d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800606e:	4b2d      	ldr	r3, [pc, #180]	@ (8006124 <xTaskResumeAll+0x124>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	429a      	cmp	r2, r3
 8006074:	d903      	bls.n	800607e <xTaskResumeAll+0x7e>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607a:	4a2a      	ldr	r2, [pc, #168]	@ (8006124 <xTaskResumeAll+0x124>)
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006082:	4613      	mov	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4a27      	ldr	r2, [pc, #156]	@ (8006128 <xTaskResumeAll+0x128>)
 800608c:	441a      	add	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	3304      	adds	r3, #4
 8006092:	4619      	mov	r1, r3
 8006094:	4610      	mov	r0, r2
 8006096:	f7fe ffc0 	bl	800501a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800609e:	4b23      	ldr	r3, [pc, #140]	@ (800612c <xTaskResumeAll+0x12c>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d302      	bcc.n	80060ae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80060a8:	4b21      	ldr	r3, [pc, #132]	@ (8006130 <xTaskResumeAll+0x130>)
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006120 <xTaskResumeAll+0x120>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1cb      	bne.n	800604e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060bc:	f000 fb66 	bl	800678c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060c0:	4b1c      	ldr	r3, [pc, #112]	@ (8006134 <xTaskResumeAll+0x134>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d010      	beq.n	80060ee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80060cc:	f000 f846 	bl	800615c <xTaskIncrementTick>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80060d6:	4b16      	ldr	r3, [pc, #88]	@ (8006130 <xTaskResumeAll+0x130>)
 80060d8:	2201      	movs	r2, #1
 80060da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	3b01      	subs	r3, #1
 80060e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1f1      	bne.n	80060cc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80060e8:	4b12      	ldr	r3, [pc, #72]	@ (8006134 <xTaskResumeAll+0x134>)
 80060ea:	2200      	movs	r2, #0
 80060ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80060ee:	4b10      	ldr	r3, [pc, #64]	@ (8006130 <xTaskResumeAll+0x130>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d009      	beq.n	800610a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80060f6:	2301      	movs	r3, #1
 80060f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80060fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <xTaskResumeAll+0x138>)
 80060fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800610a:	f001 f8ff 	bl	800730c <vPortExitCritical>

	return xAlreadyYielded;
 800610e:	68bb      	ldr	r3, [r7, #8]
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	20000e34 	.word	0x20000e34
 800611c:	20000e0c 	.word	0x20000e0c
 8006120:	20000dcc 	.word	0x20000dcc
 8006124:	20000e14 	.word	0x20000e14
 8006128:	2000093c 	.word	0x2000093c
 800612c:	20000938 	.word	0x20000938
 8006130:	20000e20 	.word	0x20000e20
 8006134:	20000e1c 	.word	0x20000e1c
 8006138:	e000ed04 	.word	0xe000ed04

0800613c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006142:	4b05      	ldr	r3, [pc, #20]	@ (8006158 <xTaskGetTickCount+0x1c>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006148:	687b      	ldr	r3, [r7, #4]
}
 800614a:	4618      	mov	r0, r3
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	20000e10 	.word	0x20000e10

0800615c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006166:	4b4f      	ldr	r3, [pc, #316]	@ (80062a4 <xTaskIncrementTick+0x148>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	f040 8090 	bne.w	8006290 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006170:	4b4d      	ldr	r3, [pc, #308]	@ (80062a8 <xTaskIncrementTick+0x14c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	3301      	adds	r3, #1
 8006176:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006178:	4a4b      	ldr	r2, [pc, #300]	@ (80062a8 <xTaskIncrementTick+0x14c>)
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d121      	bne.n	80061c8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006184:	4b49      	ldr	r3, [pc, #292]	@ (80062ac <xTaskIncrementTick+0x150>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00b      	beq.n	80061a6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800618e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	603b      	str	r3, [r7, #0]
}
 80061a0:	bf00      	nop
 80061a2:	bf00      	nop
 80061a4:	e7fd      	b.n	80061a2 <xTaskIncrementTick+0x46>
 80061a6:	4b41      	ldr	r3, [pc, #260]	@ (80062ac <xTaskIncrementTick+0x150>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60fb      	str	r3, [r7, #12]
 80061ac:	4b40      	ldr	r3, [pc, #256]	@ (80062b0 <xTaskIncrementTick+0x154>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a3e      	ldr	r2, [pc, #248]	@ (80062ac <xTaskIncrementTick+0x150>)
 80061b2:	6013      	str	r3, [r2, #0]
 80061b4:	4a3e      	ldr	r2, [pc, #248]	@ (80062b0 <xTaskIncrementTick+0x154>)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	4b3e      	ldr	r3, [pc, #248]	@ (80062b4 <xTaskIncrementTick+0x158>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	4a3c      	ldr	r2, [pc, #240]	@ (80062b4 <xTaskIncrementTick+0x158>)
 80061c2:	6013      	str	r3, [r2, #0]
 80061c4:	f000 fae2 	bl	800678c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80061c8:	4b3b      	ldr	r3, [pc, #236]	@ (80062b8 <xTaskIncrementTick+0x15c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d349      	bcc.n	8006266 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061d2:	4b36      	ldr	r3, [pc, #216]	@ (80062ac <xTaskIncrementTick+0x150>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d104      	bne.n	80061e6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061dc:	4b36      	ldr	r3, [pc, #216]	@ (80062b8 <xTaskIncrementTick+0x15c>)
 80061de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061e2:	601a      	str	r2, [r3, #0]
					break;
 80061e4:	e03f      	b.n	8006266 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e6:	4b31      	ldr	r3, [pc, #196]	@ (80062ac <xTaskIncrementTick+0x150>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d203      	bcs.n	8006206 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80061fe:	4a2e      	ldr	r2, [pc, #184]	@ (80062b8 <xTaskIncrementTick+0x15c>)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006204:	e02f      	b.n	8006266 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	3304      	adds	r3, #4
 800620a:	4618      	mov	r0, r3
 800620c:	f7fe ff62 	bl	80050d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006214:	2b00      	cmp	r3, #0
 8006216:	d004      	beq.n	8006222 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	3318      	adds	r3, #24
 800621c:	4618      	mov	r0, r3
 800621e:	f7fe ff59 	bl	80050d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006226:	4b25      	ldr	r3, [pc, #148]	@ (80062bc <xTaskIncrementTick+0x160>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	429a      	cmp	r2, r3
 800622c:	d903      	bls.n	8006236 <xTaskIncrementTick+0xda>
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	4a22      	ldr	r2, [pc, #136]	@ (80062bc <xTaskIncrementTick+0x160>)
 8006234:	6013      	str	r3, [r2, #0]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800623a:	4613      	mov	r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	4413      	add	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	4a1f      	ldr	r2, [pc, #124]	@ (80062c0 <xTaskIncrementTick+0x164>)
 8006244:	441a      	add	r2, r3
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3304      	adds	r3, #4
 800624a:	4619      	mov	r1, r3
 800624c:	4610      	mov	r0, r2
 800624e:	f7fe fee4 	bl	800501a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006256:	4b1b      	ldr	r3, [pc, #108]	@ (80062c4 <xTaskIncrementTick+0x168>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625c:	429a      	cmp	r2, r3
 800625e:	d3b8      	bcc.n	80061d2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006260:	2301      	movs	r3, #1
 8006262:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006264:	e7b5      	b.n	80061d2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006266:	4b17      	ldr	r3, [pc, #92]	@ (80062c4 <xTaskIncrementTick+0x168>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626c:	4914      	ldr	r1, [pc, #80]	@ (80062c0 <xTaskIncrementTick+0x164>)
 800626e:	4613      	mov	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	440b      	add	r3, r1
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2b01      	cmp	r3, #1
 800627c:	d901      	bls.n	8006282 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800627e:	2301      	movs	r3, #1
 8006280:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006282:	4b11      	ldr	r3, [pc, #68]	@ (80062c8 <xTaskIncrementTick+0x16c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d007      	beq.n	800629a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800628a:	2301      	movs	r3, #1
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	e004      	b.n	800629a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006290:	4b0e      	ldr	r3, [pc, #56]	@ (80062cc <xTaskIncrementTick+0x170>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3301      	adds	r3, #1
 8006296:	4a0d      	ldr	r2, [pc, #52]	@ (80062cc <xTaskIncrementTick+0x170>)
 8006298:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800629a:	697b      	ldr	r3, [r7, #20]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3718      	adds	r7, #24
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	20000e34 	.word	0x20000e34
 80062a8:	20000e10 	.word	0x20000e10
 80062ac:	20000dc4 	.word	0x20000dc4
 80062b0:	20000dc8 	.word	0x20000dc8
 80062b4:	20000e24 	.word	0x20000e24
 80062b8:	20000e2c 	.word	0x20000e2c
 80062bc:	20000e14 	.word	0x20000e14
 80062c0:	2000093c 	.word	0x2000093c
 80062c4:	20000938 	.word	0x20000938
 80062c8:	20000e20 	.word	0x20000e20
 80062cc:	20000e1c 	.word	0x20000e1c

080062d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80062d6:	4b2b      	ldr	r3, [pc, #172]	@ (8006384 <vTaskSwitchContext+0xb4>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80062de:	4b2a      	ldr	r3, [pc, #168]	@ (8006388 <vTaskSwitchContext+0xb8>)
 80062e0:	2201      	movs	r2, #1
 80062e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80062e4:	e047      	b.n	8006376 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80062e6:	4b28      	ldr	r3, [pc, #160]	@ (8006388 <vTaskSwitchContext+0xb8>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ec:	4b27      	ldr	r3, [pc, #156]	@ (800638c <vTaskSwitchContext+0xbc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	60fb      	str	r3, [r7, #12]
 80062f2:	e011      	b.n	8006318 <vTaskSwitchContext+0x48>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <vTaskSwitchContext+0x42>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	607b      	str	r3, [r7, #4]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <vTaskSwitchContext+0x3e>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	3b01      	subs	r3, #1
 8006316:	60fb      	str	r3, [r7, #12]
 8006318:	491d      	ldr	r1, [pc, #116]	@ (8006390 <vTaskSwitchContext+0xc0>)
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	440b      	add	r3, r1
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d0e3      	beq.n	80062f4 <vTaskSwitchContext+0x24>
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4613      	mov	r3, r2
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	4413      	add	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4a16      	ldr	r2, [pc, #88]	@ (8006390 <vTaskSwitchContext+0xc0>)
 8006338:	4413      	add	r3, r2
 800633a:	60bb      	str	r3, [r7, #8]
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	605a      	str	r2, [r3, #4]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	3308      	adds	r3, #8
 800634e:	429a      	cmp	r2, r3
 8006350:	d104      	bne.n	800635c <vTaskSwitchContext+0x8c>
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	605a      	str	r2, [r3, #4]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	4a0c      	ldr	r2, [pc, #48]	@ (8006394 <vTaskSwitchContext+0xc4>)
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	4a09      	ldr	r2, [pc, #36]	@ (800638c <vTaskSwitchContext+0xbc>)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800636c:	4b09      	ldr	r3, [pc, #36]	@ (8006394 <vTaskSwitchContext+0xc4>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3354      	adds	r3, #84	@ 0x54
 8006372:	4a09      	ldr	r2, [pc, #36]	@ (8006398 <vTaskSwitchContext+0xc8>)
 8006374:	6013      	str	r3, [r2, #0]
}
 8006376:	bf00      	nop
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000e34 	.word	0x20000e34
 8006388:	20000e20 	.word	0x20000e20
 800638c:	20000e14 	.word	0x20000e14
 8006390:	2000093c 	.word	0x2000093c
 8006394:	20000938 	.word	0x20000938
 8006398:	20000010 	.word	0x20000010

0800639c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10b      	bne.n	80063c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b0:	f383 8811 	msr	BASEPRI, r3
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	60fb      	str	r3, [r7, #12]
}
 80063be:	bf00      	nop
 80063c0:	bf00      	nop
 80063c2:	e7fd      	b.n	80063c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063c4:	4b07      	ldr	r3, [pc, #28]	@ (80063e4 <vTaskPlaceOnEventList+0x48>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	3318      	adds	r3, #24
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7fe fe48 	bl	8005062 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063d2:	2101      	movs	r1, #1
 80063d4:	6838      	ldr	r0, [r7, #0]
 80063d6:	f000 fa87 	bl	80068e8 <prvAddCurrentTaskToDelayedList>
}
 80063da:	bf00      	nop
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	20000938 	.word	0x20000938

080063e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10b      	bne.n	8006412 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	617b      	str	r3, [r7, #20]
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	e7fd      	b.n	800640e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006412:	4b0a      	ldr	r3, [pc, #40]	@ (800643c <vTaskPlaceOnEventListRestricted+0x54>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	3318      	adds	r3, #24
 8006418:	4619      	mov	r1, r3
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f7fe fdfd 	bl	800501a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d002      	beq.n	800642c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006426:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800642a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800642c:	6879      	ldr	r1, [r7, #4]
 800642e:	68b8      	ldr	r0, [r7, #8]
 8006430:	f000 fa5a 	bl	80068e8 <prvAddCurrentTaskToDelayedList>
	}
 8006434:	bf00      	nop
 8006436:	3718      	adds	r7, #24
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	20000938 	.word	0x20000938

08006440 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	60fb      	str	r3, [r7, #12]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	3318      	adds	r3, #24
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe fe2e 	bl	80050d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006478:	4b1d      	ldr	r3, [pc, #116]	@ (80064f0 <xTaskRemoveFromEventList+0xb0>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d11d      	bne.n	80064bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	3304      	adds	r3, #4
 8006484:	4618      	mov	r0, r3
 8006486:	f7fe fe25 	bl	80050d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648e:	4b19      	ldr	r3, [pc, #100]	@ (80064f4 <xTaskRemoveFromEventList+0xb4>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d903      	bls.n	800649e <xTaskRemoveFromEventList+0x5e>
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649a:	4a16      	ldr	r2, [pc, #88]	@ (80064f4 <xTaskRemoveFromEventList+0xb4>)
 800649c:	6013      	str	r3, [r2, #0]
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a2:	4613      	mov	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4413      	add	r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	4a13      	ldr	r2, [pc, #76]	@ (80064f8 <xTaskRemoveFromEventList+0xb8>)
 80064ac:	441a      	add	r2, r3
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	3304      	adds	r3, #4
 80064b2:	4619      	mov	r1, r3
 80064b4:	4610      	mov	r0, r2
 80064b6:	f7fe fdb0 	bl	800501a <vListInsertEnd>
 80064ba:	e005      	b.n	80064c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	3318      	adds	r3, #24
 80064c0:	4619      	mov	r1, r3
 80064c2:	480e      	ldr	r0, [pc, #56]	@ (80064fc <xTaskRemoveFromEventList+0xbc>)
 80064c4:	f7fe fda9 	bl	800501a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006500 <xTaskRemoveFromEventList+0xc0>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d905      	bls.n	80064e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80064d6:	2301      	movs	r3, #1
 80064d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80064da:	4b0a      	ldr	r3, [pc, #40]	@ (8006504 <xTaskRemoveFromEventList+0xc4>)
 80064dc:	2201      	movs	r2, #1
 80064de:	601a      	str	r2, [r3, #0]
 80064e0:	e001      	b.n	80064e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80064e6:	697b      	ldr	r3, [r7, #20]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3718      	adds	r7, #24
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	20000e34 	.word	0x20000e34
 80064f4:	20000e14 	.word	0x20000e14
 80064f8:	2000093c 	.word	0x2000093c
 80064fc:	20000dcc 	.word	0x20000dcc
 8006500:	20000938 	.word	0x20000938
 8006504:	20000e20 	.word	0x20000e20

08006508 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006510:	4b06      	ldr	r3, [pc, #24]	@ (800652c <vTaskInternalSetTimeOutState+0x24>)
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006518:	4b05      	ldr	r3, [pc, #20]	@ (8006530 <vTaskInternalSetTimeOutState+0x28>)
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	605a      	str	r2, [r3, #4]
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	20000e24 	.word	0x20000e24
 8006530:	20000e10 	.word	0x20000e10

08006534 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b088      	sub	sp, #32
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10b      	bne.n	800655c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	613b      	str	r3, [r7, #16]
}
 8006556:	bf00      	nop
 8006558:	bf00      	nop
 800655a:	e7fd      	b.n	8006558 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10b      	bne.n	800657a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	60fb      	str	r3, [r7, #12]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800657a:	f000 fe95 	bl	80072a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800657e:	4b1d      	ldr	r3, [pc, #116]	@ (80065f4 <xTaskCheckForTimeOut+0xc0>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006596:	d102      	bne.n	800659e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006598:	2300      	movs	r3, #0
 800659a:	61fb      	str	r3, [r7, #28]
 800659c:	e023      	b.n	80065e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	4b15      	ldr	r3, [pc, #84]	@ (80065f8 <xTaskCheckForTimeOut+0xc4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d007      	beq.n	80065ba <xTaskCheckForTimeOut+0x86>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d302      	bcc.n	80065ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065b4:	2301      	movs	r3, #1
 80065b6:	61fb      	str	r3, [r7, #28]
 80065b8:	e015      	b.n	80065e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d20b      	bcs.n	80065dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	1ad2      	subs	r2, r2, r3
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7ff ff99 	bl	8006508 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80065d6:	2300      	movs	r3, #0
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	e004      	b.n	80065e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80065e2:	2301      	movs	r3, #1
 80065e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80065e6:	f000 fe91 	bl	800730c <vPortExitCritical>

	return xReturn;
 80065ea:	69fb      	ldr	r3, [r7, #28]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3720      	adds	r7, #32
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	20000e10 	.word	0x20000e10
 80065f8:	20000e24 	.word	0x20000e24

080065fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80065fc:	b480      	push	{r7}
 80065fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006600:	4b03      	ldr	r3, [pc, #12]	@ (8006610 <vTaskMissedYield+0x14>)
 8006602:	2201      	movs	r2, #1
 8006604:	601a      	str	r2, [r3, #0]
}
 8006606:	bf00      	nop
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	20000e20 	.word	0x20000e20

08006614 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800661c:	f000 f852 	bl	80066c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006620:	4b06      	ldr	r3, [pc, #24]	@ (800663c <prvIdleTask+0x28>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d9f9      	bls.n	800661c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006628:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <prvIdleTask+0x2c>)
 800662a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006638:	e7f0      	b.n	800661c <prvIdleTask+0x8>
 800663a:	bf00      	nop
 800663c:	2000093c 	.word	0x2000093c
 8006640:	e000ed04 	.word	0xe000ed04

08006644 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800664a:	2300      	movs	r3, #0
 800664c:	607b      	str	r3, [r7, #4]
 800664e:	e00c      	b.n	800666a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	4613      	mov	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	4a12      	ldr	r2, [pc, #72]	@ (80066a4 <prvInitialiseTaskLists+0x60>)
 800665c:	4413      	add	r3, r2
 800665e:	4618      	mov	r0, r3
 8006660:	f7fe fcae 	bl	8004fc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3301      	adds	r3, #1
 8006668:	607b      	str	r3, [r7, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b37      	cmp	r3, #55	@ 0x37
 800666e:	d9ef      	bls.n	8006650 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006670:	480d      	ldr	r0, [pc, #52]	@ (80066a8 <prvInitialiseTaskLists+0x64>)
 8006672:	f7fe fca5 	bl	8004fc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006676:	480d      	ldr	r0, [pc, #52]	@ (80066ac <prvInitialiseTaskLists+0x68>)
 8006678:	f7fe fca2 	bl	8004fc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800667c:	480c      	ldr	r0, [pc, #48]	@ (80066b0 <prvInitialiseTaskLists+0x6c>)
 800667e:	f7fe fc9f 	bl	8004fc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006682:	480c      	ldr	r0, [pc, #48]	@ (80066b4 <prvInitialiseTaskLists+0x70>)
 8006684:	f7fe fc9c 	bl	8004fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006688:	480b      	ldr	r0, [pc, #44]	@ (80066b8 <prvInitialiseTaskLists+0x74>)
 800668a:	f7fe fc99 	bl	8004fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800668e:	4b0b      	ldr	r3, [pc, #44]	@ (80066bc <prvInitialiseTaskLists+0x78>)
 8006690:	4a05      	ldr	r2, [pc, #20]	@ (80066a8 <prvInitialiseTaskLists+0x64>)
 8006692:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006694:	4b0a      	ldr	r3, [pc, #40]	@ (80066c0 <prvInitialiseTaskLists+0x7c>)
 8006696:	4a05      	ldr	r2, [pc, #20]	@ (80066ac <prvInitialiseTaskLists+0x68>)
 8006698:	601a      	str	r2, [r3, #0]
}
 800669a:	bf00      	nop
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	2000093c 	.word	0x2000093c
 80066a8:	20000d9c 	.word	0x20000d9c
 80066ac:	20000db0 	.word	0x20000db0
 80066b0:	20000dcc 	.word	0x20000dcc
 80066b4:	20000de0 	.word	0x20000de0
 80066b8:	20000df8 	.word	0x20000df8
 80066bc:	20000dc4 	.word	0x20000dc4
 80066c0:	20000dc8 	.word	0x20000dc8

080066c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066ca:	e019      	b.n	8006700 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066cc:	f000 fdec 	bl	80072a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066d0:	4b10      	ldr	r3, [pc, #64]	@ (8006714 <prvCheckTasksWaitingTermination+0x50>)
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	3304      	adds	r3, #4
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fe fcf9 	bl	80050d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80066e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006718 <prvCheckTasksWaitingTermination+0x54>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006718 <prvCheckTasksWaitingTermination+0x54>)
 80066ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066ec:	4b0b      	ldr	r3, [pc, #44]	@ (800671c <prvCheckTasksWaitingTermination+0x58>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3b01      	subs	r3, #1
 80066f2:	4a0a      	ldr	r2, [pc, #40]	@ (800671c <prvCheckTasksWaitingTermination+0x58>)
 80066f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80066f6:	f000 fe09 	bl	800730c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f810 	bl	8006720 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006700:	4b06      	ldr	r3, [pc, #24]	@ (800671c <prvCheckTasksWaitingTermination+0x58>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1e1      	bne.n	80066cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20000de0 	.word	0x20000de0
 8006718:	20000e0c 	.word	0x20000e0c
 800671c:	20000df4 	.word	0x20000df4

08006720 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	3354      	adds	r3, #84	@ 0x54
 800672c:	4618      	mov	r0, r3
 800672e:	f001 f8d3 	bl	80078d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006738:	2b00      	cmp	r3, #0
 800673a:	d108      	bne.n	800674e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006740:	4618      	mov	r0, r3
 8006742:	f000 ffa1 	bl	8007688 <vPortFree>
				vPortFree( pxTCB );
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 ff9e 	bl	8007688 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800674c:	e019      	b.n	8006782 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006754:	2b01      	cmp	r3, #1
 8006756:	d103      	bne.n	8006760 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 ff95 	bl	8007688 <vPortFree>
	}
 800675e:	e010      	b.n	8006782 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006766:	2b02      	cmp	r3, #2
 8006768:	d00b      	beq.n	8006782 <prvDeleteTCB+0x62>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	60fb      	str	r3, [r7, #12]
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	e7fd      	b.n	800677e <prvDeleteTCB+0x5e>
	}
 8006782:	bf00      	nop
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006792:	4b0c      	ldr	r3, [pc, #48]	@ (80067c4 <prvResetNextTaskUnblockTime+0x38>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d104      	bne.n	80067a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <prvResetNextTaskUnblockTime+0x3c>)
 800679e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067a4:	e008      	b.n	80067b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067a6:	4b07      	ldr	r3, [pc, #28]	@ (80067c4 <prvResetNextTaskUnblockTime+0x38>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	4a04      	ldr	r2, [pc, #16]	@ (80067c8 <prvResetNextTaskUnblockTime+0x3c>)
 80067b6:	6013      	str	r3, [r2, #0]
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr
 80067c4:	20000dc4 	.word	0x20000dc4
 80067c8:	20000e2c 	.word	0x20000e2c

080067cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006800 <xTaskGetSchedulerState+0x34>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d102      	bne.n	80067e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067da:	2301      	movs	r3, #1
 80067dc:	607b      	str	r3, [r7, #4]
 80067de:	e008      	b.n	80067f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067e0:	4b08      	ldr	r3, [pc, #32]	@ (8006804 <xTaskGetSchedulerState+0x38>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d102      	bne.n	80067ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80067e8:	2302      	movs	r3, #2
 80067ea:	607b      	str	r3, [r7, #4]
 80067ec:	e001      	b.n	80067f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80067ee:	2300      	movs	r3, #0
 80067f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80067f2:	687b      	ldr	r3, [r7, #4]
	}
 80067f4:	4618      	mov	r0, r3
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	20000e18 	.word	0x20000e18
 8006804:	20000e34 	.word	0x20000e34

08006808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006814:	2300      	movs	r3, #0
 8006816:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d058      	beq.n	80068d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800681e:	4b2f      	ldr	r3, [pc, #188]	@ (80068dc <xTaskPriorityDisinherit+0xd4>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	429a      	cmp	r2, r3
 8006826:	d00b      	beq.n	8006840 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	60fb      	str	r3, [r7, #12]
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006844:	2b00      	cmp	r3, #0
 8006846:	d10b      	bne.n	8006860 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684c:	f383 8811 	msr	BASEPRI, r3
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	60bb      	str	r3, [r7, #8]
}
 800685a:	bf00      	nop
 800685c:	bf00      	nop
 800685e:	e7fd      	b.n	800685c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006864:	1e5a      	subs	r2, r3, #1
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006872:	429a      	cmp	r2, r3
 8006874:	d02c      	beq.n	80068d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800687a:	2b00      	cmp	r3, #0
 800687c:	d128      	bne.n	80068d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	3304      	adds	r3, #4
 8006882:	4618      	mov	r0, r3
 8006884:	f7fe fc26 	bl	80050d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006894:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a0:	4b0f      	ldr	r3, [pc, #60]	@ (80068e0 <xTaskPriorityDisinherit+0xd8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d903      	bls.n	80068b0 <xTaskPriorityDisinherit+0xa8>
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ac:	4a0c      	ldr	r2, [pc, #48]	@ (80068e0 <xTaskPriorityDisinherit+0xd8>)
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4a09      	ldr	r2, [pc, #36]	@ (80068e4 <xTaskPriorityDisinherit+0xdc>)
 80068be:	441a      	add	r2, r3
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4610      	mov	r0, r2
 80068c8:	f7fe fba7 	bl	800501a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068cc:	2301      	movs	r3, #1
 80068ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068d0:	697b      	ldr	r3, [r7, #20]
	}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3718      	adds	r7, #24
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	20000938 	.word	0x20000938
 80068e0:	20000e14 	.word	0x20000e14
 80068e4:	2000093c 	.word	0x2000093c

080068e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068f2:	4b21      	ldr	r3, [pc, #132]	@ (8006978 <prvAddCurrentTaskToDelayedList+0x90>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f8:	4b20      	ldr	r3, [pc, #128]	@ (800697c <prvAddCurrentTaskToDelayedList+0x94>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3304      	adds	r3, #4
 80068fe:	4618      	mov	r0, r3
 8006900:	f7fe fbe8 	bl	80050d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800690a:	d10a      	bne.n	8006922 <prvAddCurrentTaskToDelayedList+0x3a>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d007      	beq.n	8006922 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006912:	4b1a      	ldr	r3, [pc, #104]	@ (800697c <prvAddCurrentTaskToDelayedList+0x94>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	3304      	adds	r3, #4
 8006918:	4619      	mov	r1, r3
 800691a:	4819      	ldr	r0, [pc, #100]	@ (8006980 <prvAddCurrentTaskToDelayedList+0x98>)
 800691c:	f7fe fb7d 	bl	800501a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006920:	e026      	b.n	8006970 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4413      	add	r3, r2
 8006928:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800692a:	4b14      	ldr	r3, [pc, #80]	@ (800697c <prvAddCurrentTaskToDelayedList+0x94>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	429a      	cmp	r2, r3
 8006938:	d209      	bcs.n	800694e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800693a:	4b12      	ldr	r3, [pc, #72]	@ (8006984 <prvAddCurrentTaskToDelayedList+0x9c>)
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	4b0f      	ldr	r3, [pc, #60]	@ (800697c <prvAddCurrentTaskToDelayedList+0x94>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	3304      	adds	r3, #4
 8006944:	4619      	mov	r1, r3
 8006946:	4610      	mov	r0, r2
 8006948:	f7fe fb8b 	bl	8005062 <vListInsert>
}
 800694c:	e010      	b.n	8006970 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800694e:	4b0e      	ldr	r3, [pc, #56]	@ (8006988 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <prvAddCurrentTaskToDelayedList+0x94>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3304      	adds	r3, #4
 8006958:	4619      	mov	r1, r3
 800695a:	4610      	mov	r0, r2
 800695c:	f7fe fb81 	bl	8005062 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006960:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	429a      	cmp	r2, r3
 8006968:	d202      	bcs.n	8006970 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800696a:	4a08      	ldr	r2, [pc, #32]	@ (800698c <prvAddCurrentTaskToDelayedList+0xa4>)
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	6013      	str	r3, [r2, #0]
}
 8006970:	bf00      	nop
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	20000e10 	.word	0x20000e10
 800697c:	20000938 	.word	0x20000938
 8006980:	20000df8 	.word	0x20000df8
 8006984:	20000dc8 	.word	0x20000dc8
 8006988:	20000dc4 	.word	0x20000dc4
 800698c:	20000e2c 	.word	0x20000e2c

08006990 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	@ 0x28
 8006994:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006996:	2300      	movs	r3, #0
 8006998:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800699a:	f000 fb13 	bl	8006fc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800699e:	4b1d      	ldr	r3, [pc, #116]	@ (8006a14 <xTimerCreateTimerTask+0x84>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d021      	beq.n	80069ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80069ae:	1d3a      	adds	r2, r7, #4
 80069b0:	f107 0108 	add.w	r1, r7, #8
 80069b4:	f107 030c 	add.w	r3, r7, #12
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fe fae7 	bl	8004f8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	9202      	str	r2, [sp, #8]
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	2302      	movs	r3, #2
 80069ca:	9300      	str	r3, [sp, #0]
 80069cc:	2300      	movs	r3, #0
 80069ce:	460a      	mov	r2, r1
 80069d0:	4911      	ldr	r1, [pc, #68]	@ (8006a18 <xTimerCreateTimerTask+0x88>)
 80069d2:	4812      	ldr	r0, [pc, #72]	@ (8006a1c <xTimerCreateTimerTask+0x8c>)
 80069d4:	f7ff f8a2 	bl	8005b1c <xTaskCreateStatic>
 80069d8:	4603      	mov	r3, r0
 80069da:	4a11      	ldr	r2, [pc, #68]	@ (8006a20 <xTimerCreateTimerTask+0x90>)
 80069dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069de:	4b10      	ldr	r3, [pc, #64]	@ (8006a20 <xTimerCreateTimerTask+0x90>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069e6:	2301      	movs	r3, #1
 80069e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10b      	bne.n	8006a08 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	613b      	str	r3, [r7, #16]
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a08:	697b      	ldr	r3, [r7, #20]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	20000e68 	.word	0x20000e68
 8006a18:	08007af0 	.word	0x08007af0
 8006a1c:	08006b5d 	.word	0x08006b5d
 8006a20:	20000e6c 	.word	0x20000e6c

08006a24 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08a      	sub	sp, #40	@ 0x28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a32:	2300      	movs	r3, #0
 8006a34:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10b      	bne.n	8006a54 <xTimerGenericCommand+0x30>
	__asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	623b      	str	r3, [r7, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	bf00      	nop
 8006a52:	e7fd      	b.n	8006a50 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a54:	4b19      	ldr	r3, [pc, #100]	@ (8006abc <xTimerGenericCommand+0x98>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d02a      	beq.n	8006ab2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b05      	cmp	r3, #5
 8006a6c:	dc18      	bgt.n	8006aa0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a6e:	f7ff fead 	bl	80067cc <xTaskGetSchedulerState>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d109      	bne.n	8006a8c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a78:	4b10      	ldr	r3, [pc, #64]	@ (8006abc <xTimerGenericCommand+0x98>)
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	f107 0110 	add.w	r1, r7, #16
 8006a80:	2300      	movs	r3, #0
 8006a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a84:	f7fe fc5a 	bl	800533c <xQueueGenericSend>
 8006a88:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a8a:	e012      	b.n	8006ab2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006abc <xTimerGenericCommand+0x98>)
 8006a8e:	6818      	ldr	r0, [r3, #0]
 8006a90:	f107 0110 	add.w	r1, r7, #16
 8006a94:	2300      	movs	r3, #0
 8006a96:	2200      	movs	r2, #0
 8006a98:	f7fe fc50 	bl	800533c <xQueueGenericSend>
 8006a9c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a9e:	e008      	b.n	8006ab2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006aa0:	4b06      	ldr	r3, [pc, #24]	@ (8006abc <xTimerGenericCommand+0x98>)
 8006aa2:	6818      	ldr	r0, [r3, #0]
 8006aa4:	f107 0110 	add.w	r1, r7, #16
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	f7fe fd48 	bl	8005540 <xQueueGenericSendFromISR>
 8006ab0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3728      	adds	r7, #40	@ 0x28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	20000e68 	.word	0x20000e68

08006ac0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af02      	add	r7, sp, #8
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aca:	4b23      	ldr	r3, [pc, #140]	@ (8006b58 <prvProcessExpiredTimer+0x98>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	3304      	adds	r3, #4
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7fe fafb 	bl	80050d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d023      	beq.n	8006b34 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	699a      	ldr	r2, [r3, #24]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	18d1      	adds	r1, r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	6978      	ldr	r0, [r7, #20]
 8006afa:	f000 f8d5 	bl	8006ca8 <prvInsertTimerInActiveList>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d020      	beq.n	8006b46 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b04:	2300      	movs	r3, #0
 8006b06:	9300      	str	r3, [sp, #0]
 8006b08:	2300      	movs	r3, #0
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	6978      	ldr	r0, [r7, #20]
 8006b10:	f7ff ff88 	bl	8006a24 <xTimerGenericCommand>
 8006b14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d114      	bne.n	8006b46 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b20:	f383 8811 	msr	BASEPRI, r3
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	60fb      	str	r3, [r7, #12]
}
 8006b2e:	bf00      	nop
 8006b30:	bf00      	nop
 8006b32:	e7fd      	b.n	8006b30 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b3a:	f023 0301 	bic.w	r3, r3, #1
 8006b3e:	b2da      	uxtb	r2, r3
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	6978      	ldr	r0, [r7, #20]
 8006b4c:	4798      	blx	r3
}
 8006b4e:	bf00      	nop
 8006b50:	3718      	adds	r7, #24
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	20000e60 	.word	0x20000e60

08006b5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b64:	f107 0308 	add.w	r3, r7, #8
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 f859 	bl	8006c20 <prvGetNextExpireTime>
 8006b6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	4619      	mov	r1, r3
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f805 	bl	8006b84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b7a:	f000 f8d7 	bl	8006d2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b7e:	bf00      	nop
 8006b80:	e7f0      	b.n	8006b64 <prvTimerTask+0x8>
	...

08006b84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b8e:	f7ff fa29 	bl	8005fe4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b92:	f107 0308 	add.w	r3, r7, #8
 8006b96:	4618      	mov	r0, r3
 8006b98:	f000 f866 	bl	8006c68 <prvSampleTimeNow>
 8006b9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d130      	bne.n	8006c06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10a      	bne.n	8006bc0 <prvProcessTimerOrBlockTask+0x3c>
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d806      	bhi.n	8006bc0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006bb2:	f7ff fa25 	bl	8006000 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006bb6:	68f9      	ldr	r1, [r7, #12]
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f7ff ff81 	bl	8006ac0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006bbe:	e024      	b.n	8006c0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d008      	beq.n	8006bd8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006bc6:	4b13      	ldr	r3, [pc, #76]	@ (8006c14 <prvProcessTimerOrBlockTask+0x90>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <prvProcessTimerOrBlockTask+0x50>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e000      	b.n	8006bd6 <prvProcessTimerOrBlockTask+0x52>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8006c18 <prvProcessTimerOrBlockTask+0x94>)
 8006bda:	6818      	ldr	r0, [r3, #0]
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	4619      	mov	r1, r3
 8006be6:	f7fe ff65 	bl	8005ab4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006bea:	f7ff fa09 	bl	8006000 <xTaskResumeAll>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10a      	bne.n	8006c0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bf4:	4b09      	ldr	r3, [pc, #36]	@ (8006c1c <prvProcessTimerOrBlockTask+0x98>)
 8006bf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bfa:	601a      	str	r2, [r3, #0]
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	f3bf 8f6f 	isb	sy
}
 8006c04:	e001      	b.n	8006c0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c06:	f7ff f9fb 	bl	8006000 <xTaskResumeAll>
}
 8006c0a:	bf00      	nop
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20000e64 	.word	0x20000e64
 8006c18:	20000e68 	.word	0x20000e68
 8006c1c:	e000ed04 	.word	0xe000ed04

08006c20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c28:	4b0e      	ldr	r3, [pc, #56]	@ (8006c64 <prvGetNextExpireTime+0x44>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d101      	bne.n	8006c36 <prvGetNextExpireTime+0x16>
 8006c32:	2201      	movs	r2, #1
 8006c34:	e000      	b.n	8006c38 <prvGetNextExpireTime+0x18>
 8006c36:	2200      	movs	r2, #0
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d105      	bne.n	8006c50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c44:	4b07      	ldr	r3, [pc, #28]	@ (8006c64 <prvGetNextExpireTime+0x44>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	60fb      	str	r3, [r7, #12]
 8006c4e:	e001      	b.n	8006c54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c50:	2300      	movs	r3, #0
 8006c52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c54:	68fb      	ldr	r3, [r7, #12]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	20000e60 	.word	0x20000e60

08006c68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c70:	f7ff fa64 	bl	800613c <xTaskGetTickCount>
 8006c74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca4 <prvSampleTimeNow+0x3c>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d205      	bcs.n	8006c8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c80:	f000 f93a 	bl	8006ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	e002      	b.n	8006c92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c92:	4a04      	ldr	r2, [pc, #16]	@ (8006ca4 <prvSampleTimeNow+0x3c>)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c98:	68fb      	ldr	r3, [r7, #12]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3710      	adds	r7, #16
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20000e70 	.word	0x20000e70

08006ca8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b086      	sub	sp, #24
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d812      	bhi.n	8006cf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	1ad2      	subs	r2, r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d302      	bcc.n	8006ce2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	617b      	str	r3, [r7, #20]
 8006ce0:	e01b      	b.n	8006d1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ce2:	4b10      	ldr	r3, [pc, #64]	@ (8006d24 <prvInsertTimerInActiveList+0x7c>)
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4619      	mov	r1, r3
 8006cec:	4610      	mov	r0, r2
 8006cee:	f7fe f9b8 	bl	8005062 <vListInsert>
 8006cf2:	e012      	b.n	8006d1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d206      	bcs.n	8006d0a <prvInsertTimerInActiveList+0x62>
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d302      	bcc.n	8006d0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d04:	2301      	movs	r3, #1
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	e007      	b.n	8006d1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d0a:	4b07      	ldr	r3, [pc, #28]	@ (8006d28 <prvInsertTimerInActiveList+0x80>)
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	3304      	adds	r3, #4
 8006d12:	4619      	mov	r1, r3
 8006d14:	4610      	mov	r0, r2
 8006d16:	f7fe f9a4 	bl	8005062 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d1a:	697b      	ldr	r3, [r7, #20]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	20000e64 	.word	0x20000e64
 8006d28:	20000e60 	.word	0x20000e60

08006d2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08e      	sub	sp, #56	@ 0x38
 8006d30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d32:	e0ce      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	da19      	bge.n	8006d6e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d3a:	1d3b      	adds	r3, r7, #4
 8006d3c:	3304      	adds	r3, #4
 8006d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10b      	bne.n	8006d5e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	61fb      	str	r3, [r7, #28]
}
 8006d58:	bf00      	nop
 8006d5a:	bf00      	nop
 8006d5c:	e7fd      	b.n	8006d5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d64:	6850      	ldr	r0, [r2, #4]
 8006d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d68:	6892      	ldr	r2, [r2, #8]
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f2c0 80ae 	blt.w	8006ed2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d004      	beq.n	8006d8c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d84:	3304      	adds	r3, #4
 8006d86:	4618      	mov	r0, r3
 8006d88:	f7fe f9a4 	bl	80050d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d8c:	463b      	mov	r3, r7
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff ff6a 	bl	8006c68 <prvSampleTimeNow>
 8006d94:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2b09      	cmp	r3, #9
 8006d9a:	f200 8097 	bhi.w	8006ecc <prvProcessReceivedCommands+0x1a0>
 8006d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006da4 <prvProcessReceivedCommands+0x78>)
 8006da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da4:	08006dcd 	.word	0x08006dcd
 8006da8:	08006dcd 	.word	0x08006dcd
 8006dac:	08006dcd 	.word	0x08006dcd
 8006db0:	08006e43 	.word	0x08006e43
 8006db4:	08006e57 	.word	0x08006e57
 8006db8:	08006ea3 	.word	0x08006ea3
 8006dbc:	08006dcd 	.word	0x08006dcd
 8006dc0:	08006dcd 	.word	0x08006dcd
 8006dc4:	08006e43 	.word	0x08006e43
 8006dc8:	08006e57 	.word	0x08006e57
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dd2:	f043 0301 	orr.w	r3, r3, #1
 8006dd6:	b2da      	uxtb	r2, r3
 8006dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	18d1      	adds	r1, r2, r3
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dec:	f7ff ff5c 	bl	8006ca8 <prvInsertTimerInActiveList>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d06c      	beq.n	8006ed0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dfc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e04:	f003 0304 	and.w	r3, r3, #4
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d061      	beq.n	8006ed0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e0c:	68ba      	ldr	r2, [r7, #8]
 8006e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	441a      	add	r2, r3
 8006e14:	2300      	movs	r3, #0
 8006e16:	9300      	str	r3, [sp, #0]
 8006e18:	2300      	movs	r3, #0
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e1e:	f7ff fe01 	bl	8006a24 <xTimerGenericCommand>
 8006e22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e24:	6a3b      	ldr	r3, [r7, #32]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d152      	bne.n	8006ed0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2e:	f383 8811 	msr	BASEPRI, r3
 8006e32:	f3bf 8f6f 	isb	sy
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	61bb      	str	r3, [r7, #24]
}
 8006e3c:	bf00      	nop
 8006e3e:	bf00      	nop
 8006e40:	e7fd      	b.n	8006e3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e48:	f023 0301 	bic.w	r3, r3, #1
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e54:	e03d      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e5c:	f043 0301 	orr.w	r3, r3, #1
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e68:	68ba      	ldr	r2, [r7, #8]
 8006e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10b      	bne.n	8006e8e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7a:	f383 8811 	msr	BASEPRI, r3
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f3bf 8f4f 	dsb	sy
 8006e86:	617b      	str	r3, [r7, #20]
}
 8006e88:	bf00      	nop
 8006e8a:	bf00      	nop
 8006e8c:	e7fd      	b.n	8006e8a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e90:	699a      	ldr	r2, [r3, #24]
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	18d1      	adds	r1, r2, r3
 8006e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e9c:	f7ff ff04 	bl	8006ca8 <prvInsertTimerInActiveList>
					break;
 8006ea0:	e017      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ea8:	f003 0302 	and.w	r3, r3, #2
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006eb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006eb2:	f000 fbe9 	bl	8007688 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006eb6:	e00c      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ebe:	f023 0301 	bic.w	r3, r3, #1
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006eca:	e002      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ecc:	bf00      	nop
 8006ece:	e000      	b.n	8006ed2 <prvProcessReceivedCommands+0x1a6>
					break;
 8006ed0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ed2:	4b08      	ldr	r3, [pc, #32]	@ (8006ef4 <prvProcessReceivedCommands+0x1c8>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	1d39      	adds	r1, r7, #4
 8006ed8:	2200      	movs	r2, #0
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fe fbce 	bl	800567c <xQueueReceive>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f47f af26 	bne.w	8006d34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006ee8:	bf00      	nop
 8006eea:	bf00      	nop
 8006eec:	3730      	adds	r7, #48	@ 0x30
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	20000e68 	.word	0x20000e68

08006ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efe:	e049      	b.n	8006f94 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f00:	4b2e      	ldr	r3, [pc, #184]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3304      	adds	r3, #4
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fe f8db 	bl	80050d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f2c:	f003 0304 	and.w	r3, r3, #4
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d02f      	beq.n	8006f94 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d90e      	bls.n	8006f64 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f52:	4b1a      	ldr	r3, [pc, #104]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	3304      	adds	r3, #4
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	f7fe f880 	bl	8005062 <vListInsert>
 8006f62:	e017      	b.n	8006f94 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f64:	2300      	movs	r3, #0
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7ff fd58 	bl	8006a24 <xTimerGenericCommand>
 8006f74:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d10b      	bne.n	8006f94 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	603b      	str	r3, [r7, #0]
}
 8006f8e:	bf00      	nop
 8006f90:	bf00      	nop
 8006f92:	e7fd      	b.n	8006f90 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f94:	4b09      	ldr	r3, [pc, #36]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1b0      	bne.n	8006f00 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f9e:	4b07      	ldr	r3, [pc, #28]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006fa4:	4b06      	ldr	r3, [pc, #24]	@ (8006fc0 <prvSwitchTimerLists+0xc8>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a04      	ldr	r2, [pc, #16]	@ (8006fbc <prvSwitchTimerLists+0xc4>)
 8006faa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006fac:	4a04      	ldr	r2, [pc, #16]	@ (8006fc0 <prvSwitchTimerLists+0xc8>)
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	6013      	str	r3, [r2, #0]
}
 8006fb2:	bf00      	nop
 8006fb4:	3718      	adds	r7, #24
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	20000e60 	.word	0x20000e60
 8006fc0:	20000e64 	.word	0x20000e64

08006fc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fca:	f000 f96d 	bl	80072a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fce:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <prvCheckForValidListAndQueue+0x60>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d120      	bne.n	8007018 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fd6:	4814      	ldr	r0, [pc, #80]	@ (8007028 <prvCheckForValidListAndQueue+0x64>)
 8006fd8:	f7fd fff2 	bl	8004fc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fdc:	4813      	ldr	r0, [pc, #76]	@ (800702c <prvCheckForValidListAndQueue+0x68>)
 8006fde:	f7fd ffef 	bl	8004fc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fe2:	4b13      	ldr	r3, [pc, #76]	@ (8007030 <prvCheckForValidListAndQueue+0x6c>)
 8006fe4:	4a10      	ldr	r2, [pc, #64]	@ (8007028 <prvCheckForValidListAndQueue+0x64>)
 8006fe6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fe8:	4b12      	ldr	r3, [pc, #72]	@ (8007034 <prvCheckForValidListAndQueue+0x70>)
 8006fea:	4a10      	ldr	r2, [pc, #64]	@ (800702c <prvCheckForValidListAndQueue+0x68>)
 8006fec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fee:	2300      	movs	r3, #0
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	4b11      	ldr	r3, [pc, #68]	@ (8007038 <prvCheckForValidListAndQueue+0x74>)
 8006ff4:	4a11      	ldr	r2, [pc, #68]	@ (800703c <prvCheckForValidListAndQueue+0x78>)
 8006ff6:	2110      	movs	r1, #16
 8006ff8:	200a      	movs	r0, #10
 8006ffa:	f7fe f8ff 	bl	80051fc <xQueueGenericCreateStatic>
 8006ffe:	4603      	mov	r3, r0
 8007000:	4a08      	ldr	r2, [pc, #32]	@ (8007024 <prvCheckForValidListAndQueue+0x60>)
 8007002:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007004:	4b07      	ldr	r3, [pc, #28]	@ (8007024 <prvCheckForValidListAndQueue+0x60>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d005      	beq.n	8007018 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800700c:	4b05      	ldr	r3, [pc, #20]	@ (8007024 <prvCheckForValidListAndQueue+0x60>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	490b      	ldr	r1, [pc, #44]	@ (8007040 <prvCheckForValidListAndQueue+0x7c>)
 8007012:	4618      	mov	r0, r3
 8007014:	f7fe fd24 	bl	8005a60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007018:	f000 f978 	bl	800730c <vPortExitCritical>
}
 800701c:	bf00      	nop
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20000e68 	.word	0x20000e68
 8007028:	20000e38 	.word	0x20000e38
 800702c:	20000e4c 	.word	0x20000e4c
 8007030:	20000e60 	.word	0x20000e60
 8007034:	20000e64 	.word	0x20000e64
 8007038:	20000f14 	.word	0x20000f14
 800703c:	20000e74 	.word	0x20000e74
 8007040:	08007af8 	.word	0x08007af8

08007044 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	3b04      	subs	r3, #4
 8007054:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800705c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	3b04      	subs	r3, #4
 8007062:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	f023 0201 	bic.w	r2, r3, #1
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3b04      	subs	r3, #4
 8007072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007074:	4a0c      	ldr	r2, [pc, #48]	@ (80070a8 <pxPortInitialiseStack+0x64>)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	3b14      	subs	r3, #20
 800707e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	3b04      	subs	r3, #4
 800708a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f06f 0202 	mvn.w	r2, #2
 8007092:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	3b20      	subs	r3, #32
 8007098:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800709a:	68fb      	ldr	r3, [r7, #12]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	080070ad 	.word	0x080070ad

080070ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80070b2:	2300      	movs	r3, #0
 80070b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070b6:	4b13      	ldr	r3, [pc, #76]	@ (8007104 <prvTaskExitError+0x58>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070be:	d00b      	beq.n	80070d8 <prvTaskExitError+0x2c>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	60fb      	str	r3, [r7, #12]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <prvTaskExitError+0x28>
	__asm volatile
 80070d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	60bb      	str	r3, [r7, #8]
}
 80070ea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070ec:	bf00      	nop
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0fc      	beq.n	80070ee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	3714      	adds	r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	2000000c 	.word	0x2000000c
	...

08007110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007110:	4b07      	ldr	r3, [pc, #28]	@ (8007130 <pxCurrentTCBConst2>)
 8007112:	6819      	ldr	r1, [r3, #0]
 8007114:	6808      	ldr	r0, [r1, #0]
 8007116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711a:	f380 8809 	msr	PSP, r0
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f04f 0000 	mov.w	r0, #0
 8007126:	f380 8811 	msr	BASEPRI, r0
 800712a:	4770      	bx	lr
 800712c:	f3af 8000 	nop.w

08007130 <pxCurrentTCBConst2>:
 8007130:	20000938 	.word	0x20000938
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop

08007138 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007138:	4808      	ldr	r0, [pc, #32]	@ (800715c <prvPortStartFirstTask+0x24>)
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	6800      	ldr	r0, [r0, #0]
 800713e:	f380 8808 	msr	MSP, r0
 8007142:	f04f 0000 	mov.w	r0, #0
 8007146:	f380 8814 	msr	CONTROL, r0
 800714a:	b662      	cpsie	i
 800714c:	b661      	cpsie	f
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	df00      	svc	0
 8007158:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800715a:	bf00      	nop
 800715c:	e000ed08 	.word	0xe000ed08

08007160 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007166:	4b47      	ldr	r3, [pc, #284]	@ (8007284 <xPortStartScheduler+0x124>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a47      	ldr	r2, [pc, #284]	@ (8007288 <xPortStartScheduler+0x128>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d10b      	bne.n	8007188 <xPortStartScheduler+0x28>
	__asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	613b      	str	r3, [r7, #16]
}
 8007182:	bf00      	nop
 8007184:	bf00      	nop
 8007186:	e7fd      	b.n	8007184 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007188:	4b3e      	ldr	r3, [pc, #248]	@ (8007284 <xPortStartScheduler+0x124>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a3f      	ldr	r2, [pc, #252]	@ (800728c <xPortStartScheduler+0x12c>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d10b      	bne.n	80071aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007196:	f383 8811 	msr	BASEPRI, r3
 800719a:	f3bf 8f6f 	isb	sy
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	60fb      	str	r3, [r7, #12]
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	e7fd      	b.n	80071a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80071aa:	4b39      	ldr	r3, [pc, #228]	@ (8007290 <xPortStartScheduler+0x130>)
 80071ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	22ff      	movs	r2, #255	@ 0xff
 80071ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	4b31      	ldr	r3, [pc, #196]	@ (8007294 <xPortStartScheduler+0x134>)
 80071d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071d2:	4b31      	ldr	r3, [pc, #196]	@ (8007298 <xPortStartScheduler+0x138>)
 80071d4:	2207      	movs	r2, #7
 80071d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071d8:	e009      	b.n	80071ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80071da:	4b2f      	ldr	r3, [pc, #188]	@ (8007298 <xPortStartScheduler+0x138>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3b01      	subs	r3, #1
 80071e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007298 <xPortStartScheduler+0x138>)
 80071e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	005b      	lsls	r3, r3, #1
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071ee:	78fb      	ldrb	r3, [r7, #3]
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071f6:	2b80      	cmp	r3, #128	@ 0x80
 80071f8:	d0ef      	beq.n	80071da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80071fa:	4b27      	ldr	r3, [pc, #156]	@ (8007298 <xPortStartScheduler+0x138>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f1c3 0307 	rsb	r3, r3, #7
 8007202:	2b04      	cmp	r3, #4
 8007204:	d00b      	beq.n	800721e <xPortStartScheduler+0xbe>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	60bb      	str	r3, [r7, #8]
}
 8007218:	bf00      	nop
 800721a:	bf00      	nop
 800721c:	e7fd      	b.n	800721a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800721e:	4b1e      	ldr	r3, [pc, #120]	@ (8007298 <xPortStartScheduler+0x138>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	021b      	lsls	r3, r3, #8
 8007224:	4a1c      	ldr	r2, [pc, #112]	@ (8007298 <xPortStartScheduler+0x138>)
 8007226:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007228:	4b1b      	ldr	r3, [pc, #108]	@ (8007298 <xPortStartScheduler+0x138>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007230:	4a19      	ldr	r2, [pc, #100]	@ (8007298 <xPortStartScheduler+0x138>)
 8007232:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	b2da      	uxtb	r2, r3
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800723c:	4b17      	ldr	r3, [pc, #92]	@ (800729c <xPortStartScheduler+0x13c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a16      	ldr	r2, [pc, #88]	@ (800729c <xPortStartScheduler+0x13c>)
 8007242:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007246:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007248:	4b14      	ldr	r3, [pc, #80]	@ (800729c <xPortStartScheduler+0x13c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a13      	ldr	r2, [pc, #76]	@ (800729c <xPortStartScheduler+0x13c>)
 800724e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007252:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007254:	f000 f8da 	bl	800740c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007258:	4b11      	ldr	r3, [pc, #68]	@ (80072a0 <xPortStartScheduler+0x140>)
 800725a:	2200      	movs	r2, #0
 800725c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800725e:	f000 f8f9 	bl	8007454 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007262:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <xPortStartScheduler+0x144>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a0f      	ldr	r2, [pc, #60]	@ (80072a4 <xPortStartScheduler+0x144>)
 8007268:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800726c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800726e:	f7ff ff63 	bl	8007138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007272:	f7ff f82d 	bl	80062d0 <vTaskSwitchContext>
	prvTaskExitError();
 8007276:	f7ff ff19 	bl	80070ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3718      	adds	r7, #24
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	e000ed00 	.word	0xe000ed00
 8007288:	410fc271 	.word	0x410fc271
 800728c:	410fc270 	.word	0x410fc270
 8007290:	e000e400 	.word	0xe000e400
 8007294:	20000f64 	.word	0x20000f64
 8007298:	20000f68 	.word	0x20000f68
 800729c:	e000ed20 	.word	0xe000ed20
 80072a0:	2000000c 	.word	0x2000000c
 80072a4:	e000ef34 	.word	0xe000ef34

080072a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
	__asm volatile
 80072ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	607b      	str	r3, [r7, #4]
}
 80072c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80072c2:	4b10      	ldr	r3, [pc, #64]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3301      	adds	r3, #1
 80072c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80072cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <vPortEnterCritical+0x5c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d110      	bne.n	80072f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80072d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007308 <vPortEnterCritical+0x60>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00b      	beq.n	80072f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	603b      	str	r3, [r7, #0]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <vPortEnterCritical+0x4a>
	}
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	2000000c 	.word	0x2000000c
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007312:	4b12      	ldr	r3, [pc, #72]	@ (800735c <vPortExitCritical+0x50>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10b      	bne.n	8007332 <vPortExitCritical+0x26>
	__asm volatile
 800731a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731e:	f383 8811 	msr	BASEPRI, r3
 8007322:	f3bf 8f6f 	isb	sy
 8007326:	f3bf 8f4f 	dsb	sy
 800732a:	607b      	str	r3, [r7, #4]
}
 800732c:	bf00      	nop
 800732e:	bf00      	nop
 8007330:	e7fd      	b.n	800732e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007332:	4b0a      	ldr	r3, [pc, #40]	@ (800735c <vPortExitCritical+0x50>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3b01      	subs	r3, #1
 8007338:	4a08      	ldr	r2, [pc, #32]	@ (800735c <vPortExitCritical+0x50>)
 800733a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800733c:	4b07      	ldr	r3, [pc, #28]	@ (800735c <vPortExitCritical+0x50>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d105      	bne.n	8007350 <vPortExitCritical+0x44>
 8007344:	2300      	movs	r3, #0
 8007346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f383 8811 	msr	BASEPRI, r3
}
 800734e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	2000000c 	.word	0x2000000c

08007360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007360:	f3ef 8009 	mrs	r0, PSP
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	4b15      	ldr	r3, [pc, #84]	@ (80073c0 <pxCurrentTCBConst>)
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	f01e 0f10 	tst.w	lr, #16
 8007370:	bf08      	it	eq
 8007372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737a:	6010      	str	r0, [r2, #0]
 800737c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007380:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007384:	f380 8811 	msr	BASEPRI, r0
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f7fe ff9e 	bl	80062d0 <vTaskSwitchContext>
 8007394:	f04f 0000 	mov.w	r0, #0
 8007398:	f380 8811 	msr	BASEPRI, r0
 800739c:	bc09      	pop	{r0, r3}
 800739e:	6819      	ldr	r1, [r3, #0]
 80073a0:	6808      	ldr	r0, [r1, #0]
 80073a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a6:	f01e 0f10 	tst.w	lr, #16
 80073aa:	bf08      	it	eq
 80073ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80073b0:	f380 8809 	msr	PSP, r0
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	f3af 8000 	nop.w

080073c0 <pxCurrentTCBConst>:
 80073c0:	20000938 	.word	0x20000938
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop

080073c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
	__asm volatile
 80073ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	607b      	str	r3, [r7, #4]
}
 80073e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80073e2:	f7fe febb 	bl	800615c <xTaskIncrementTick>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80073ec:	4b06      	ldr	r3, [pc, #24]	@ (8007408 <xPortSysTickHandler+0x40>)
 80073ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	2300      	movs	r3, #0
 80073f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	f383 8811 	msr	BASEPRI, r3
}
 80073fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007400:	bf00      	nop
 8007402:	3708      	adds	r7, #8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	e000ed04 	.word	0xe000ed04

0800740c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007410:	4b0b      	ldr	r3, [pc, #44]	@ (8007440 <vPortSetupTimerInterrupt+0x34>)
 8007412:	2200      	movs	r2, #0
 8007414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007416:	4b0b      	ldr	r3, [pc, #44]	@ (8007444 <vPortSetupTimerInterrupt+0x38>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800741c:	4b0a      	ldr	r3, [pc, #40]	@ (8007448 <vPortSetupTimerInterrupt+0x3c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a0a      	ldr	r2, [pc, #40]	@ (800744c <vPortSetupTimerInterrupt+0x40>)
 8007422:	fba2 2303 	umull	r2, r3, r2, r3
 8007426:	099b      	lsrs	r3, r3, #6
 8007428:	4a09      	ldr	r2, [pc, #36]	@ (8007450 <vPortSetupTimerInterrupt+0x44>)
 800742a:	3b01      	subs	r3, #1
 800742c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800742e:	4b04      	ldr	r3, [pc, #16]	@ (8007440 <vPortSetupTimerInterrupt+0x34>)
 8007430:	2207      	movs	r2, #7
 8007432:	601a      	str	r2, [r3, #0]
}
 8007434:	bf00      	nop
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	e000e010 	.word	0xe000e010
 8007444:	e000e018 	.word	0xe000e018
 8007448:	20000000 	.word	0x20000000
 800744c:	10624dd3 	.word	0x10624dd3
 8007450:	e000e014 	.word	0xe000e014

08007454 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007454:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007464 <vPortEnableVFP+0x10>
 8007458:	6801      	ldr	r1, [r0, #0]
 800745a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800745e:	6001      	str	r1, [r0, #0]
 8007460:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007462:	bf00      	nop
 8007464:	e000ed88 	.word	0xe000ed88

08007468 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800746e:	f3ef 8305 	mrs	r3, IPSR
 8007472:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d915      	bls.n	80074a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800747a:	4a18      	ldr	r2, [pc, #96]	@ (80074dc <vPortValidateInterruptPriority+0x74>)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4413      	add	r3, r2
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007484:	4b16      	ldr	r3, [pc, #88]	@ (80074e0 <vPortValidateInterruptPriority+0x78>)
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	7afa      	ldrb	r2, [r7, #11]
 800748a:	429a      	cmp	r2, r3
 800748c:	d20b      	bcs.n	80074a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800748e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	607b      	str	r3, [r7, #4]
}
 80074a0:	bf00      	nop
 80074a2:	bf00      	nop
 80074a4:	e7fd      	b.n	80074a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80074a6:	4b0f      	ldr	r3, [pc, #60]	@ (80074e4 <vPortValidateInterruptPriority+0x7c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80074ae:	4b0e      	ldr	r3, [pc, #56]	@ (80074e8 <vPortValidateInterruptPriority+0x80>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d90b      	bls.n	80074ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	603b      	str	r3, [r7, #0]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <vPortValidateInterruptPriority+0x62>
	}
 80074ce:	bf00      	nop
 80074d0:	3714      	adds	r7, #20
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	e000e3f0 	.word	0xe000e3f0
 80074e0:	20000f64 	.word	0x20000f64
 80074e4:	e000ed0c 	.word	0xe000ed0c
 80074e8:	20000f68 	.word	0x20000f68

080074ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b08a      	sub	sp, #40	@ 0x28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80074f8:	f7fe fd74 	bl	8005fe4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80074fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007670 <pvPortMalloc+0x184>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007504:	f000 f924 	bl	8007750 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007508:	4b5a      	ldr	r3, [pc, #360]	@ (8007674 <pvPortMalloc+0x188>)
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4013      	ands	r3, r2
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 8095 	bne.w	8007640 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01e      	beq.n	800755a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800751c:	2208      	movs	r2, #8
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4413      	add	r3, r2
 8007522:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f003 0307 	and.w	r3, r3, #7
 800752a:	2b00      	cmp	r3, #0
 800752c:	d015      	beq.n	800755a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f023 0307 	bic.w	r3, r3, #7
 8007534:	3308      	adds	r3, #8
 8007536:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00b      	beq.n	800755a <pvPortMalloc+0x6e>
	__asm volatile
 8007542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	617b      	str	r3, [r7, #20]
}
 8007554:	bf00      	nop
 8007556:	bf00      	nop
 8007558:	e7fd      	b.n	8007556 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d06f      	beq.n	8007640 <pvPortMalloc+0x154>
 8007560:	4b45      	ldr	r3, [pc, #276]	@ (8007678 <pvPortMalloc+0x18c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	429a      	cmp	r2, r3
 8007568:	d86a      	bhi.n	8007640 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800756a:	4b44      	ldr	r3, [pc, #272]	@ (800767c <pvPortMalloc+0x190>)
 800756c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800756e:	4b43      	ldr	r3, [pc, #268]	@ (800767c <pvPortMalloc+0x190>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007574:	e004      	b.n	8007580 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800757a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	429a      	cmp	r2, r3
 8007588:	d903      	bls.n	8007592 <pvPortMalloc+0xa6>
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1f1      	bne.n	8007576 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007592:	4b37      	ldr	r3, [pc, #220]	@ (8007670 <pvPortMalloc+0x184>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007598:	429a      	cmp	r2, r3
 800759a:	d051      	beq.n	8007640 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2208      	movs	r2, #8
 80075a2:	4413      	add	r3, r2
 80075a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80075a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	685a      	ldr	r2, [r3, #4]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	1ad2      	subs	r2, r2, r3
 80075b6:	2308      	movs	r3, #8
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d920      	bls.n	8007600 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4413      	add	r3, r2
 80075c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <pvPortMalloc+0xfc>
	__asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	613b      	str	r3, [r7, #16]
}
 80075e2:	bf00      	nop
 80075e4:	bf00      	nop
 80075e6:	e7fd      	b.n	80075e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	1ad2      	subs	r2, r2, r3
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80075fa:	69b8      	ldr	r0, [r7, #24]
 80075fc:	f000 f90a 	bl	8007814 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007600:	4b1d      	ldr	r3, [pc, #116]	@ (8007678 <pvPortMalloc+0x18c>)
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	4a1b      	ldr	r2, [pc, #108]	@ (8007678 <pvPortMalloc+0x18c>)
 800760c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800760e:	4b1a      	ldr	r3, [pc, #104]	@ (8007678 <pvPortMalloc+0x18c>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b1b      	ldr	r3, [pc, #108]	@ (8007680 <pvPortMalloc+0x194>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	429a      	cmp	r2, r3
 8007618:	d203      	bcs.n	8007622 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800761a:	4b17      	ldr	r3, [pc, #92]	@ (8007678 <pvPortMalloc+0x18c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a18      	ldr	r2, [pc, #96]	@ (8007680 <pvPortMalloc+0x194>)
 8007620:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	685a      	ldr	r2, [r3, #4]
 8007626:	4b13      	ldr	r3, [pc, #76]	@ (8007674 <pvPortMalloc+0x188>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	431a      	orrs	r2, r3
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007632:	2200      	movs	r2, #0
 8007634:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <pvPortMalloc+0x198>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	3301      	adds	r3, #1
 800763c:	4a11      	ldr	r2, [pc, #68]	@ (8007684 <pvPortMalloc+0x198>)
 800763e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007640:	f7fe fcde 	bl	8006000 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <pvPortMalloc+0x17a>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	60fb      	str	r3, [r7, #12]
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <pvPortMalloc+0x176>
	return pvReturn;
 8007666:	69fb      	ldr	r3, [r7, #28]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3728      	adds	r7, #40	@ 0x28
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	20001b2c 	.word	0x20001b2c
 8007674:	20001b40 	.word	0x20001b40
 8007678:	20001b30 	.word	0x20001b30
 800767c:	20001b24 	.word	0x20001b24
 8007680:	20001b34 	.word	0x20001b34
 8007684:	20001b38 	.word	0x20001b38

08007688 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d04f      	beq.n	800773a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800769a:	2308      	movs	r3, #8
 800769c:	425b      	negs	r3, r3
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4413      	add	r3, r2
 80076a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	685a      	ldr	r2, [r3, #4]
 80076ac:	4b25      	ldr	r3, [pc, #148]	@ (8007744 <vPortFree+0xbc>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4013      	ands	r3, r2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10b      	bne.n	80076ce <vPortFree+0x46>
	__asm volatile
 80076b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ba:	f383 8811 	msr	BASEPRI, r3
 80076be:	f3bf 8f6f 	isb	sy
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	60fb      	str	r3, [r7, #12]
}
 80076c8:	bf00      	nop
 80076ca:	bf00      	nop
 80076cc:	e7fd      	b.n	80076ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00b      	beq.n	80076ee <vPortFree+0x66>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	60bb      	str	r3, [r7, #8]
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	e7fd      	b.n	80076ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	685a      	ldr	r2, [r3, #4]
 80076f2:	4b14      	ldr	r3, [pc, #80]	@ (8007744 <vPortFree+0xbc>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4013      	ands	r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d01e      	beq.n	800773a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d11a      	bne.n	800773a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	4b0e      	ldr	r3, [pc, #56]	@ (8007744 <vPortFree+0xbc>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	43db      	mvns	r3, r3
 800770e:	401a      	ands	r2, r3
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007714:	f7fe fc66 	bl	8005fe4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	4b0a      	ldr	r3, [pc, #40]	@ (8007748 <vPortFree+0xc0>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4413      	add	r3, r2
 8007722:	4a09      	ldr	r2, [pc, #36]	@ (8007748 <vPortFree+0xc0>)
 8007724:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007726:	6938      	ldr	r0, [r7, #16]
 8007728:	f000 f874 	bl	8007814 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800772c:	4b07      	ldr	r3, [pc, #28]	@ (800774c <vPortFree+0xc4>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3301      	adds	r3, #1
 8007732:	4a06      	ldr	r2, [pc, #24]	@ (800774c <vPortFree+0xc4>)
 8007734:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007736:	f7fe fc63 	bl	8006000 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800773a:	bf00      	nop
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	20001b40 	.word	0x20001b40
 8007748:	20001b30 	.word	0x20001b30
 800774c:	20001b3c 	.word	0x20001b3c

08007750 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007756:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800775a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800775c:	4b27      	ldr	r3, [pc, #156]	@ (80077fc <prvHeapInit+0xac>)
 800775e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f003 0307 	and.w	r3, r3, #7
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00c      	beq.n	8007784 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3307      	adds	r3, #7
 800776e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f023 0307 	bic.w	r3, r3, #7
 8007776:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	4a1f      	ldr	r2, [pc, #124]	@ (80077fc <prvHeapInit+0xac>)
 8007780:	4413      	add	r3, r2
 8007782:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007788:	4a1d      	ldr	r2, [pc, #116]	@ (8007800 <prvHeapInit+0xb0>)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800778e:	4b1c      	ldr	r3, [pc, #112]	@ (8007800 <prvHeapInit+0xb0>)
 8007790:	2200      	movs	r2, #0
 8007792:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	68ba      	ldr	r2, [r7, #8]
 8007798:	4413      	add	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800779c:	2208      	movs	r2, #8
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	1a9b      	subs	r3, r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0307 	bic.w	r3, r3, #7
 80077aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	4a15      	ldr	r2, [pc, #84]	@ (8007804 <prvHeapInit+0xb4>)
 80077b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80077b2:	4b14      	ldr	r3, [pc, #80]	@ (8007804 <prvHeapInit+0xb4>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2200      	movs	r2, #0
 80077b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80077ba:	4b12      	ldr	r3, [pc, #72]	@ (8007804 <prvHeapInit+0xb4>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2200      	movs	r2, #0
 80077c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	1ad2      	subs	r2, r2, r3
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80077d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007804 <prvHeapInit+0xb4>)
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007808 <prvHeapInit+0xb8>)
 80077de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	4a09      	ldr	r2, [pc, #36]	@ (800780c <prvHeapInit+0xbc>)
 80077e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80077e8:	4b09      	ldr	r3, [pc, #36]	@ (8007810 <prvHeapInit+0xc0>)
 80077ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80077ee:	601a      	str	r2, [r3, #0]
}
 80077f0:	bf00      	nop
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	20000f6c 	.word	0x20000f6c
 8007800:	20001b24 	.word	0x20001b24
 8007804:	20001b2c 	.word	0x20001b2c
 8007808:	20001b34 	.word	0x20001b34
 800780c:	20001b30 	.word	0x20001b30
 8007810:	20001b40 	.word	0x20001b40

08007814 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800781c:	4b28      	ldr	r3, [pc, #160]	@ (80078c0 <prvInsertBlockIntoFreeList+0xac>)
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	e002      	b.n	8007828 <prvInsertBlockIntoFreeList+0x14>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	60fb      	str	r3, [r7, #12]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	429a      	cmp	r2, r3
 8007830:	d8f7      	bhi.n	8007822 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	4413      	add	r3, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d108      	bne.n	8007856 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	441a      	add	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	441a      	add	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d118      	bne.n	800789c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	4b15      	ldr	r3, [pc, #84]	@ (80078c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d00d      	beq.n	8007892 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	441a      	add	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	e008      	b.n	80078a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007892:	4b0c      	ldr	r3, [pc, #48]	@ (80078c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	e003      	b.n	80078a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d002      	beq.n	80078b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078b2:	bf00      	nop
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	20001b24 	.word	0x20001b24
 80078c4:	20001b2c 	.word	0x20001b2c

080078c8 <memset>:
 80078c8:	4402      	add	r2, r0
 80078ca:	4603      	mov	r3, r0
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d100      	bne.n	80078d2 <memset+0xa>
 80078d0:	4770      	bx	lr
 80078d2:	f803 1b01 	strb.w	r1, [r3], #1
 80078d6:	e7f9      	b.n	80078cc <memset+0x4>

080078d8 <_reclaim_reent>:
 80078d8:	4b29      	ldr	r3, [pc, #164]	@ (8007980 <_reclaim_reent+0xa8>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4283      	cmp	r3, r0
 80078de:	b570      	push	{r4, r5, r6, lr}
 80078e0:	4604      	mov	r4, r0
 80078e2:	d04b      	beq.n	800797c <_reclaim_reent+0xa4>
 80078e4:	69c3      	ldr	r3, [r0, #28]
 80078e6:	b1ab      	cbz	r3, 8007914 <_reclaim_reent+0x3c>
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	b16b      	cbz	r3, 8007908 <_reclaim_reent+0x30>
 80078ec:	2500      	movs	r5, #0
 80078ee:	69e3      	ldr	r3, [r4, #28]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	5959      	ldr	r1, [r3, r5]
 80078f4:	2900      	cmp	r1, #0
 80078f6:	d13b      	bne.n	8007970 <_reclaim_reent+0x98>
 80078f8:	3504      	adds	r5, #4
 80078fa:	2d80      	cmp	r5, #128	@ 0x80
 80078fc:	d1f7      	bne.n	80078ee <_reclaim_reent+0x16>
 80078fe:	69e3      	ldr	r3, [r4, #28]
 8007900:	4620      	mov	r0, r4
 8007902:	68d9      	ldr	r1, [r3, #12]
 8007904:	f000 f872 	bl	80079ec <_free_r>
 8007908:	69e3      	ldr	r3, [r4, #28]
 800790a:	6819      	ldr	r1, [r3, #0]
 800790c:	b111      	cbz	r1, 8007914 <_reclaim_reent+0x3c>
 800790e:	4620      	mov	r0, r4
 8007910:	f000 f86c 	bl	80079ec <_free_r>
 8007914:	6961      	ldr	r1, [r4, #20]
 8007916:	b111      	cbz	r1, 800791e <_reclaim_reent+0x46>
 8007918:	4620      	mov	r0, r4
 800791a:	f000 f867 	bl	80079ec <_free_r>
 800791e:	69e1      	ldr	r1, [r4, #28]
 8007920:	b111      	cbz	r1, 8007928 <_reclaim_reent+0x50>
 8007922:	4620      	mov	r0, r4
 8007924:	f000 f862 	bl	80079ec <_free_r>
 8007928:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800792a:	b111      	cbz	r1, 8007932 <_reclaim_reent+0x5a>
 800792c:	4620      	mov	r0, r4
 800792e:	f000 f85d 	bl	80079ec <_free_r>
 8007932:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007934:	b111      	cbz	r1, 800793c <_reclaim_reent+0x64>
 8007936:	4620      	mov	r0, r4
 8007938:	f000 f858 	bl	80079ec <_free_r>
 800793c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800793e:	b111      	cbz	r1, 8007946 <_reclaim_reent+0x6e>
 8007940:	4620      	mov	r0, r4
 8007942:	f000 f853 	bl	80079ec <_free_r>
 8007946:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007948:	b111      	cbz	r1, 8007950 <_reclaim_reent+0x78>
 800794a:	4620      	mov	r0, r4
 800794c:	f000 f84e 	bl	80079ec <_free_r>
 8007950:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007952:	b111      	cbz	r1, 800795a <_reclaim_reent+0x82>
 8007954:	4620      	mov	r0, r4
 8007956:	f000 f849 	bl	80079ec <_free_r>
 800795a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800795c:	b111      	cbz	r1, 8007964 <_reclaim_reent+0x8c>
 800795e:	4620      	mov	r0, r4
 8007960:	f000 f844 	bl	80079ec <_free_r>
 8007964:	6a23      	ldr	r3, [r4, #32]
 8007966:	b14b      	cbz	r3, 800797c <_reclaim_reent+0xa4>
 8007968:	4620      	mov	r0, r4
 800796a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800796e:	4718      	bx	r3
 8007970:	680e      	ldr	r6, [r1, #0]
 8007972:	4620      	mov	r0, r4
 8007974:	f000 f83a 	bl	80079ec <_free_r>
 8007978:	4631      	mov	r1, r6
 800797a:	e7bb      	b.n	80078f4 <_reclaim_reent+0x1c>
 800797c:	bd70      	pop	{r4, r5, r6, pc}
 800797e:	bf00      	nop
 8007980:	20000010 	.word	0x20000010

08007984 <__libc_init_array>:
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	4d0d      	ldr	r5, [pc, #52]	@ (80079bc <__libc_init_array+0x38>)
 8007988:	4c0d      	ldr	r4, [pc, #52]	@ (80079c0 <__libc_init_array+0x3c>)
 800798a:	1b64      	subs	r4, r4, r5
 800798c:	10a4      	asrs	r4, r4, #2
 800798e:	2600      	movs	r6, #0
 8007990:	42a6      	cmp	r6, r4
 8007992:	d109      	bne.n	80079a8 <__libc_init_array+0x24>
 8007994:	4d0b      	ldr	r5, [pc, #44]	@ (80079c4 <__libc_init_array+0x40>)
 8007996:	4c0c      	ldr	r4, [pc, #48]	@ (80079c8 <__libc_init_array+0x44>)
 8007998:	f000 f87e 	bl	8007a98 <_init>
 800799c:	1b64      	subs	r4, r4, r5
 800799e:	10a4      	asrs	r4, r4, #2
 80079a0:	2600      	movs	r6, #0
 80079a2:	42a6      	cmp	r6, r4
 80079a4:	d105      	bne.n	80079b2 <__libc_init_array+0x2e>
 80079a6:	bd70      	pop	{r4, r5, r6, pc}
 80079a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ac:	4798      	blx	r3
 80079ae:	3601      	adds	r6, #1
 80079b0:	e7ee      	b.n	8007990 <__libc_init_array+0xc>
 80079b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079b6:	4798      	blx	r3
 80079b8:	3601      	adds	r6, #1
 80079ba:	e7f2      	b.n	80079a2 <__libc_init_array+0x1e>
 80079bc:	08007bd8 	.word	0x08007bd8
 80079c0:	08007bd8 	.word	0x08007bd8
 80079c4:	08007bd8 	.word	0x08007bd8
 80079c8:	08007bdc 	.word	0x08007bdc

080079cc <__retarget_lock_acquire_recursive>:
 80079cc:	4770      	bx	lr

080079ce <__retarget_lock_release_recursive>:
 80079ce:	4770      	bx	lr

080079d0 <memcpy>:
 80079d0:	440a      	add	r2, r1
 80079d2:	4291      	cmp	r1, r2
 80079d4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80079d8:	d100      	bne.n	80079dc <memcpy+0xc>
 80079da:	4770      	bx	lr
 80079dc:	b510      	push	{r4, lr}
 80079de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079e6:	4291      	cmp	r1, r2
 80079e8:	d1f9      	bne.n	80079de <memcpy+0xe>
 80079ea:	bd10      	pop	{r4, pc}

080079ec <_free_r>:
 80079ec:	b538      	push	{r3, r4, r5, lr}
 80079ee:	4605      	mov	r5, r0
 80079f0:	2900      	cmp	r1, #0
 80079f2:	d041      	beq.n	8007a78 <_free_r+0x8c>
 80079f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079f8:	1f0c      	subs	r4, r1, #4
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bfb8      	it	lt
 80079fe:	18e4      	addlt	r4, r4, r3
 8007a00:	f000 f83e 	bl	8007a80 <__malloc_lock>
 8007a04:	4a1d      	ldr	r2, [pc, #116]	@ (8007a7c <_free_r+0x90>)
 8007a06:	6813      	ldr	r3, [r2, #0]
 8007a08:	b933      	cbnz	r3, 8007a18 <_free_r+0x2c>
 8007a0a:	6063      	str	r3, [r4, #4]
 8007a0c:	6014      	str	r4, [r2, #0]
 8007a0e:	4628      	mov	r0, r5
 8007a10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a14:	f000 b83a 	b.w	8007a8c <__malloc_unlock>
 8007a18:	42a3      	cmp	r3, r4
 8007a1a:	d908      	bls.n	8007a2e <_free_r+0x42>
 8007a1c:	6820      	ldr	r0, [r4, #0]
 8007a1e:	1821      	adds	r1, r4, r0
 8007a20:	428b      	cmp	r3, r1
 8007a22:	bf01      	itttt	eq
 8007a24:	6819      	ldreq	r1, [r3, #0]
 8007a26:	685b      	ldreq	r3, [r3, #4]
 8007a28:	1809      	addeq	r1, r1, r0
 8007a2a:	6021      	streq	r1, [r4, #0]
 8007a2c:	e7ed      	b.n	8007a0a <_free_r+0x1e>
 8007a2e:	461a      	mov	r2, r3
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	b10b      	cbz	r3, 8007a38 <_free_r+0x4c>
 8007a34:	42a3      	cmp	r3, r4
 8007a36:	d9fa      	bls.n	8007a2e <_free_r+0x42>
 8007a38:	6811      	ldr	r1, [r2, #0]
 8007a3a:	1850      	adds	r0, r2, r1
 8007a3c:	42a0      	cmp	r0, r4
 8007a3e:	d10b      	bne.n	8007a58 <_free_r+0x6c>
 8007a40:	6820      	ldr	r0, [r4, #0]
 8007a42:	4401      	add	r1, r0
 8007a44:	1850      	adds	r0, r2, r1
 8007a46:	4283      	cmp	r3, r0
 8007a48:	6011      	str	r1, [r2, #0]
 8007a4a:	d1e0      	bne.n	8007a0e <_free_r+0x22>
 8007a4c:	6818      	ldr	r0, [r3, #0]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	6053      	str	r3, [r2, #4]
 8007a52:	4408      	add	r0, r1
 8007a54:	6010      	str	r0, [r2, #0]
 8007a56:	e7da      	b.n	8007a0e <_free_r+0x22>
 8007a58:	d902      	bls.n	8007a60 <_free_r+0x74>
 8007a5a:	230c      	movs	r3, #12
 8007a5c:	602b      	str	r3, [r5, #0]
 8007a5e:	e7d6      	b.n	8007a0e <_free_r+0x22>
 8007a60:	6820      	ldr	r0, [r4, #0]
 8007a62:	1821      	adds	r1, r4, r0
 8007a64:	428b      	cmp	r3, r1
 8007a66:	bf04      	itt	eq
 8007a68:	6819      	ldreq	r1, [r3, #0]
 8007a6a:	685b      	ldreq	r3, [r3, #4]
 8007a6c:	6063      	str	r3, [r4, #4]
 8007a6e:	bf04      	itt	eq
 8007a70:	1809      	addeq	r1, r1, r0
 8007a72:	6021      	streq	r1, [r4, #0]
 8007a74:	6054      	str	r4, [r2, #4]
 8007a76:	e7ca      	b.n	8007a0e <_free_r+0x22>
 8007a78:	bd38      	pop	{r3, r4, r5, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20001c80 	.word	0x20001c80

08007a80 <__malloc_lock>:
 8007a80:	4801      	ldr	r0, [pc, #4]	@ (8007a88 <__malloc_lock+0x8>)
 8007a82:	f7ff bfa3 	b.w	80079cc <__retarget_lock_acquire_recursive>
 8007a86:	bf00      	nop
 8007a88:	20001c7c 	.word	0x20001c7c

08007a8c <__malloc_unlock>:
 8007a8c:	4801      	ldr	r0, [pc, #4]	@ (8007a94 <__malloc_unlock+0x8>)
 8007a8e:	f7ff bf9e 	b.w	80079ce <__retarget_lock_release_recursive>
 8007a92:	bf00      	nop
 8007a94:	20001c7c 	.word	0x20001c7c

08007a98 <_init>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	bf00      	nop
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr

08007aa4 <_fini>:
 8007aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa6:	bf00      	nop
 8007aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aaa:	bc08      	pop	{r3}
 8007aac:	469e      	mov	lr, r3
 8007aae:	4770      	bx	lr
