RADIX hex
CDEBUG 0
DEBUGVARS {run IN transactor_run 0 complete OUT transactor_complete 0 vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT run:rsc run_rsc_vld {scverify_top rtl run_rsc_vld} {}} {DUT run:rsc run_rsc_rdy {scverify_top rtl run_rsc_rdy} {}} {DUT complete:rsc complete_rsc_vld {scverify_top rtl complete_rsc_vld} {}} {DUT complete:rsc complete_rsc_rdy {scverify_top rtl complete_rsc_rdy} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_qb {scverify_top rtl vec_rsc_0_0_qb} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_web {scverify_top rtl vec_rsc_0_0_web} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_db {scverify_top rtl vec_rsc_0_0_db} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_adrb {scverify_top rtl vec_rsc_0_0_adrb} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_qa {scverify_top rtl vec_rsc_0_0_qa} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_wea {scverify_top rtl vec_rsc_0_0_wea} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_da {scverify_top rtl vec_rsc_0_0_da} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_adra {scverify_top rtl vec_rsc_0_0_adra} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_qb {scverify_top rtl vec_rsc_0_1_qb} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_web {scverify_top rtl vec_rsc_0_1_web} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_db {scverify_top rtl vec_rsc_0_1_db} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_adrb {scverify_top rtl vec_rsc_0_1_adrb} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_qa {scverify_top rtl vec_rsc_0_1_qa} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_wea {scverify_top rtl vec_rsc_0_1_wea} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_da {scverify_top rtl vec_rsc_0_1_da} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_adra {scverify_top rtl vec_rsc_0_1_adra} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_qb {scverify_top rtl vec_rsc_0_2_qb} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_web {scverify_top rtl vec_rsc_0_2_web} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_db {scverify_top rtl vec_rsc_0_2_db} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_adrb {scverify_top rtl vec_rsc_0_2_adrb} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_qa {scverify_top rtl vec_rsc_0_2_qa} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_wea {scverify_top rtl vec_rsc_0_2_wea} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_da {scverify_top rtl vec_rsc_0_2_da} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_adra {scverify_top rtl vec_rsc_0_2_adra} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_qb {scverify_top rtl vec_rsc_0_3_qb} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_web {scverify_top rtl vec_rsc_0_3_web} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_db {scverify_top rtl vec_rsc_0_3_db} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_adrb {scverify_top rtl vec_rsc_0_3_adrb} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_qa {scverify_top rtl vec_rsc_0_3_qa} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_wea {scverify_top rtl vec_rsc_0_3_wea} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_da {scverify_top rtl vec_rsc_0_3_da} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_adra {scverify_top rtl vec_rsc_0_3_adra} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_qb {scverify_top rtl vec_rsc_0_4_qb} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_web {scverify_top rtl vec_rsc_0_4_web} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_db {scverify_top rtl vec_rsc_0_4_db} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_adrb {scverify_top rtl vec_rsc_0_4_adrb} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_qa {scverify_top rtl vec_rsc_0_4_qa} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_wea {scverify_top rtl vec_rsc_0_4_wea} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_da {scverify_top rtl vec_rsc_0_4_da} {}} {DUT vec:rsc(0)(4) vec_rsc_0_4_adra {scverify_top rtl vec_rsc_0_4_adra} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_qb {scverify_top rtl vec_rsc_0_5_qb} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_web {scverify_top rtl vec_rsc_0_5_web} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_db {scverify_top rtl vec_rsc_0_5_db} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_adrb {scverify_top rtl vec_rsc_0_5_adrb} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_qa {scverify_top rtl vec_rsc_0_5_qa} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_wea {scverify_top rtl vec_rsc_0_5_wea} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_da {scverify_top rtl vec_rsc_0_5_da} {}} {DUT vec:rsc(0)(5) vec_rsc_0_5_adra {scverify_top rtl vec_rsc_0_5_adra} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_qb {scverify_top rtl vec_rsc_0_6_qb} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_web {scverify_top rtl vec_rsc_0_6_web} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_db {scverify_top rtl vec_rsc_0_6_db} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_adrb {scverify_top rtl vec_rsc_0_6_adrb} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_qa {scverify_top rtl vec_rsc_0_6_qa} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_wea {scverify_top rtl vec_rsc_0_6_wea} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_da {scverify_top rtl vec_rsc_0_6_da} {}} {DUT vec:rsc(0)(6) vec_rsc_0_6_adra {scverify_top rtl vec_rsc_0_6_adra} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_qb {scverify_top rtl vec_rsc_0_7_qb} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_web {scverify_top rtl vec_rsc_0_7_web} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_db {scverify_top rtl vec_rsc_0_7_db} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_adrb {scverify_top rtl vec_rsc_0_7_adrb} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_qa {scverify_top rtl vec_rsc_0_7_qa} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_wea {scverify_top rtl vec_rsc_0_7_wea} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_da {scverify_top rtl vec_rsc_0_7_da} {}} {DUT vec:rsc(0)(7) vec_rsc_0_7_adra {scverify_top rtl vec_rsc_0_7_adra} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_qb {scverify_top rtl vec_rsc_1_0_qb} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_web {scverify_top rtl vec_rsc_1_0_web} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_db {scverify_top rtl vec_rsc_1_0_db} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_adrb {scverify_top rtl vec_rsc_1_0_adrb} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_qa {scverify_top rtl vec_rsc_1_0_qa} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_wea {scverify_top rtl vec_rsc_1_0_wea} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_da {scverify_top rtl vec_rsc_1_0_da} {}} {DUT vec:rsc(1)(0) vec_rsc_1_0_adra {scverify_top rtl vec_rsc_1_0_adra} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_qb {scverify_top rtl vec_rsc_1_1_qb} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_web {scverify_top rtl vec_rsc_1_1_web} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_db {scverify_top rtl vec_rsc_1_1_db} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_adrb {scverify_top rtl vec_rsc_1_1_adrb} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_qa {scverify_top rtl vec_rsc_1_1_qa} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_wea {scverify_top rtl vec_rsc_1_1_wea} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_da {scverify_top rtl vec_rsc_1_1_da} {}} {DUT vec:rsc(1)(1) vec_rsc_1_1_adra {scverify_top rtl vec_rsc_1_1_adra} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_qb {scverify_top rtl vec_rsc_1_2_qb} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_web {scverify_top rtl vec_rsc_1_2_web} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_db {scverify_top rtl vec_rsc_1_2_db} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_adrb {scverify_top rtl vec_rsc_1_2_adrb} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_qa {scverify_top rtl vec_rsc_1_2_qa} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_wea {scverify_top rtl vec_rsc_1_2_wea} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_da {scverify_top rtl vec_rsc_1_2_da} {}} {DUT vec:rsc(1)(2) vec_rsc_1_2_adra {scverify_top rtl vec_rsc_1_2_adra} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_qb {scverify_top rtl vec_rsc_1_3_qb} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_web {scverify_top rtl vec_rsc_1_3_web} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_db {scverify_top rtl vec_rsc_1_3_db} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_adrb {scverify_top rtl vec_rsc_1_3_adrb} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_qa {scverify_top rtl vec_rsc_1_3_qa} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_wea {scverify_top rtl vec_rsc_1_3_wea} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_da {scverify_top rtl vec_rsc_1_3_da} {}} {DUT vec:rsc(1)(3) vec_rsc_1_3_adra {scverify_top rtl vec_rsc_1_3_adra} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_qb {scverify_top rtl vec_rsc_1_4_qb} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_web {scverify_top rtl vec_rsc_1_4_web} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_db {scverify_top rtl vec_rsc_1_4_db} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_adrb {scverify_top rtl vec_rsc_1_4_adrb} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_qa {scverify_top rtl vec_rsc_1_4_qa} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_wea {scverify_top rtl vec_rsc_1_4_wea} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_da {scverify_top rtl vec_rsc_1_4_da} {}} {DUT vec:rsc(1)(4) vec_rsc_1_4_adra {scverify_top rtl vec_rsc_1_4_adra} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_qb {scverify_top rtl vec_rsc_1_5_qb} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_web {scverify_top rtl vec_rsc_1_5_web} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_db {scverify_top rtl vec_rsc_1_5_db} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_adrb {scverify_top rtl vec_rsc_1_5_adrb} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_qa {scverify_top rtl vec_rsc_1_5_qa} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_wea {scverify_top rtl vec_rsc_1_5_wea} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_da {scverify_top rtl vec_rsc_1_5_da} {}} {DUT vec:rsc(1)(5) vec_rsc_1_5_adra {scverify_top rtl vec_rsc_1_5_adra} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_qb {scverify_top rtl vec_rsc_1_6_qb} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_web {scverify_top rtl vec_rsc_1_6_web} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_db {scverify_top rtl vec_rsc_1_6_db} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_adrb {scverify_top rtl vec_rsc_1_6_adrb} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_qa {scverify_top rtl vec_rsc_1_6_qa} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_wea {scverify_top rtl vec_rsc_1_6_wea} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_da {scverify_top rtl vec_rsc_1_6_da} {}} {DUT vec:rsc(1)(6) vec_rsc_1_6_adra {scverify_top rtl vec_rsc_1_6_adra} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_qb {scverify_top rtl vec_rsc_1_7_qb} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_web {scverify_top rtl vec_rsc_1_7_web} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_db {scverify_top rtl vec_rsc_1_7_db} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_adrb {scverify_top rtl vec_rsc_1_7_adrb} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_qa {scverify_top rtl vec_rsc_1_7_qa} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_wea {scverify_top rtl vec_rsc_1_7_wea} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_da {scverify_top rtl vec_rsc_1_7_da} {}} {DUT vec:rsc(1)(7) vec_rsc_1_7_adra {scverify_top rtl vec_rsc_1_7_adra} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_qb {scverify_top rtl twiddle_rsc_0_0_qb} {}} {DUT twiddle:rsc(0)(0) twiddle_rsc_0_0_adrb {scverify_top rtl twiddle_rsc_0_0_adrb} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_qb {scverify_top rtl twiddle_rsc_0_1_qb} {}} {DUT twiddle:rsc(0)(1) twiddle_rsc_0_1_adrb {scverify_top rtl twiddle_rsc_0_1_adrb} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_qb {scverify_top rtl twiddle_rsc_0_2_qb} {}} {DUT twiddle:rsc(0)(2) twiddle_rsc_0_2_adrb {scverify_top rtl twiddle_rsc_0_2_adrb} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_qb {scverify_top rtl twiddle_rsc_0_3_qb} {}} {DUT twiddle:rsc(0)(3) twiddle_rsc_0_3_adrb {scverify_top rtl twiddle_rsc_0_3_adrb} {}} {DUT twiddle:rsc(0)(4) twiddle_rsc_0_4_qb {scverify_top rtl twiddle_rsc_0_4_qb} {}} {DUT twiddle:rsc(0)(4) twiddle_rsc_0_4_adrb {scverify_top rtl twiddle_rsc_0_4_adrb} {}} {DUT twiddle:rsc(0)(5) twiddle_rsc_0_5_qb {scverify_top rtl twiddle_rsc_0_5_qb} {}} {DUT twiddle:rsc(0)(5) twiddle_rsc_0_5_adrb {scverify_top rtl twiddle_rsc_0_5_adrb} {}} {DUT twiddle:rsc(0)(6) twiddle_rsc_0_6_qb {scverify_top rtl twiddle_rsc_0_6_qb} {}} {DUT twiddle:rsc(0)(6) twiddle_rsc_0_6_adrb {scverify_top rtl twiddle_rsc_0_6_adrb} {}} {DUT twiddle:rsc(0)(7) twiddle_rsc_0_7_qb {scverify_top rtl twiddle_rsc_0_7_qb} {}} {DUT twiddle:rsc(0)(7) twiddle_rsc_0_7_adrb {scverify_top rtl twiddle_rsc_0_7_adrb} {}} {DUT twiddle:rsc(1)(0) twiddle_rsc_1_0_qb {scverify_top rtl twiddle_rsc_1_0_qb} {}} {DUT twiddle:rsc(1)(0) twiddle_rsc_1_0_adrb {scverify_top rtl twiddle_rsc_1_0_adrb} {}} {DUT twiddle:rsc(1)(1) twiddle_rsc_1_1_qb {scverify_top rtl twiddle_rsc_1_1_qb} {}} {DUT twiddle:rsc(1)(1) twiddle_rsc_1_1_adrb {scverify_top rtl twiddle_rsc_1_1_adrb} {}} {DUT twiddle:rsc(1)(2) twiddle_rsc_1_2_qb {scverify_top rtl twiddle_rsc_1_2_qb} {}} {DUT twiddle:rsc(1)(2) twiddle_rsc_1_2_adrb {scverify_top rtl twiddle_rsc_1_2_adrb} {}} {DUT twiddle:rsc(1)(3) twiddle_rsc_1_3_qb {scverify_top rtl twiddle_rsc_1_3_qb} {}} {DUT twiddle:rsc(1)(3) twiddle_rsc_1_3_adrb {scverify_top rtl twiddle_rsc_1_3_adrb} {}} {DUT twiddle:rsc(1)(4) twiddle_rsc_1_4_qb {scverify_top rtl twiddle_rsc_1_4_qb} {}} {DUT twiddle:rsc(1)(4) twiddle_rsc_1_4_adrb {scverify_top rtl twiddle_rsc_1_4_adrb} {}} {DUT twiddle:rsc(1)(5) twiddle_rsc_1_5_qb {scverify_top rtl twiddle_rsc_1_5_qb} {}} {DUT twiddle:rsc(1)(5) twiddle_rsc_1_5_adrb {scverify_top rtl twiddle_rsc_1_5_adrb} {}} {DUT twiddle:rsc(1)(6) twiddle_rsc_1_6_qb {scverify_top rtl twiddle_rsc_1_6_qb} {}} {DUT twiddle:rsc(1)(6) twiddle_rsc_1_6_adrb {scverify_top rtl twiddle_rsc_1_6_adrb} {}} {DUT twiddle:rsc(1)(7) twiddle_rsc_1_7_qb {scverify_top rtl twiddle_rsc_1_7_qb} {}} {DUT twiddle:rsc(1)(7) twiddle_rsc_1_7_adrb {scverify_top rtl twiddle_rsc_1_7_adrb} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_qb {scverify_top rtl twiddle_h_rsc_0_0_qb} {}} {DUT twiddle_h:rsc(0)(0) twiddle_h_rsc_0_0_adrb {scverify_top rtl twiddle_h_rsc_0_0_adrb} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_qb {scverify_top rtl twiddle_h_rsc_0_1_qb} {}} {DUT twiddle_h:rsc(0)(1) twiddle_h_rsc_0_1_adrb {scverify_top rtl twiddle_h_rsc_0_1_adrb} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_qb {scverify_top rtl twiddle_h_rsc_0_2_qb} {}} {DUT twiddle_h:rsc(0)(2) twiddle_h_rsc_0_2_adrb {scverify_top rtl twiddle_h_rsc_0_2_adrb} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_qb {scverify_top rtl twiddle_h_rsc_0_3_qb} {}} {DUT twiddle_h:rsc(0)(3) twiddle_h_rsc_0_3_adrb {scverify_top rtl twiddle_h_rsc_0_3_adrb} {}} {DUT twiddle_h:rsc(0)(4) twiddle_h_rsc_0_4_qb {scverify_top rtl twiddle_h_rsc_0_4_qb} {}} {DUT twiddle_h:rsc(0)(4) twiddle_h_rsc_0_4_adrb {scverify_top rtl twiddle_h_rsc_0_4_adrb} {}} {DUT twiddle_h:rsc(0)(5) twiddle_h_rsc_0_5_qb {scverify_top rtl twiddle_h_rsc_0_5_qb} {}} {DUT twiddle_h:rsc(0)(5) twiddle_h_rsc_0_5_adrb {scverify_top rtl twiddle_h_rsc_0_5_adrb} {}} {DUT twiddle_h:rsc(0)(6) twiddle_h_rsc_0_6_qb {scverify_top rtl twiddle_h_rsc_0_6_qb} {}} {DUT twiddle_h:rsc(0)(6) twiddle_h_rsc_0_6_adrb {scverify_top rtl twiddle_h_rsc_0_6_adrb} {}} {DUT twiddle_h:rsc(0)(7) twiddle_h_rsc_0_7_qb {scverify_top rtl twiddle_h_rsc_0_7_qb} {}} {DUT twiddle_h:rsc(0)(7) twiddle_h_rsc_0_7_adrb {scverify_top rtl twiddle_h_rsc_0_7_adrb} {}} {DUT twiddle_h:rsc(1)(0) twiddle_h_rsc_1_0_qb {scverify_top rtl twiddle_h_rsc_1_0_qb} {}} {DUT twiddle_h:rsc(1)(0) twiddle_h_rsc_1_0_adrb {scverify_top rtl twiddle_h_rsc_1_0_adrb} {}} {DUT twiddle_h:rsc(1)(1) twiddle_h_rsc_1_1_qb {scverify_top rtl twiddle_h_rsc_1_1_qb} {}} {DUT twiddle_h:rsc(1)(1) twiddle_h_rsc_1_1_adrb {scverify_top rtl twiddle_h_rsc_1_1_adrb} {}} {DUT twiddle_h:rsc(1)(2) twiddle_h_rsc_1_2_qb {scverify_top rtl twiddle_h_rsc_1_2_qb} {}} {DUT twiddle_h:rsc(1)(2) twiddle_h_rsc_1_2_adrb {scverify_top rtl twiddle_h_rsc_1_2_adrb} {}} {DUT twiddle_h:rsc(1)(3) twiddle_h_rsc_1_3_qb {scverify_top rtl twiddle_h_rsc_1_3_qb} {}} {DUT twiddle_h:rsc(1)(3) twiddle_h_rsc_1_3_adrb {scverify_top rtl twiddle_h_rsc_1_3_adrb} {}} {DUT twiddle_h:rsc(1)(4) twiddle_h_rsc_1_4_qb {scverify_top rtl twiddle_h_rsc_1_4_qb} {}} {DUT twiddle_h:rsc(1)(4) twiddle_h_rsc_1_4_adrb {scverify_top rtl twiddle_h_rsc_1_4_adrb} {}} {DUT twiddle_h:rsc(1)(5) twiddle_h_rsc_1_5_qb {scverify_top rtl twiddle_h_rsc_1_5_qb} {}} {DUT twiddle_h:rsc(1)(5) twiddle_h_rsc_1_5_adrb {scverify_top rtl twiddle_h_rsc_1_5_adrb} {}} {DUT twiddle_h:rsc(1)(6) twiddle_h_rsc_1_6_qb {scverify_top rtl twiddle_h_rsc_1_6_qb} {}} {DUT twiddle_h:rsc(1)(6) twiddle_h_rsc_1_6_adrb {scverify_top rtl twiddle_h_rsc_1_6_adrb} {}} {DUT twiddle_h:rsc(1)(7) twiddle_h_rsc_1_7_qb {scverify_top rtl twiddle_h_rsc_1_7_qb} {}} {DUT twiddle_h:rsc(1)(7) twiddle_h_rsc_1_7_adrb {scverify_top rtl twiddle_h_rsc_1_7_adrb} {}} {DUT {} vec_rsc_triosy_0_0_lz {scverify_top rtl vec_rsc_triosy_0_0_lz} {}} {DUT {} vec_rsc_triosy_0_1_lz {scverify_top rtl vec_rsc_triosy_0_1_lz} {}} {DUT {} vec_rsc_triosy_0_2_lz {scverify_top rtl vec_rsc_triosy_0_2_lz} {}} {DUT {} vec_rsc_triosy_0_3_lz {scverify_top rtl vec_rsc_triosy_0_3_lz} {}} {DUT {} vec_rsc_triosy_0_4_lz {scverify_top rtl vec_rsc_triosy_0_4_lz} {}} {DUT {} vec_rsc_triosy_0_5_lz {scverify_top rtl vec_rsc_triosy_0_5_lz} {}} {DUT {} vec_rsc_triosy_0_6_lz {scverify_top rtl vec_rsc_triosy_0_6_lz} {}} {DUT {} vec_rsc_triosy_0_7_lz {scverify_top rtl vec_rsc_triosy_0_7_lz} {}} {DUT {} vec_rsc_triosy_1_0_lz {scverify_top rtl vec_rsc_triosy_1_0_lz} {}} {DUT {} vec_rsc_triosy_1_1_lz {scverify_top rtl vec_rsc_triosy_1_1_lz} {}} {DUT {} vec_rsc_triosy_1_2_lz {scverify_top rtl vec_rsc_triosy_1_2_lz} {}} {DUT {} vec_rsc_triosy_1_3_lz {scverify_top rtl vec_rsc_triosy_1_3_lz} {}} {DUT {} vec_rsc_triosy_1_4_lz {scverify_top rtl vec_rsc_triosy_1_4_lz} {}} {DUT {} vec_rsc_triosy_1_5_lz {scverify_top rtl vec_rsc_triosy_1_5_lz} {}} {DUT {} vec_rsc_triosy_1_6_lz {scverify_top rtl vec_rsc_triosy_1_6_lz} {}} {DUT {} vec_rsc_triosy_1_7_lz {scverify_top rtl vec_rsc_triosy_1_7_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_0_0_lz {scverify_top rtl twiddle_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_rsc_triosy_0_1_lz {scverify_top rtl twiddle_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_rsc_triosy_0_2_lz {scverify_top rtl twiddle_rsc_triosy_0_2_lz} {}} {DUT {} twiddle_rsc_triosy_0_3_lz {scverify_top rtl twiddle_rsc_triosy_0_3_lz} {}} {DUT {} twiddle_rsc_triosy_0_4_lz {scverify_top rtl twiddle_rsc_triosy_0_4_lz} {}} {DUT {} twiddle_rsc_triosy_0_5_lz {scverify_top rtl twiddle_rsc_triosy_0_5_lz} {}} {DUT {} twiddle_rsc_triosy_0_6_lz {scverify_top rtl twiddle_rsc_triosy_0_6_lz} {}} {DUT {} twiddle_rsc_triosy_0_7_lz {scverify_top rtl twiddle_rsc_triosy_0_7_lz} {}} {DUT {} twiddle_rsc_triosy_1_0_lz {scverify_top rtl twiddle_rsc_triosy_1_0_lz} {}} {DUT {} twiddle_rsc_triosy_1_1_lz {scverify_top rtl twiddle_rsc_triosy_1_1_lz} {}} {DUT {} twiddle_rsc_triosy_1_2_lz {scverify_top rtl twiddle_rsc_triosy_1_2_lz} {}} {DUT {} twiddle_rsc_triosy_1_3_lz {scverify_top rtl twiddle_rsc_triosy_1_3_lz} {}} {DUT {} twiddle_rsc_triosy_1_4_lz {scverify_top rtl twiddle_rsc_triosy_1_4_lz} {}} {DUT {} twiddle_rsc_triosy_1_5_lz {scverify_top rtl twiddle_rsc_triosy_1_5_lz} {}} {DUT {} twiddle_rsc_triosy_1_6_lz {scverify_top rtl twiddle_rsc_triosy_1_6_lz} {}} {DUT {} twiddle_rsc_triosy_1_7_lz {scverify_top rtl twiddle_rsc_triosy_1_7_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_0_lz {scverify_top rtl twiddle_h_rsc_triosy_0_0_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_1_lz {scverify_top rtl twiddle_h_rsc_triosy_0_1_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_2_lz {scverify_top rtl twiddle_h_rsc_triosy_0_2_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_3_lz {scverify_top rtl twiddle_h_rsc_triosy_0_3_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_4_lz {scverify_top rtl twiddle_h_rsc_triosy_0_4_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_5_lz {scverify_top rtl twiddle_h_rsc_triosy_0_5_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_6_lz {scverify_top rtl twiddle_h_rsc_triosy_0_6_lz} {}} {DUT {} twiddle_h_rsc_triosy_0_7_lz {scverify_top rtl twiddle_h_rsc_triosy_0_7_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_0_lz {scverify_top rtl twiddle_h_rsc_triosy_1_0_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_1_lz {scverify_top rtl twiddle_h_rsc_triosy_1_1_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_2_lz {scverify_top rtl twiddle_h_rsc_triosy_1_2_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_3_lz {scverify_top rtl twiddle_h_rsc_triosy_1_3_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_4_lz {scverify_top rtl twiddle_h_rsc_triosy_1_4_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_5_lz {scverify_top rtl twiddle_h_rsc_triosy_1_5_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_6_lz {scverify_top rtl twiddle_h_rsc_triosy_1_6_lz} {}} {DUT {} twiddle_h_rsc_triosy_1_7_lz {scverify_top rtl twiddle_h_rsc_triosy_1_7_lz} {}} {OutputCompare complete complete-TRANS# {scverify_top user_tb complete_comp _compare_cnt_sig} blue} {OutputCompare complete complete-GOLDEN {scverify_top user_tb complete_comp _golden_sig} {}} {OutputCompare complete complete-DUT {scverify_top user_tb complete_comp _dut_sig} {}} {OutputCompare complete complete-ERR# {scverify_top user_tb complete_comp _error_cnt_sig} red} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
