set_property PACKAGE_PIN U22 [get_ports PHY_TX_CLK]
set_property IOSTANDARD HSTL_I_18 [get_ports PHY_TX_CLK]
set_property PACKAGE_PIN U21 [get_ports PHY_RX_CLK]
set_property IOSTANDARD HSTL_I_18 [get_ports PHY_RX_CLK]
set_property PACKAGE_PIN V18 [get_ports PHY_RESET_B]
set_property IOSTANDARD LVCMOS18 [get_ports PHY_RESET_B]
set_property PACKAGE_PIN U14 [get_ports PHY_RX_CTRL]
set_property IOSTANDARD HSTL_I_18 [get_ports PHY_RX_CTRL]
set_property PACKAGE_PIN V14 [get_ports {PHY_RXD[3]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {PHY_RXD[3]}]
set_property PACKAGE_PIN V16 [get_ports {PHY_RXD[2]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {PHY_RXD[2]}]
set_property PACKAGE_PIN V17 [get_ports {PHY_RXD[1]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {PHY_RXD[1]}]
set_property PACKAGE_PIN U17 [get_ports {PHY_RXD[0]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {PHY_RXD[0]}]




