// Seed: 441062081
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_6 = -1'b0;
  assign id_2 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  logic [7:0][1 'b0] id_6;
  wire id_7;
  assign id_5 = id_4;
  assign id_6 = 1 * 1;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6
  );
endmodule
