0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/NOT Gate/NOT_Gate.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/NOT Gate/NOT_Gate.srcs/sim_1/new/Test_Bench.v,1756844517,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/NOT Gate/NOT_Gate.srcs/sources_1/new/NOT_Gate.v,1756844503,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/NOT Gate/NOT_Gate.srcs/sim_1/new/Test_Bench.v,,NOT_Gate,,,,,,,,
