// Seed: 2902276429
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output id_0
    , id_4,
    input logic id_1,
    output id_2,
    output logic id_3
);
  assign id_4 = 1;
  supply0 id_5 = id_5[1];
  type_0 id_6 (
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1'b0),
      .id_3(id_0 - id_1),
      .id_4(id_0),
      .id_5(1)
  );
  logic id_7;
  assign id_4 = 1;
  logic id_8;
endmodule
