{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608578814518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608578814527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 13:26:54 2020 " "Processing started: Mon Dec 21 13:26:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608578814527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608578814527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller -c Servo_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller -c Servo_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608578814527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608578814865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608578814866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_Controller " "Found entity 1: Servo_Controller" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608578822506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608578822506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Servo_Controller " "Elaborating entity \"Servo_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608578822539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(13) " "Verilog HDL assignment warning at Top.v(13): truncated value with size 32 to match size of target (8)" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608578822544 "|Servo_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(17) " "Verilog HDL assignment warning at Top.v(17): truncated value with size 32 to match size of target (1)" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608578822545 "|Servo_Controller"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608578823064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608578823545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608578823545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[0\] " "No output dependent on input pin \"adc\[0\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[1\] " "No output dependent on input pin \"adc\[1\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[2\] " "No output dependent on input pin \"adc\[2\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[3\] " "No output dependent on input pin \"adc\[3\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[4\] " "No output dependent on input pin \"adc\[4\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[5\] " "No output dependent on input pin \"adc\[5\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[6\] " "No output dependent on input pin \"adc\[6\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc\[7\] " "No output dependent on input pin \"adc\[7\]\"" {  } { { "Top.v" "" { Text "E:/Proyectos/FPGA - Verilog/Servo_Controller/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608578823646 "|Servo_Controller|adc[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608578823646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608578823647 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608578823647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608578823647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608578823647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608578823710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 13:27:03 2020 " "Processing ended: Mon Dec 21 13:27:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608578823710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608578823710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608578823710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608578823710 ""}
