[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TUSB8020BIPHP production of TEXAS INSTRUMENTS from the text:Personal\nComputerUSB 3.0\nHDD\nUSB 3.0\nHub\nUSB 2.0 Connection\nUSB 3.0 ConnectionUSB 3.0 Hub\nUSB 3.0 DeviceUSB 2.0 Device\nUSB 1.x DeviceUSB 1.x ConnectionUSB 3.0\nHDD\nUSB 2.0\nBlurayUSB 2.0\nHubUSB 2.0\nWebcam\nUSB 1.1\nMouseUSB 2.0\nHDDTUSB8020B\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017\nTUSB8020B Two-Port USB3.0Hub\n11Features\n1•Two-Port USB 3.0Compliant Hub, USBIF\nTID#330000057\n•USB 2.0Hub Features\n–Multi-Transaction Translator (MTT) Hub: Two\nTransaction Translators\n–Four Asynchronous Endpoint Buffers Per\nTransaction Translator\n•Supports Battery Charging\n–CDP Mode (Upstream Port Connected)\n–DCP Mode (Upstream Port Unconnected)\n–DCP Mode Complies With Chinese\nTelecommunications Industry Standard YD/T\n1591-2009\n•Support D+/D –Divider Mode\n•Supports Operation asaUSB 3.0orUSB 2.0\nCompound Device\n•PerPort orGanged Power Switching and\nOvercurrent Notification Inputs\n•OTP ROM, Serial EEPRO,M orI2C/SMBus Slave\nInterface forCustom Configurations:\n–VIDandPID\n–Port Customizations\n–Manufacturer andProduct Strings (not byOTP\nROM)\n–Serial Number (not byOTP ROM)\n•Application Feature Selection Using Terminal\nSelection orEEPROM/ orI2C/SMBus Slave\nInterface\n•Provides 128-Bit Universally Unique Identifier\n(UUID)\n•Supports On-Board andIn-System OTP/EEPROM\nProgramming Through theUSB 2.0Upstream\nPort\n•Single Clock Input, 24-MHz Crystal orOscillator\n•NoSpecial Driver Requirements; Works\nSeamlessly onanyOperating System With USB\nStack Support\n•48-Pin HTQFP Package (PHP)\n2Applications\n•Computer Systems\n•Docking Stations\n•Monitors\n•Set-Top Boxes3Description\nThe TUSB8020B isatwo-port USB 3.0compliant\nhub. Itprovides simultaneous SuperSpeed USB and\nhigh-speed/full-speed connections ontheupstream\nport and provides SuperSpeed USB, high-speed, full-\nspeed, orlow-speed connections onthedownstream\nports. When theupstream port isconnected toan\nelectrical environment that only supports high-speed\norfull-speed/low-speed connections, SuperSpeed\nUSB connectivity isdisabled onthe downstream\nports. When theupstream port isconnected toan\nelectrical environment that only supports full-\nspeed/low-speed connections, SuperSpeed USB and\nhigh-speed connectivity are disabled on the\ndownstream ports.\nThe TUSB8020B supports perport organged power\nswitching andovercurrent protection.\nAnindividually port power controlled hub switches\npower onorofftoeach downstream port as\nrequested bytheUSB host. Also when anindividually\nport power controlled hub senses anovercurrent\nevent, only power totheaffected downstream port\nwillbeswitched off.\nAganged hub switches on power toallits\ndownstream ports when power isrequired tobeon\nforany port. The power tothedownstream ports is\nnotswitched offunless allports areinastate that\nallows power toberemoved. Also when aganged\nhub senses anovercurrent event, power toall\ndownstream ports willbeswitched off.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTUSB8020B HTQFP (48) 7.00 mm×7.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n2TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 2\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 6\n7.1 Absolute Maximum Ratings ..................................... 6\n7.2 ESD Ratings .............................................................. 6\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information .................................................. 6\n7.5 3.3-V I/OElectrical Characteristics ........................... 7\n7.6 Power-Up Timing Requirements ............................... 7\n7.7 Hub Input Supply Current ......................................... 8\n8Detailed Description .............................................. 9\n8.1 Overview ................................................................... 9\n8.2 Functional Block Diagram ......................................... 9\n8.3 Feature Description ................................................... 98.4 Device Functional Modes ........................................ 12\n8.5 Register Maps ......................................................... 13\n9Application andImplementation ........................ 25\n9.1 Application Information ............................................ 25\n9.2 Typical Application .................................................. 25\n10Power Supply Recommendations ..................... 30\n10.1 Power Supply ........................................................ 30\n10.2 Downstream Port Power ....................................... 30\n10.3 Ground .................................................................. 30\n11Layout ................................................................... 31\n11.1 Layout Guidelines ................................................. 31\n11.2 Layout Example .................................................... 32\n12Device andDocumentation Support ................. 34\n12.1 Community Resources .......................................... 34\n12.2 Trademarks ........................................................... 34\n12.3 Electrostatic Discharge Caution ............................ 34\n12.4 Glossary ................................................................ 34\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 34\n4Revision History\nChanges from Revision B(March 2017) toRevision C Page\n•Added SMBUS Programming current totheHub Input Supply Current table ........................................................................ 8\n•Added Note totheSMBus Slave Operation section ............................................................................................................ 12\nChanges from Revision A(July 2014) toRevision B Page\n•Replaced theAbsolute Maximum Ratings table ..................................................................................................................... 6\nChanges from Original (July 2004) toRevision A Page\n•Changed device status toproduction data ............................................................................................................................ 1\n5Description (continued)\nThe TUSB8020B downstream ports provide support forbattery charging applications byproviding battery\ncharging connected downstream port (CDP) handshaking support. Italso supports adedicated charging port\n(DCP) mode when theupstream port isnotconnected. The DCP mode supports USB devices which support the\nUSB Battery Charging andtheChinese Telecommunications Industry Standard YD/T 1591-2009. Inaddition, an\nautomatic mode provides transparent support forBCdevices and devices supporting Divider Mode charging\nsolutions when theupstream port isunconnected.\nThe TUSB8020B provides terminal strap configuration forsome features including battery charging support, and\nalso provides customization though OTP ROM, I2CEEPROM orthrough anI2C/SMBus slave interface forPID,\nVID, and custom port and phy configurations. Custom string support isalso available when using anI2C\nEEPROM ortheI2C/SMBus slave interface.\nThe device isavailable ina48-pin HTQFP package and isoffered inacommercial version (TUSB8020B) for\noperation over thetemperature range of0°Cto70°Cand inanindustrial version (TUSB8020BI) foroperation\nover thetemperature range of–40°Cto85°C.\nFULLPWRMGMTz / SMBA1 / SS_UP GANGED / SMBA2 / HS_UP VDD VDD33 USB_SSRXP_UP USB_SSRXM_UP VDD USB_SSTXP_UP USB_SSTXM_UP USB_DM_UP USB_DP_UP VDD33\n36 35 34 33 32 31 30 29 28 27 26 25\nVDD33 37 24 USB_R1\nXI 38 23 VDD33\nXO 39 22 SMBUSz / SS_DN2\nVDD33 40 21 PWRCTL_POL / SS_DN1\nUSB_DP_DN1 41 20 USB_SSRXM_DN2\nUSB_DM_DN1 42 19 USB_SSRXP_DN2\nUSB_SSTXP_DN1 43 18 VDD\nUSB_SSTXM_DN1 44 17 USB_SSTXM_DN2\nVDD 45 16 USB_SSTXP_DN2\nUSB_SSRXP_DN1 46 15 USB_DM_DN2\nUSB_SSRXM_DN1 47 14 USB_DP_DN2\nVDD33 48 13 VDD33\n1 2 3 4 5 6 7 8 9 10 11 12\nVDD\nSCL / SMBCLK SDA / SMBDAT\nPWRCTL1 / BATEN1OVERCUR1z\nPWRCTL2 / BATEN2VDD33\nOVERCUR2zUSB_VBUSTESTGRSTZVDDThermal Pad\n3TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated6PinConfiguration andFunctions\nPHP Package\n36Pin(HTQFP)\n(Top View)\n4TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nCLOCK AND RESET SIGNALS\nGRSTz 11I\nPUGlobal power reset. This reset brings alloftheTUSB8020B internal registers totheir default states. When GRSTz isasserted,\nthedevice iscompletely nonfunctional.\nXI 38 ICrystal input. This terminal isthecrystal input fortheinternal oscillator. The input may alternately bedriven bytheoutput ofan\nexternal oscillator. When using acrystal a1-MΩfeedback resistor isrequired between XIandXO.\nXO 39 OCrystal output. This terminal isthecrystal output fortheinternal oscillator. IfXIisdriven byanexternal oscillator thispinmay be\nleftunconnected. When using acrystal a1-MΩfeedback resistor isrequired between XIandXO.\nUSB UPSTREAM SIGNALS\nUSB_SSTXP_UP 29 O USB SuperSpeed transmitter differential pair(positive)\nUSB_SSTXM_UP 28 O USB SuperSpeed transmitter differential pair(negative)\nUSB_SSRXP_UP 32 I USB SuperSpeed receiver differential pair(positive)\nUSB_SSRXM_UP 31 I USB SuperSpeed receiver differential pair(negative)\nUSB_DP_UP 26 I/O USB high-speed differential transceiver (positive)\nUSB_DM_UP 27 I/O USB high-speed differential transceiver (negative)\nUSB_R1 24 I Precision resistor reference. A9.53-kΩ±1%resistor should beconnected between USB_R1 andGND.\nUSB_VBUS 9 IUSB upstream port power monitor. The VBUS detection requires avoltage divider. The signal USB_VBUS must beconnected to\nVBUS through a90.9-kΩ±1%resistor, andtoground through a\n10-kΩ±1%resistor from thesignal toground.\nUSB DOWNSTREAM SIGNALS\nUSB_SSTXP_DN1 43 O USB SuperSpeed transmitter differential pair(positive) downstream port 1.\nUSB_SSTXM_DN1 44 O USB SuperSpeed transmitter differential pair(negative) downstream port 1.\nUSB_SSRXP_DN1 46 I USB SuperSpeed receiver differential pair(positive) downstream port 1.\nUSB_SSRXM_DN1 47 I USB SuperSpeed receiver differential pair(negative) downstream port 1.\nUSB_DP_DN1 41 I/O USB high-speed differential transceiver (positive) downstream port 1.\nUSB_DM_DN1 42 I/O USB high-speed differential transceiver (negative) downstream port 1.\nPWRCTL1/BATEN1 4I/O\nPDUSB port 1power-on control fordownstream power orbattery charging enable. The terminal isused forcontrol ofthe\ndownstream power switch forPort 1.\nInaddition, thevalue oftheterminal issampled atthedeassertion ofreset todetermine thevalue ofthebattery charging\nsupport forPort 1asindicated intheBattery Charging Support register.\n0=Battery charging notsupported\n1=Battery charging supported\nOVERCUR1z 5I\nPUUSB DSport 1overcurrent detection input. This terminal isused toconnect theover current output ofthedownstream port\npower switch forport 1.\n0=Anovercurrent event hasoccurred\n1=Anovercurrent event hasnotoccurred\nIfpower management isenabled, theexternal circuitry needed should bedetermined bythepower switch. Inganged mode,\neither OVERCUR1z orOVERCUR2z canbeused. Inganged mode, theovercurrent willbereported asahubevent instead ofa\nport event.\nUSB_SSTXP_DN2 16 O USB SuperSpeed transmitter differential pair(positive) downstream port 2.\nUSB_SSTXM_DN2 17 O USB SuperSpeed transmitter differential pair(negative) downstream port 2.\nUSB_SSRXP_DN2 19 I USB SuperSpeed receiver differential pair(positive) downstream port 2.\nUSB_SSRXM_DN2 20 I USB SuperSpeed receiver differential pair(negative) downstream port 2.\nUSB_DP_DN2 14 I/O USB high-speed differential transceiver (positive) downstream port 2.\nUSB_DM_DN2 15 I/O USB high-speed differential transceiver (negative) downstream port 2.\nPWRCTL2/BATEN2 6I/O\nPDPower-on control /battery charging enable fordownstream port 2.This terminal isused forcontrol ofthedownstream power\nswitch forport 2.\nThe value oftheterminal issampled atthedeassertion ofreset todetermine thevalue ofthebattery charging support forport 2\nasindicated intheBattery Charging Support register.\n0=Battery charging notsupported\n1=Battery charging supported\nOVERCUR2z 8I\nPUOvercurrent detection fordownstream port 2.This terminal isused toconnect theover current output ofthedownstream port\npower switch forport 2.\n0=Anovercurrent event hasoccurred\n1=Anovercurrent event hasnotoccurred\nIfpower management isenabled, theexternal circuitry needed should bedetermined bythepower switch. Inganged mode\neither OVERCUR1z orOVERCUR2z canbeused. Inganged mode theovercurrent willbereported asahubevent instead ofa\nport event.\n5TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nI2C/SMBUS SIGNALS\nSCL/SMBCLK 2I/O\nPDI2Cclock/SMBus clock. Function ofterminal depends onthesetting oftheSMBUSz input.\nWhen SMBUSz =1,thisterminal acts astheserial clock interface foranI2CEEPROM.\nWhen SMBUSz =0,thisterminal acts astheserial clock interface foranSMBus host.\nThis pinmust bepulled uptousetheOTP ROM.\nCan beleftunconnected ifexternal interface notimplemented.\nSDA/SMBDAT 3I/O\nPDI2Cdata/SMBus data. Function ofterminal depends onthesetting oftheSMBUSz input.\nWhen SMBUSz =1,thisterminal acts astheserial data interface foranI2CEEPROM.\nWhen SMBUSz =0,thisterminal acts astheserial data interface foranSMBus host.\nThis pinmust bepulled uptousetheOTP ROM.\nCan beleftunconnected ifexternal interface notimplemented.\nTEST AND MISCELLANEOUS SIGNALS\nSMBUSz/SS_DN2 22I\nPUSMBUS mode /SuperSpeed USB Status fordownstream port 2\nThe value oftheterminal issampled atthedeassertion ofreset toenable I2CorSMBus mode.\n0=SMBus mode selected\n1=I2Cmode selected\nAfter reset, thissignal indicates theSuperSpeed USB connection status ofdownstream port 2.Avalue of1indicates the\nconnection isSuperSpeed USB.\nPWRCTL_POL/SS_DN1 21I/O\nPDPower control polarity /SuperSpeed USB status fordownstream port 1.\nThe value oftheterminal issampled atthedeassertion ofreset tosetthepolarity ofPWRCTL[2:1].\n0=PWRCTL polarity isactive high.\n1=PWRCTL polarity isactive low.\nAfter reset, thissignal indicates theSuperSpeed USB connection status ofdownstream port 1.Avalue of1indicates the\nconnection isSuperSpeed USB.\nGANGED/SMBA2/\nHS_UP35I\nPUGanged operation enable/SMBus address bit2/high-speed status forupstream port\nThe value oftheterminal issampled atthedeassertion ofreset tosetthepower switch andover current detection mode as\nfollows:\n0=Individual power control supported when power switching isenabled.\n1=Power control gangs supported when power switching isenabled.\nWhen SMBus mode isenabled using SMBUSz, thisterminal sets thevalue oftheSMBus slave address bit2.SMBus slave\naddress bits2and3arealways 1fortheTUSB8020B.\nAfter reset, thissignal indicates thehigh-speed USB connection status oftheupstream port. Avalue of1indicates theupstream\nport isconnected toahigh-speed USB capable port.\nFULLPWRMGMTz/\nSMBA1/SS_UP36 I,PUFullpower management enable/ SMBus Address bit1/Super-Speed USB status forupstream port\nThe value oftheterminal issampled atthedeassertion ofreset tosetthepower switch control follows:\n0=Power switching supported\n1=Power switching notsupported\nFullpower management istheability tocontrol power tothedownstream ports oftheTUSB8020B using\nPWRCTL[2:1]/BATEN[2:1].\nWhen SMBus mode isenabled using SMBUSz, thisterminal sets thevalue oftheSMBus slave address bit1.SMBus slave\naddress bit3isalways 1fortheTUSB8020B.\nCan beleftunconnected iffullpower management andSMBus arenotimplemented.\nAfter reset, thissignal indicates theSuperSpeed USB connection status oftheupstream port. Avalue of1indicates the\nupstream port isconnected toaSuperSpeed USB capable port.\nTEST 10I\nPDTEST mode enable. When thisterminal isasserted high atreset enables testmode. This terminal isreserved forfactory use. It\nisrecommended topull-down thisterminal toground.\nPOWER AND GROUND SIGNALS\nVDD1,12,18,30,\n34,45PWR 1.1-V power rail\nVDD337,13,23,25,\n33,37,40,48PWR 3.3-V power rail\nGND PAD — Ground\n6TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nSupply Voltage RangeVDDSteady-state supply voltage –0.3 1.4 V\nVDD33 Steady-state supply voltage –0.3 3.8 V\nVoltage RangeUSB_SSRXP_UP, USB_SSRXN_UP, USB_SSRXP_DN[4:1],\nUSB_SSRXN_DP[4:1] andUSB_VBUS terminals-0.3 1.4 V\nXIterminals -0.3 2.45 V\nAllother terminals -0.3 3.8 V\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)–2000 2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)–500 500\n(1) A1.05-V, 1.1-V, or1.2-V supply may beused aslong asminimum andmaximum supply conditions aremet.7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD(1)1.1-V supply voltage 0.99 1.1 1.26 V\nVDD33 3.3-V supply voltage 3 3.3 3.6 V\nUSB_VBUS Voltage atUSB_VBUS PAD 0 1.155 V\nTA Operating free-air temperature rangeTUSB8020B 0 25 70\n°C\nTUSB8020BI –40 25 85\nTJ Operating junction temperature range –40 25 105 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TUSB8020B\nUNIT PHP\n48PINS\nRθJA Junction-to-ambient thermal resistance 31.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 16.1 °C/W\nRθJB Junction-to-board thermal resistance 13 °C/W\nψJT Junction-to-top characterization parameter 0.5 °C/W\nψJB Junction-to-board characterization parameter 12.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 °C/W\n \n Thd_io  Tsu_io Td1 Td2\nGRSTz\nVDD33\nVDD\nMISC_IO\n7TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated(1) Applies toexternal inputs andbidirectional buffers\n(2) Applies toexternal outputs andbidirectional buffers\n(3) Applies toGRSTz\n(4) Applies topins with internal pullups/pulldowns\n(5) Applies toexternal input buffers7.5 3.3-V I/OElectrical Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER OPERATION TEST CONDITIONS MIN TYP MAX UNIT\nVIH High-level input voltage(1)VDD33 2 VDD33 V\nVIL Low-level input voltage(1)VDD33 0 0.8 V\nVI Input voltage 0 VDD33 V\nVO Output voltage(2)0 VDD33 V\ntt Input transition time (triseandtfall) 0 25 ns\nVhys Input hysteresis(3) 0.13 ×\nVDD33V\nVOH High-level output voltage VDD33 IOH=–4mA 2.4 V\nVOL Low-level output voltage VDD33 IOL=4mA 0.4 V\nIOZ High-impedance, output current(2)VDD33 VI=0toVDD33 ±20 µA\nIOZPHigh-impedance, output current with\ninternal pullup orpulldown resistor(4) VDD33 VI=0toVDD33 ±225 µA\nII Input current(5)VDD33 VI=0toVDD33 ±15 µA\n(1) Miscellaneous pins sampled atdeassertion ofGRSTZ: FULLPWRMGMTz, GANGED, PWRCTL_POL, SMBUSz, BATEN1, andBATEN27.6 Power-Up Timing Requirements\nMIN TYP MAX UNIT\ntd1 VDD33 stable before VDDstable. Notiming relationship between VDD33 andVDD 0 ms\ntd2 VDDandVDD33 stable before deassertion ofGRSTZ. 3 ms\ntsu_io Setup forMISC inputs sampled atthedeassertion ofGRSTZ(1)0.1 µs\nthd_io Hold forMISC inputs sampled atthedeassertion ofGRSTZ.(1)0.1 µs\ntVDD33_RAMP VDD33 supply ramp requirements 0.2 100 ms\ntVDD_RAMP VDDsupply ramp requirements 0.2 100 ms\nFigure 1.Power-Up Timing Requirements\n8TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated7.7 Hub Input Supply Current\nTypical values measured atTA=25°C\nPARAMETERVDD33 VDD11\nUNIT\n3.3V 1.1V\nLOW-POWER MODES\nPower-on (after reset) 5 39 mA\nDisconnect from host 5 39 mA\nSuspend (USB2 host) 5 39 mA\nSuspend (USB3 host) 6 40 mA\nACTIVE MODES (USSTATE /DSSTATE)\n3.0host /1SSdevice andhubinU1 50 218 mA\n3.0host /1SSdevice andhubinU0 50 342 mA\n3.0host /2SSdevices andhubinU1 50 284 mA\n3.0host /2SSdevices andhubinU0 50 456 mA\n3.0host /1SSand1HSdevice inU1 92 242 mA\n3.0host /1SSand1HSdevice inU0 93 364 mA\n2.0host /1HSdevice active 48 71 mA\n2.0host /2HSdevices active 60 80 mA\nSMBUS Programming current 79 225 mA\nVBUS\nDetect\nSuperSpeed Hub USB 2.0 HubUSB_DP_UPUSB_SSRXP\n_UPUSB_SSRXM_UP USB_SSTXP\n_UPUSB_SSTXM\n_UPUSB_DM_UP\nUSB_SSRXP\n_DN1USB_SSRXM\n_DN1USB_SSTXP\n_DN1USB_SSTXM\n_DN1USB_SSRXP\n_DN2USB_SSRXM\n_DN2USB_SSTXP\n_DN2USB_SSTXM\n_DN2USB_DP_DN1USB_DM_DN1 USB_DP_DN2USB_DM_DN2OscilatorUSB_R1USB_VBUS\nXI\nXO\nClock\nand\nReset\nDistribution\nControl\nRegistersGPIO\nI2C\nSMBUSPower\nDistributionVDD33\nVSS\nGRSTn\nSCL/SMBCLK\nSDA/SMDATSMBUSz/SS_DN2\nPWRCTL1/BATEN1OVERCUR1z\nPWRCTL2/BATEN2OVERCUR2zPWRCTL_POL/SS_DN1GANGED/SMBA2/HS_UP\nFULLPWRMGMTz/SMBA1/SS_UPVDD\nTEST\nCopyright © 2017, Texas Instruments Incorporated\n9TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TUSB8020B isatwo-port USB 3.0compliant hub. Itprovides simultaneous SuperSpeed USB andhigh-\nspeed/full-speed connections ontheupstream port and provides SuperSpeed USB, high-speed, full-speed,\norlow-speed connections onthedownstream ports. When theupstream port isconnected toanelectrical\nenvironment that only supports high-speed orfull-speed/low-speed connections, SuperSpeed USB\nconnectivity isdisabled onthedownstream ports. When theupstream port isconnected toanelectrical\nenvironment that only supports full-speed/low-speed connections, SuperSpeed USB and high-speed\nconnectivity aredisabled onthedownstream ports.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Battery Charging Features\nThe TUSB8020B provides support forbattery charging. Battery charging support may beenabled onaperport\nbasis through theREG_6h(batEn[1:0]).\nBattery charging support includes both charging downstream port (CDP) and dedicated charging port (DCP)\nmodes. The DCP mode iscompliant with theChinese Telecommunications Industry Standard YD/T 1591-2009.\nInaddition tostandard DCP mode, theTUSB8020B provides amode (AUTOMODE) which automatically\nprovides support forDCP devices and devices that support custom charging indication. AUTOMODE isenabled\nbydefault. When inAUTOMODE, theport automatically switches between adivider mode and theDCP mode\ndepending ontheportable device connected. The divider mode places afixed DCvoltage ontheports DPand\nDM signals which allows some devices toidentify thecapabilities ofthecharger. The default divider mode\nindicates support forupto5W.The divider mode canbeconfigured toreport ahigh-current setting (upto10W)\nthrough REG_Ah(HiCurAcpModeEn). When AUTOMODE isenabled, theCDP mode isnotfunctional. CDP\nmode cannotbeused when AUTOMODE isenabled.\n10TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedFeature Description (continued)\nThe battery charging mode foreach port depends onthestate ofReg_6h(batEn[n]), thestatus oftheVBUS\ninput, andthestate ofREG_Ah(autoModeEnz) upstream port, asidentified inTable 1.Battery charging canalso\nbeenabled through thePWRCTL1/BATEN1 andPWRCTL2/BATEN2 pins.\n(1) Auto-mode automatically selects divider-mode orDCP mode.\n(2) Divider mode canbeconfigured forhigh-current mode through register orOTP settings.\n(3) USB device isUSB Battery Charging Specification Revision 1.2Compliant\n(4) USB device isChinese Telecommunications Industry Standard YD/T 1591-2009Table 1.TUSB8020B Battery Charging Modes\nbatEn[n] VBUS autoModeEnzBCMode Port x\n(x=n+1)\n0 Don’tcare Don’tcare Don’tcare\n1<4V0 Automode(1)(2)\n1 DCP(3)(4)\n>4V 1 CDP(3)\n8.3.2 USB Power Management\nThe TUSB8020B can beconfigured forpower switched applications using either per-port organged power-\nenable controls andover-current status inputs.\nPower switch support isenabled byREG_5h(fullPwrMgmtz) and theper-port organged mode isconfigured by\nREG_5h(ganged). Itcanalso beenabled through theFULLPWRMGMTz pin.Also ganged orindividual control\ncanbecontrolled bytheGANGED pin.\nThe TUSB8020B supports both active-high and active-low power-enable controls. The PWRCTL[2:1] polarity is\nconfigured byREG_Ah(pwrctlPol). The polarity canalso beconfigured bythePWRCTL_POL pin.\n8.3.3 One-Time Programmable (OTP) Configuration\nThe TUSB8020B allows device configuration through OTP non-volatile memory (OTP). The programming ofthe\nOTP issupported using vendor-defined USB device requests. Fordetails using theOTP features, contact your TI\nrepresentative.\nTable 2provides alistfeatures which may beconfigured using theOTP. The bitfield section inTable 2shows\nwhich features can becontrolled byOTP ROM. The bitsnotlisted inthetable arenotaccessible bytheOTP\nROM.\nTable 2.OTP Configurable Features\nCONFIGURATION REGISTER OFFSET BITFIELD DESCRIPTION\nREG_01h [7:0] Vendor IDLSB\nREG_02h [7:0] Vendor IDMSB\nREG_03h [7:0] Product IDLSB\nREG_04h [7:0] Product IDMSB\nREG_07h [0]Port removable configuration fordownstream ports 1.OTP configuration is\ninverse ofrmbl[1:0], thatis:\n1=Notremovable\n0=Removable\nREG_07h [1]Port removable configuration fordownstream ports 2.OTP configuration is\ninverse ofrmbl[1:0], thatis:\n1=Notremovable\n0=Removable\nREG_0Ah [1] Automode enable\nREG_0Ah [4] High-current divider mode enable.\nREG_F2h [3:1] USB power switch power-on delay.\nCopyright © 2017, Texas Instruments Incorporated\n11TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.3.4 Clock Generation\nThe TUSB8020B accepts acrystal input todrive aninternal oscillator oranexternal clock source. Ifacrystal is\nused, a1-MΩshunt resistor isrequired. Keep theXIand XOtraces asshort aspossible and away from any\nswitching leads tominimize noise coupling.\nFigure 2.TUSB8020B Clock\n8.3.4.1 Crystal Requirements\nThe crystal must befundamental mode with load capacitance of12to24pFand frequency stability rating of\n±100 PPM orbetter. Toensure proper startup oscillation condition, TIrecommends amaximum crystal\nequivalent series resistance (ESR) of50Ω.Aparallel load capacitor should beused ifacrystal source isused.\nThe exact load capacitance value used depends onthecrystal vendor. Refer toapplication note Selection and\nSpecification ofCrystals forTexas Instruments USB 2.0Devices (SLLA122 )fordetails onhow todetermine the\nload capacitance value.\n8.3.4.2 Input Clock Requirements\nWhen using anexternal clock source such asanoscillator, thereference clock should have a±100 PPM or\nbetter frequency stability and have less than 50-ps absolute peak-to-peak jitter orless than 25-ps peak-to-peak\njitter after applying theUSB 3.0jitter transfer function. XIshould betiedtothe1.8-V clock source andXOshould\nbeleftfloating.\n8.3.5 Power-Up andReset\nThe TUSB8020B does nothave specific power sequencing requirements with respect totheVDD orVDD33\npower rails. The VDD orVDD33 power rails may bepowered upforanindefinite period oftime while theother is\nnotpowered upifallofthese constraints aremet:\n•Allmaximum ratings andrecommended operating conditions areobserved.\n•Allwarnings about exposure tomaximum rated and recommended conditions areobserved, particularly\njunction temperature. These apply topower transitions aswell asnormal operation.\n•Bus contention while VDD33 ispowered-up must belimited to100 hours over theprojected lifetime ofthe\ndevice.\n•Bus contention while VDD33 ispowered-down may violate theabsolute maximum ratings.\nAsupply bus ispowered upwhen thevoltage iswithin therecommended operating range. Asupply bus is\npowered down when itisbelow thatrange, either stable orintransition.\nAminimum reset duration of3msisrequired, which isdefined asthetime when thepower supplies areinthe\nrecommended operating range tothedeassertion ofGRSTz. This canbegenerated using programmable-delay\nsupervisory device orusing anRCcircuit.\n12TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 External Configuration Interface\nThe TUSB8020B supports aserial interface forconfiguration register access. The device may beconfigured by\nanattached I2CEEPROM oraccessed asaslave byaSMBus-capable host controller. The external interface is\nenabled when both theSCL/SMBCLK and SDA/SMBDAT terminals arepulled upto3.3Vatthedeassertion of\nreset. The mode, I2Cmaster, orSMBus slave isdetermined bythestate ofSMBUSz/SS_DN2 terminal atreset.\n8.4.2 I2CEEPROM Operation\nThe TUSB8020B supports asingle-master, standard mode (100 kbit/s) connection toadedicated I2CEEPROM\nwhen theI2Cinterface mode isenabled. InI2Cmode, theTUSB8020B reads thecontents oftheEEPROM atbus\naddress 1010000b using 7-bit addressing starting ataddress 0.\nIfthevalue oftheEEPROM contents atbyte 00h equals 55h, theTUSB8020B loads theconfiguration registers\naccording totheEEPROM map. Ifthefirstbyte isnot55h, theTUSB8020B exits theI2Cmode and continues\nexecution with thedefault values intheconfiguration registers. The hub willnotconnect ontheupstream port\nuntil theconfiguration iscompleted. IftheTUSB8020B detects anunprogrammed EEPROM (value other than\n55h), itenters programming mode andaprogramming endpoint within thehubisenabled.\nNote, thebytes located above offset Ahareoptional. The requirement fordata inthose addresses depends on\ntheoptions configured intheDevice Configuration, Phy Custom Configuration, and Device Configuration 2\nregisters.\nFordetails onI2Coperation, refer totheUM10204 I2C-bus Specification andUser Manual.\n8.4.3 SMBus Slave Operation\nWhen theSMBus interface mode isenabled, theTUSB8020B supports read block andwrite block protocols asa\nslave-only SMBus device.\nThe TUSB8020B slave address is1000 1xyz, where:\n•xisthestate ofGANGED/SMBA2/HS_UP terminal atreset\n•yisthestate ofFULLPWRMGMTz/SMBA1/SS_UP terminal atreset\n•zistheread/write bit;1=read access, 0=write access.\nIftheTUSB8020B isaddressed byahost using anunsupported protocol, itdoes notrespond. The TUSB8020B\nwaits indefinitely forconfiguration bytheSMBus host and does notconnect ontheupstream port until the\nSMBus host indicates configuration iscomplete byclearing theCFG_ACTIVE bit.\nFordetails onSMBus requirements, refer totheSystem Management Bus Specification.\nNOTE\nDuring theSMBUS configuration thehub may draw anextra current, thisextra current\nconsumption willend assoon astheCFG_ACTIVE bitiscleared. Formore information,\nseeHub Input Supply Current inthisdatasheet.\n13TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5 Register Maps\n8.5.1 Configuration Registers\nThe internal configuration registers areaccessed onbyte boundaries. The configuration register values are\nloaded with defaults butcanbeoverwritten when theTUSB8020B isinI2CorSMBus mode.\nTable 3.TUSB8020B Register Map\nBYTE ADDRESS CONTENTS EEPROM CONFIGURABLE\n00h ROM Signature Register No\n01h Vendor IDLSB Yes\n02h Vendor IDMSB Yes\n03h Product IDLSB Yes\n04h Product IDMSB Yes\n05h Device Configuration Register Yes\n06h Battery Charging Support Register Yes\n07h Device Removable Configuration Register Yes\n08h Port Used Configuration Register Yes\n09h Reserved Yes, program to00h\n0Ah Device Configuration Register 2 Yes\n0Bh to0Fh Reserved\n10hto1Fh UUID Byte [15:0] No\n20hto21h LangID Byte [1:0] Yes, ifcustomStrings isset\n22h Serial Number String Length Yes, ifcustomSerNum isset\n23h Manufacturer String Length Yes, ifcustomStrings isset\n24h Product String Length Yes, ifcustomStrings isset\n25hto2Fh Reserved Yes\n30hto4Fh Serial Number String Byte [31:0] Yes, ifcustomSerNum isset\n50hto8Fh Manufacturer String Byte [63:0] Yes, ifcustomStrings isset\n90htoCFh Product String Byte [63:0] Yes, ifcustomStrings isset\nD0toDFh Reserved No\nF0h Additional Feature Configuration Register Yes\nF1h Reserved Yes\nF2h Charging Port Control Register Yes\nF3toF7h Reserved No\nF8h Device Status andCommand Register No\nF9toFFh Reserved No\n14TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.1 ROM Signature Register (offset =0h)[reset =0h]\nFigure 3.Register Offset 0h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 4.ROM Signature Register\nBit Field Type Reset Description\n7:0 romSignature R/W 0hROM Signature Register. This register isused bytheTUSB8020B inI2Cmode to\nvalidate theattached EEPROM hasbeen programmed. The firstbyte ofthe\nEEPROM iscompared tothemask 55handifnotamatch, theTUSB8020B aborts\ntheEEPROM load andexecutes with theregister defaults.\n8.5.1.2 Vendor IDLSB Register (offset =1h)[reset =51h]\nFigure 4.Register Offset 51h\n7 6 5 4 3 2 1 0\n0 1 0 1 0 0 0 1\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 5.Vendor IDLSB Register\nBit Field Type Reset Description\n7:0 vendorIdLsb R/W 51hVendor IDLSB. Least significant byte oftheunique vendor IDassigned bythe\nUSB-IF; thedefault value ofthisregister is51hrepresenting theLSB oftheTI\nVendor ID0451h. The value may beoverwritten toindicate acustomer vendor ID.\nThis field isread/write unless theOTP ROM VIDandOTP ROM PIDvalues are\nnon-zero. Ifboth values arenon-zero, thevalue when reading thisregister shall\nreflect theOTP ROM value.\n8.5.1.3 Vendor IDMSB Register (offset =2h)[reset =4h]\nFigure 5.Register Offset 2h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 6.Vendor IDMSB Register\nBit Field Type Reset Description\n7:0 vendorIdMsb R/W 4hVendor IDMSB. Most significant byte oftheunique vendor IDassigned bythe\nUSB-IF; thedefault value ofthisregister is04hrepresenting theMSB oftheTI\nVendor ID0451h. The value may beoverwritten toindicate acustomer vendor ID.\nThis field isread/write unless theOTP ROM VIDandOTP ROM PIDvalues are\nnon-zero. Ifboth values arenon-zero, thevalue when reading thisregister shall\nreflect theOTP ROM value.\n15TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.4 Product IDLSB Register (offset =3h)[reset =25h]\nFigure 6.Register Offset 3h\n7 6 5 4 3 2 1 0\n0 0 1 0 0 1 0 1\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 7.Product IDLSB Register\nBit Field Type Reset Description\n7:0 productIdLsb R/W 25hProduct IDLSB. Least significant byte oftheproduct IDassigned byTIandreported in\ntheSuperSpeed device descriptor. The default value ofthisregister is25hrepresenting\ntheLSB oftheSuperSpeed product IDassigned byTI.The value reported intheUSB\n2.0device descriptor isthevalue ofthisregister bitwise XORed with 00000010b. The\nvalue may beoverwritten toindicate acustomer product ID.\nThis field isread/write unless theOTP ROM VIDandOTP ROM PIDvalues arenon-\nzero. Ifboth values arenon-zero, thevalue when reading thisregister shall reflect the\nOTP ROM value.\n8.5.1.5 Product IDMSB Register (offset =4h)[reset =80h]\nFigure 7.Register Offset 4h\n7 6 5 4 3 2 1 0\n1 0 0 0 0 0 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 8.BitDescriptions –Product IDMSB Register\nBit Field Type Reset Description\n7:0 productIdLsb R/W 80hProduct IDMSB. Most significant byte oftheproduct IDassigned byTI;thedefault\nvalue ofthisregister is80hrepresenting theMSB oftheproduct IDassigned byTI.The\nvalue may beoverwritten toindicate acustomer product ID.\nThis field isread/write unless theOTP ROM VIDandOTP ROM PIDvalues arenon-\nzero. Ifboth values arenon-zero, thevalue when reading thisregister willreflect the\nOTP ROM value.\n16TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.6 Device Configuration Register (offset =5h)[reset =1Xh]\nFigure 8.Register Offset 5h\n7 6 5 4 3 2 1 0\n0 0 0 1 X X 0 0\nR/W R/W R/W R R/W R/W R/W R\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 9.Device Configuration Register\nBit Field Type Reset Description\n7 customStrings R/W 1XhCustom strings enable. This bitcontrols theability towrite totheManufacturer String\nLength, Manufacturer String, Product String Length, Product String, andLanguage ID\nregisters.\n0=The Manufacturer String Length, Manufacturer String, Product String Length, Product\nString, andLanguage IDregisters areread only.\n1=The Manufacturer String Length, Manufacturer String, Product String Length, Product\nString, andLanguage IDregisters may beloaded byEEPROM orwritten bySMBus.\nThe default value ofthisbitis0.\n6 customSernum R/W 1XhCustom serial number enable. This bitcontrols theability towrite totheserial number\nregisters.\n0=The Serial Number String Length andSerial Number String registers areread only.\n1=The Serial Number String Length andSerial Number String registers may beloaded\nbyEEPROM orwritten bySMBus.\nThe default value ofthisbitis0.\n5 u1u2Disable R/W 1XhU1U2Disable. This bitcontrols theU1/U2 support.\n0=U1/U2 support isenabled.\n1=U1/U2 support isdisabled, theTUSB8020B does notinitiate oraccept anyU1orU2\nrequests onanyport, upstream ordownstream, unless itreceives orsends a\nForce_LinkPM_Accept LMP. After receiving orsending anFLPMA LMP, itcontinues to\nenable U1andU2according toUSB 3.0protocol until itgets apower-on reset oris\ndisconnected onitsupstream port.\nWhen theTUSB8020B isinI2Cmode, theTUSB8020B loads thisbitfrom thecontents of\ntheEEPROM.\nWhen theTUSB8020B isinSMBUS mode, thevalue may beoverwritten byanSMBus\nhost.\n4 RSVD R 1Xh Reserved. This bitisreserved andreturns 1when read.\n3 ganged R/W 1XhGanged. This bitisloaded atthedeassertion ofreset with thevalue ofthe\nGANGED/SMBA2/HS_UP terminal.\n0=When fullPwrMgmtz =0,each port isindividually power switched andenabled bythe\nPWRCTL[2:1]/BATEN[2:1] terminals\n1=When fullPwrMgmtz =0,thepower switch control forallports isganged andenabled\nbythePWRCTL1/BATEN1 terminal\nWhen theTUSB8020B isinI2Cmode, theTUSB8020B loads thisbitfrom thecontents of\ntheEEPROM.\nWhen theTUSB8020B isinSMBUS mode, thevalue may beoverwritten byanSMBus\nhost.\n2 fullPwrMgmtz R/W 1XhFullPower Management. This bitisloaded atthedeassertion ofreset with thevalue of\ntheFULLPWRMGMTz/SMBA1/SS_UP terminal.\n0=Port power switching andover-current status reporting isenabled\n1=Port power switching andover-current status reporting isdisabled\nWhen theTUSB8020B isinI2Cmode, theTUSB8020B loads thisbitfrom thecontents of\ntheEEPROM.\nWhen theTUSB8020B isinSMBUS mode, thevalue may beoverwritten byanSMBus\nhost.\n1 RSVD R/W 1Xh Reserved. This bitisreserved andshould notbealtered from thedefault.\n0 RSVD R 1Xh Reserved. This field isreserved andreturns 0when read.\n17TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.7 Battery Charging Support Register (offset =6h)[reset =0Xh]\nFigure 9.Register Offset 6h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 X X\nR R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 10.Battery Charging Support Register\nBit Field Type Reset Description\n7:2 RSVD R 0Xh Reserved. Read only, returns 0when read.\n1:0 batEn[1:0] R/W 0XhBattery Charger Support. The bitsinthisfield indicate whether thedownstream port\nimplements thecharging port features.\n0=The port isnotenabled forbattery charging support features\n1=The port isenabled forbattery charging support features\nEach bitcorresponds directly toadownstream port, thatisbatEn0 corresponds to\ndownstream port 1,andbatEN1 corresponds todownstream port 2.\nThe default value forthese bitsareloaded atthedeassertion ofreset with thevalue of\nPWRCTL/BATEN[1:0].\nWhen inI2C/SMBus mode thebitsinthisfield may beoverwritten byEEPROM contents or\nbyanSMBus host.\n8.5.1.8 Device Removable Configuration Register (offset =7h)[reset =0Xh]\nFigure 10.Register Offset 7h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 X X\nR/W R R R R R R R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 11.Device Removable Configuration Register\nBit Field Type Reset Description\n7 customRmbl R/W 0XhCustom removable status. When thisfield isa1,theTUSB8020B uses rmbl bitsinthis\nregister toidentify removable status fortheports.\n6:2 RSVD R 0XhReserved. Read only, returns 0when read. Bits3:2areRW. They arereserved and\nreturn 0when read.\n1:0 rmbl[1:0] R/W 0XhRemovable. The bitsinthisfield indicate whether adevice attached todownstream\nports 2through 1areremovable orpermanently attached.\n0=The device attached totheport isnotremovable\n1=The device attached totheport isremovable\nEach bitcorresponds directly toadownstream port n+1,thatisrmbl0 corresponds to\ndownstream port 1,rmbl1 corresponds todownstream port 2,andsoforth.\nThis field isread only unless thecustomRmbl bitissetto1.Otherwise thevalue ofthis\nfiled reflects theinverted values oftheOTP ROM non_rmb[1:0] field.\n18TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.9 Port Used Configuration Register (offset =8h)[reset =0h]\nFigure 11.Register Offset 8h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 1\nR R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 12.Port Used Configuration Register\nBit Field Type Reset Description\n7:0 RSVD R 0h Reserved. Read only.\n8.5.1.10 PHY Custom Configuration Register (offset =9h)[reset =0h]\nFigure 12.Register Offset 9h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 1\nR R R/W R R R R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 13.PHY Custom Configuration Register\nBit Field Type Reset Description\n7:6 RSVD R 0h Reserved. Read only, returns 0when read.\n5 RSVD R/W 0h Reserved. This bitisreserved andshould notbealtered from thedefault.\n4:2 RSVD R 0h Reserved. Read only, returns 0when read.\n1:0 RSVD R/W 0h Reserved. This field isreserved andshould notbealtered from thedefault.\n19TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.11 Device Configuration Register 2(offset =Ah)\nFigure 13.Register Offset Ah\n7 6 5 4 3 2 1 0\n0 0 X 0 0 0 0 0\nR RW RW RW RW RW RW R\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 14.BitDescriptions –Device Configuration Register 2\nBit Field Name Access Reset Description\n7 RSVD RO Reserved. Read only, returns 0when read.\n6 customBCfeatures RWCustom Battery Charging Feature Enable. This bitcontrols theability towrite tothe\nbattery charging feature configuration controls.\n0=The HiCurAcpModeEn andAutoModeEnz bitsareread only andthevalues\nareloaded from theOTP ROM.\n1=The HiCurAcpModeEn andAutoModeEnz bitsareread/write andcanbe\nloaded byEEPROM orwritten bySMBus. from thisregister.\nThis bitmay bewritten simultaneously with HiCurAcpModeEn andAutoModeEnz.\n5 pwrctlPol RWPower enable polarity. This bitisloaded atthedeassertion ofreset with theinverse\nvalue ofthePWRCTL_POL terminal.\n0=PWRCTL polarity isactive low\n1=PWRCTL polarity isactive high\nWhen theTUSB8020B isinI2Cmode, theTUSB8020B loads thisbitfrom thecontents\noftheEEPROM.\nWhen theTUSB8020B isinSMBUS mode, thevalue may beoverwritten byanSMBus\nhost.\n4 HiCurAcpModeEn RO/RWHigh-current ACP mode enable. This bitenables thehigh-current tablet charging mode\nwhen theautomatic battery charging mode isenabled fordownstream ports.\n0=High current divider mode disabled\n1=High current divider mode enabled\nThis bitisread only unless thecustomBCfeatures bitissetto1.Otherwise thevalue of\nthisbitreflects thevalue oftheOTP ROM HiCurAcpModeEn bit.\n3 RSVD RW Reserved\n2 dsportEcrEn RWDSPort ECR enable. This bitenables fullimplementation oftheDSPORT ECR (April\n2013).\n0=DSPort ECR (April 2013) isenabled with theexception ofchanges related\ntotheCCS bitissetupon entering U0,andchanges related toavoiding or\nreporting compliance mode entry.\n1=The fullDSport ECR (April 2013) isenabled.\n1 autoModeEnz RO/RWAutomatic Mode Enable. This bitisloaded from theOTP ROM.\nThe automatic mode only applies todownstream ports with battery charging enabled\nwhen theupstream port isnotconnected. Under these conditions:\n0=Automatic mode battery charging features areenabled. Only battery\ncharging DCP andcustom BC(divider mode) isenabled.\n1=Automatic mode isdisabled; only battery charging DCP andCDP mode is\nsupported.\nNote: When theupstream port isconnected, battery charging CDP mode issupported\nonallports when thisfield isone.\nThis bitisread only unless thecustomBCfeatures bitissetto1.Otherwise thevalue of\nthisbitreflects thevalue oftheOTP ROM AutoModeEnz bit.\n0 RSVD RO Reserved. Read only, returns 0when read.\n20TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.12 UUID Registers (offset =10hto1Fh)\nFigure 14.Register Offset 10hto1Fh\n7 6 5 4 3 2 1 0\nX X X X X X X X\nR R R R R R R R\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 15.BitDescriptions –UUID Byte NRegister\nBit Field Name Access Reset Description\n7:0 uuidByte[n] ROUUID byte N.The UUID returned intheContainer IDdescriptor. The value ofthisregister\nisprovided bythedevice andismeets theUUID requirements ofInternet Engineering\nTask Force (IETF) RFC 4122 AUUID URN Namespace.\n8.5.1.13 Language IDLSB Register (offset =20h)\nFigure 15.Register Offset 20h\n7 6 5 4 3 2 1 0\n0 0 0 0 1 0 0 1\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 16.BitDescriptions –Language IDLSB Register\nBit Field Name Access Reset Description\n7:0 langIdLsb RWLanguage IDleast significant byte. This register contains thevalue returned inthe\nLSB oftheLANGID code instring index 0.The TUSB8020B only supports one\nlanguage ID.The default value ofthisregister is09hrepresenting theLSB ofthe\nLangID 0409h indicating English United States. When customStrings is1,thisfield\nmay beoverwritten bythecontents ofanattached EEPROM orbyanSMBus host.\n8.5.1.14 Language IDMSB Register (offset =21h)\nFigure 16.Register Offset 21h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 1 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 17.BitDescriptions –Language IDMSB Register\nBit Field Name Access Reset Description\n7:0 langIdMsb RO/RWLanguage IDmost significant byte. This register contains thevalue returned intheMSB of\ntheLANGID code instring index 0.The TUSB8020B only supports onelanguage ID.The\ndefault value ofthisregister is04hrepresenting theMSB oftheLangID 0409h indicating\nEnglish United States.\nWhen customStrings is1,thisfield may beoverwritten bythecontents ofanattached\nEEPROM orbyanSMBus host.\n21TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.15 Serial Number String Length Register (offset =22h)\nFigure 17.Register Offset 22h\n7 6 5 4 3 2 1 0\n0 0 0 1 1 0 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 18.BitDescriptions –Serial Number String Length Register\nBit Field Name Access Reset Description\n7:6 RSVD RO Reserved. Read only, returns 0when read.\n5:0 serNumStringLen RO/RWSerial number string length. The string length inbytes fortheserial number string. The\ndefault value is18hindicating thata24-byte serial number string issupported. The\nmaximum string length is32bytes.\nWhen customSernum is1,thisfield may beoverwritten bythecontents ofanattached\nEEPROM orbyanSMBus host.\nWhen thefield isnon-zero, aserial number string ofserNumbStringLen bytes is\nreturned atstring index 1from thedata contained intheSerial Number String registers.\n8.5.1.16 Manufacturer String Length Register (offset =23h)\nFigure 18.Register Offset 23h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 19.BitDescriptions –Manufacturer String Length Register\nBit Field Name Access Reset Description\n7 RSVD RO Reserved. Read only, returns 0when read.\n6:0 mfgStringLen RO/RWManufacturer string length. The string length inbytes forthemanufacturer string. The default\nvalue is0,indicating thatamanufacturer string isnotprovided. The maximum string length is\n64bytes.\nWhen customStrings is1,thisfield may beoverwritten bythecontents ofanattached\nEEPROM orbyanSMBus host.\nWhen thefield isnon-zero, amanufacturer string ofmfgStringLen bytes isreturned atstring\nindex 3from thedata contained intheManufacturer String registers.\n8.5.1.17 Product String Length Register (offset =24h)\nFigure 19.Register Offset 24h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 20.BitDescriptions –Product String Length Register\nBit Field Name Access Reset Description\n7 RSVD RO Reserved. Read only, returns 0when read.\n6:0 prodStringLen RO/RWProduct string length. The string length inbytes fortheproduct string. The default value is\n0,indicating thataproduct string isnotprovided. The maximum string length is64bytes.\nWhen customStrings is1,thisfield may beoverwritten bythecontents ofanattached\nEEPROM orbyanSMBus host.\nWhen thefield isnon-zero, aproduct string ofprodStringLen bytes isreturned atstring\nindex 2from thedata contained intheProduct String registers.\n22TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.18 Serial Number Registers (offset =30hto4Fh)\nFigure 20.Register Offset 30hto4Fh\n7 6 5 4 3 2 1 0\nX X x x x x x x\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 21.BitDescriptions –Serial Number Registers\nBit Field Name Access Reset Description\n7:0 serialNumber[n] RO/RWSerial Number byte N.The serial number returned intheSerial Number string descriptor\natstring index 1.The default value ofthese registers issetbyTI.When customSernum is\n1,these registers may beoverwritten byEEPROM contents orbyanSMBus host.\n8.5.1.19 Manufacturer String Registers (offset =50hto8Fh)\nFigure 21.Register Offset 50hto8Fh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 22.BitDescriptions –Manufacturer String Registers\nBit Field Name Access Reset Description\n7:0 mfgStringByte[n] RO/RWManufacturer string byte N.These registers provide thestring values returned forstring\nindex 3when mfgStringLen isgreater than 0.The number ofbytes returned inthestring is\nequal tomfgStringLen.\nThe programmed data should beinUNICODE UTF-16LE encodings asdefined byThe\nUnicode Standard, Worldwide Character Encoding, Version 5.0.\n8.5.1.20 Product String Registers (offset =90htoCFh)\nFigure 22.Register Offset 90htoCFh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 23.BitDescriptions –Product String Byte NRegister\nBit Field Name Access Reset Description\n7:0 prodStringByte[n] RWProduct string byte N.These registers provide thestring values returned forstring\nindex 2when prodStringLen isgreater than 0.The number ofbytes returned inthe\nstring isequal toprodStringLen.\nThe programmed data should beinUNICODE UTF-16LE encodings asdefined by\nThe Unicode Standard, Worldwide Character Encoding, Version 5.0.\n23TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.21 Additional Feature Configuration Register (offset =F0h)\nFigure 23.Register Offset F0h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 24.BitDescriptions –Additional Feature Configuration Register\nBit Field Name Access Reset Description\n7:1 RSVD RO Reserved. Read only, returns 0when read.\n0 usb3spreadDis RWUSB3 Spread Spectrum Disable. This bitallows firmware todisable thespread spectrum\nfunction oftheUSB3 phyPLL.\n0=Spread spectrum function isenabled\n1=Spread spectrum function isdisabled\nThis bitisloaded atthedeassertion ofreset with thevalue oftheSCL/SMBCLK terminal.\n8.5.1.22 Charging Port Control Register (offset =F2h)\nFigure 24.Register Offset F2h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR R R R R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 25.BitDescriptions –Charging Port Control Register\nBit Field Name Access Reset Description\n7:4 RSVD RO Reserved. Read only, returns 0when read.\n3:1 pwronTime RWPower-On Delay Time. When dsportEcrEn isset,thisfield sets thedelay time from the\nremoval disable ofPWRCTL totheenable ofPWRCTL when transitioning battery charging\nmodes. Forexample, when disabling thepower onatransition from custom charging mode\ntoDedicated Charging Port Mode. The nominal timing isdefined asfollows:\nTPWRON_EN =(pwronTime +1)×200ms (1)\nThese registers may beoverwritten byEEPROM contents orbyanSMBus host.\n0 RSVD RW Reserved. This bitisreserved andshould notbealtered from thedefault.\n24TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated8.5.1.23 Device Status andCommand Register (offset =F8h)\nFigure 25.Register Offset F8h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR R R R R R RSU RCU\nLEGEND: R/W =Read/Write; R=Read only; –n=value after reset\nTable 26.BitDescriptions –Device Status andCommand Register\nBit Field Name Access Reset Description\n7:2 RSVD R Reserved. Read only, returns 0when read.\n1 smbusRst RSUSMBus interface reset. This bitloads theregisters back totheir GRSTz values.\nThis bitissetbywriting a1andiscleared byhardware oncompletion ofthereset. A\nwrite of0hasnoeffect.\n0 cfgActive RCUConfiguration active. This bitindicates thatconfiguration oftheTUSB8020B iscurrently\nactive. The bitissetbyhardware when thedevice enters theI2CorSMBus mode. The\nTUSB8020B willnotconnect ontheupstream port while thisbitis1.\nWhen intheSMBus mode, thisbitmust becleared bytheSMBus host toexitthe\nconfiguration mode andallow theupstream port toconnect.\nThe bitiscleared byawriting 1.Awrite of0hasnoeffect.\nDC\nPWR\nTUSB8020BUSB \nType B\nConnector\nUSB Type A\nConnectorUSB Type A\nConnectorUSB \nPWR \nSWITCHUS Port\nDS Port 1 DS Port 2\n25TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated9Application andImplementation\n9.1 Application Information\nThe TUSB8020B isatwo-port USB 3.0compliant hub. Itprovides simultaneous SuperSpeed USB and high-\nspeed/full-speed connections ontheupstream port and provides SuperSpeed USB, high-speed, full-speed, or\nlow-speed connections onthedownstream port. The TUSB8020B can beused inany application that needs\nadditional USB compliant ports. Forexample, aspecific notebook may only have twodownstream USB ports. By\nusing theTUSB8020B, thenotebook canincrease thedownstream port count tothree.\n9.2 Typical Application\nAcommon application fortheTUSB8020B isasaself-powered standalone USB hub product. The product is\npowered byanexternal 5-V DCpower adapter. Inthis application using aUSB cable, TUSB8020B device ’s\nupstream port isplugged intoaUSB host controller. The downstream ports oftheTUSB8020B areexposed to\nusers forconnecting USB hard drives, camera, flash drive, andsoforth.\nFigure 26.Discrete USB Hub Product\nUSB_SSTXP_UPUSB_SSTXM_UPVBUS\nCAP_UP_TXM\nCAP_UP_TXP\nUSB_SSRXP_UPUSB_SSRXM_UPUSB_DP_UPUSB_DM_UP\nTUSB8020BU1A\nUSB_DP_UP26USB_DM_UP27\nUSB_SSTXM_UP28\nUSB_SSTXP_UP29\nUSB_SSRXM_UP31\nUSB_SSRXP_UP32USB_VBUS9GANGED / SMBA2 / HS_UP35\nFULLPWRMGMTZ / SMBA1 / SS_UP36C1\n10uF\nC3 0.1uF 0201\nC4\n0.1uFR3\n4.7K\n0402\n5%J1\nUSB3_TYPEB_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSTXN5\nSSTXP6\nGND7\nSSRXN8\nSSRXP9\nSHIELD010\nSHIELD111\nR5\n1M\n0402\n5%R4\n4.7K\n0402\n5%\nC5\n0.001uFR2\n10K 1%\n0402\n1%R1 90.9K\n0402\n1%\nC2 0.1uF 0201\nCopyright © 2017, Texas Instruments Incorporated\n26TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nTable 27.Input Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nVDD supply 1.1V\nVDD33 supply 3.3V\nUpstream port USB support (SS, HS,FS) SS,HS,FS\nDownstream port 1USB support (SS, HS,FS,LS) SS,HS,FS,LS\nDownstream port 2USB support (SS, HS,FS,LS) SS,HS,FS,LS\nNumber ofremovable downstream ports 2\nNumber ofnon-removable downstream ports 0\nFullpower management ofdownstream ports Yes (FULLPWRMGMTZ =0)\nIndividual control ofdownstream port power switch Yes (GANGED =0)\nPower switch enable polarity Active high (PWRCTL_POL =0)\nBattery charge support fordownstream port 1 Yes\nBattery charge support fordownstream port 2 Yes\nI2CEEPROM support No\n24-MHz clock source Crystal\n9.2.2 Detailed Design Procedure\n9.2.2.1 Upstream Port Implementation\nThe upstream oftheTUSB8020B isconnected toaUSB3 type Bconnector. This particular example has\nGANGED terminal and FULLPWRMGMTZ terminal pulled low, which results inindividual power support each\ndownstream port. The VBUS signal from theUSB3 type Bconnector isfedthrough avoltage divider. The\npurpose ofthevoltage divider istomake sure thelevel meets USB_VBUS input requirements.\nFigure 27.Upstream Port Implementation\nPOPULATE\nFOR BC SUPPORT\nUSB_SSRXP_DN2USB_SSRXM_DN2\nCAP_DN2_TXPCAP_DN2_TXMVBUS_DS2\nUSB_DP_DN2USB_DM_DN2\nUSB_SSTXM_DN2\nUSB_SSTXP_DN2DN2_VBUSBOARD_3P3V\nDN2_VBUS\nOVERCUR2ZPWRCTRL2_BATEN2J3\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111C11\n0.1uF\nC14\n0.1uFC15\n0.001uFFB2\n220 @ 100MHZ\nR10\n1M\n0402\n5%C13 0.1uF 0201\nTUSB8020BU1C\nSMBUSZ / SS_DN222\nPWRCTL2 / BATEN26\nOVERCUR2Z8USB_DP_DN214USB_DM_DN215\nUSB_SSTXP_DN216USB_SSTXM_DN217USB_SSRXP_DN219USB_SSRXM_DN220\nC12 0.1uF 0201R9\n4.7K\n0402\n5%\nCopyright © 2017, Texas Instruments Incorporated\nPOPULATE\nFOR BC SUPPORTDN1_VBUS VBUS_DS1\nUSB_SSTXP_DN1USB_SSRXM_DN1\nCAP_DN_TXM1USB_SSRXP_DN1\nCAP_DN_TXP1USB_DM_DN1\nUSB_DP_DN1\nUSB_SSTXM_DN1BOARD_3P3V\nDN1_VBUS\nPWRCTRL1_BATEN1\nOVERCUR1ZC6\n0.1uF\nC9\n0.001uFC7 0.1uF 0201\nC8 0.1uF 0201R7\n4.7K\n0402\n5%\nTUSB8020BU1B\nPWRCTL_POL / SS_DN121\nUSB_DP_DN141USB_DM_DN142\nUSB_SSTXP_DN143USB_SSTXM_DN144USB_SSRXP_DN146USB_SSRXM_DN147\nPWRCTL1 / BATEN14\nOVERCUR1Z5J2\nUSB3_TYPEA_CONNECTORVBUS1\nDM2\nDP3\nGND4\nSSRXN5\nSSRXP6\nGND7\nSSTXN8\nSSTXP9\nSHIELD010\nSHIELD111\nC10\n0.1uFR6\n4.7K\n0402\n5%FB1\n220 @ 100MHZ\nR8\n1M\n0402\n5%\nCopyright © 2017, Texas Instruments Incorporated\n27TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated9.2.2.2 Downstream Port 1Implementation\nThe downstream port 1oftheTUSB8020B isconnected toaUSB3 type Aconnector. With BATEN1 terminal\npulled up,battery charge support isenabled forport 1.Ifbattery charge support isnotneeded, then thepullup\nresistor onBATEN1 should beuninstalled. The PWRCTL_POL ispulled-down, which results inactive-high power\nenable (PWRCTL1 andPWRCTL2) foraUSB VBUS power switch.\nFigure 28.Downstream Port 1Implementation\n9.2.2.3 Downstream Port 2Implementation\nThe downstream port 2oftheTUSB8020B isconnected toaUSB3 type Aconnector. With BATEN2 terminal\npulled up,battery charge support isenabled forport 2.Ifbattery charge support isnotneeded, then thepullup\nresistor onBATEN2 should beuninstalled.\nFigure 29.Downstream Port 2Implementation\nC32\n1uF\nC34\n18pFR13\n1K TUSB8020BU1D\nXI38\nXO39SCL / SMBCLK2\nSDA / SMBDAT3\nTEST10GRSTZ11\nUSB_R124\nR12\n9.53K\n0402\n1%\nC33\n18pFY1\n24MHzR11 1M\nCopyright © 2017, Texas Instruments Incorporated\nLimiting DS Port VBUS current to 2.2A per port.PWRCTRL1_BATEN1\nPWRCTRL2_BATEN2\nILIM1DN1_VBUS\nDN2_VBUSBOARD_3P3V\nBOARD_5VBOARD_3P3V\nPWRCTRL2_BATEN2DN2_VBUSDN1_VBUS\nPWRCTRL1_BATEN1\nOVERCUR2ZOVERCUR1ZC36\n0.1uFR19\n10K\n0402\n5%\n+C38\n150uFU3\nTPS2561GND1IN2\nIN3\nEN14\nEN25\nFAULT2Z6\nILIM7OUT28OUT19\nFAULT1Z10\nPAD11C37\n0.1uF\nR21\n25.5K\n0402\n5%+C40\n150uFC39\n0.1uFR20\n10K\n0402\n5%\nCopyright © 2017, Texas Instruments Incorporated\n28TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated9.2.2.4 VBUS Power Switch Implementation\nThis particular example uses theTITPS2561 dual-channel precision adjustable current-limited power switch. For\ndetails onthispower switch orother power switches available from TI,refer towww.ti.com .\nFigure 30.Power Switch Implementation\n9.2.2.5 Clock, Reset, andMiscellaneous\nFigure 31.Clock, Reset, andMiscellaneous\nVDD11\nVDD33BOARD_3P3VBOARD_1P1V\nC29\n0.1uFC21\n0.1uF\nC30\n0.1uFC27\n0.1uFC22\n10uFC18\n0.1uF\nC28\n0.1uFC19\n0.1uF\nC31\n1uF\nTUSB8020BU1E\nVDD3325VDD30\nVDD3333VDD34\nVDD3337\nVDD3340VDD45\nVDD3348VDD1\nVDD337VDD12\nVDD3313VDD18\nVDD3323\nTPAD\n49C23\n0.1uFC16\n0.1uF\nC25\n0.1uFC24\n0.1uFC17\n0.1uF\nC26\n0.1uFFB3\n220 @ 100MHZC20\n0.1uF\nFB4\n220 @ 100MHZ\nCopyright © 2017, Texas Instruments Incorporated\n29TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated9.2.2.6 Power Implementation\nFigure 32.Power Implementation\n9.2.3 Application Curves\nFigure 33.SuperSpeed TXEyeforDownstream Port 1 Figure 34.SuperSpeed TXEyeforDownstream Port 2\nFigure 35.HighSpeed TXEyeforDownstream Port 1 Figure 36.HighSpeed TXEyeforDownstream Port 2\n30TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated10Power Supply Recommendations\n10.1 Power Supply\nVDDshould beimplemented asasingle power plane, asshould VDD33.\n•The VDDterminals oftheTUSB8020B supply 1.1-V (nominal) power tothecore oftheTUSB8020B. This\npower railcanbeisolated from allother power rails byaferrite bead toreduce noise.\n•The DCresistance oftheferrite bead onthecore power railcanaffect thevoltage provided tothedevice due\ntothehigh current draw onthepower rail.The output ofthecore voltage regulator may need tobeadjusted\ntoaccount forthisoraferrite bead with lowDCresistance (less than 0.05Ω)canbeselected.\n•The VDD33 terminals oftheTUSB8020B supply 3.3-V power railtotheI/OoftheTUSB8020B. This power rail\ncanbeisolated from allother power rails byaferrite bead toreduce noise.\n•Allpower rails require a10-µFcapacitor or1-µFcapacitors forstability and noise immunity. These bulk\ncapacitors canbeplaced anywhere onthepower rail.The smaller decoupling capacitors should beplaced as\nclose totheTUSB8020B power pins aspossible with anoptimal grouping oftwoofdiffering values perpin.\n10.2 Downstream Port Power\n•The downstream port power, VBUS, must besupplied byasource capable ofsupplying 5Vand atleast\n900 mAperport. Downstream port power switches can becontrolled bytheTUSB8020BPHP signals. Itis\npossible toleave thedownstream port power always enabled.\n•Each downstream port’sVBUS requires alarge bulk low-ESR capacitor of22µForlarger tolimit in-rush\ncurrent.\n•TIrecommends ferrite beads ontheVBUS pins ofthedownstream USB port connections forboth ESD and\nEMI reasons. A0.1-µFcapacitor ontheUSB connector side oftheferrite provides alow-impedance path to\nground forfastrisetime ESD current thatmight have coupled onto theVBUS trace from thecable.\n10.3 Ground\nTIrecommends touseonly oneboard ground plane inthedesign. This provides thebest image plane forsignal\ntraces running above theplane. The thermal padoftheTUSB8020B andanyofthevoltage regulators should be\nconnected tothisplane with vias. Anearth orchassis ground isonly implemented near theUSB port connectors\nonadifferent plane forEMI andESD purposes.\n31TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n11.1.1 Placement\n1.A9.53-kΩ±1%resistor connected toterminal USB_R1 should beplaced asclose aspossible tothe\nTUSB8020B.\n2.A0.1-µFcapacitor should beplaced asclose aspossible oneach VDDandVDD33 power pin.\n3.The 100-nF capacitors ontheSSTXP and SSTXM nets should beplaced close totheUSB connector (type\nA,type B,andsoforth).\n4.The ESD andEMI protection devices (ifused) should also beplaced aspossible totheUSB connector.\n5.Ifacrystal isused, itmust beplaced asclose aspossible totheTUSB8020B device ’sXIandXOterminals.\n6.Place voltage regulators asfaraway aspossible from theTUSB8020B, crystal, anddifferential pairs.\n7.Ingeneral, thelarge bulk capacitors associated with each power railshould beplaced asclose aspossible to\nthevoltage regulators.\n11.1.2 Package Specific\n1.The TUSB8020B package hasa0.5-mm pinpitch.\n2.The TUSB8020B package has a3.6-mm ×3.6-mm thermal pad. This thermal pad must beconnected to\nground through asystem ofvias.\n3.Allvias under device, except forthose connected tothermal pad, should besolder masked toavoid potential\nissues with thermal padlayouts.\n11.1.3 Differential Pairs\nThis section describes thelayout recommendations foralloftheTUSB8020B differential pairs: USB_DP_XX,\nUSB_DM_XX, USB_SSTXP_XX, USB_SSTXM_XX, USB_SSRXP_XX, andUSB_SSRXM_XX.\n•Must bedesigned with adifferential impedance of90Ω±10%.\n•Tominimize crosstalk, TIrecommends tokeep high-speed signals away from each other. Each pair should\nbeseparated byatleast 5×thesignal trace width. Separating with ground asdepicted inthelayout example\nalso helps minimize crosstalk.\n•Route alldifferential pairs onthesame layer adjacent toasolid ground plane.\n•Donotroute differential pairs over anyplane split.\n•Adding testpoints causes impedance discontinuity, and therefore, negatively impacts signal performance. If\ntestpoints areused, they should beplaced inseries andsymmetrically. They must notbeplaced inamanner\nthatcauses stub onthedifferential pair.\n•Avoid 90°turns intrace. The useofbends indifferential traces should bekept toaminimum. When bends\nareused, thenumber ofleftandright bends should beasequal aspossible andtheangle ofthebend should\nbe≥135°.Taking thisaction minimizes anylength mismatch caused bythebends, and therefore, minimizes\ntheimpact bends have onEMI.\n•Minimize thetrace lengths ofthedifferential pair traces. Eight inches isthemaximum recommended trace\nlength forSSdifferential-pair signals and USB 2.0differential-pair signals. Longer trace lengths require very\ncareful routing toassure proper signal integrity.\n•Match theetch lengths ofthedifferential pair traces (that isDPand DMorSSRXP and SSRXM orSSTXP\nand SSTXM). There should beless than 5-mils difference between aSSdifferential-pair signal and its\ncomplement. The USB 2.0differential pairs should notexceed 50-mils relative trace length difference.\n•The etch lengths ofthedifferential pair groups donotneed tomatch (that isthelength oftheSSRX pair to\nthatoftheSSTX pair), butalltrace lengths should beminimized.\n•Minimize theuseofvias inthedifferential-pair paths asmuch aspossible. Ifthisisnotpractical, ensure that\nthesame viatype andplacement areused forboth signals inapair. Any vias used should beplaced asclose\naspossible totheTUSB8020B device.\n•Toease routing, thepolarity oftheSSdifferential pairs can beswapped. This means that SSTXP can be\nrouted toSSTXM orSSRXM canberouted toSSRXP.\n•Donotplace power fuses across thedifferential-pair traces.\n32TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated11.2 Layout Example\n11.2.1 Upstream Port\n33TUSB8020B\nwww.ti.com SLLSEF6C –JULY 2014 –REVISED JUNE 2017\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments IncorporatedLayout Example (continued)\n11.2.2 Downstream Port\n11.2.3 Thermal Pad\n34TUSB8020B\nSLLSEF6C –JULY 2014 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB8020BSubmit Documentation Feedback Copyright ©2014 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTUSB8020BIPHP ACTIVE HTQFP PHP 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T8020BI\nTUSB8020BIPHPR ACTIVE HTQFP PHP 481000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 T8020BI\nTUSB8020BPHP ACTIVE HTQFP PHP 48250RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB8020B\nTUSB8020BPHPR ACTIVE HTQFP PHP 481000RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB8020B\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TUSB8020B :\n•Automotive: TUSB8020B-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTUSB8020BIPHPR HTQFP PHP 481000 330.0 16.4 9.69.61.512.016.0 Q2\nTUSB8020BPHPR HTQFP PHP 481000 330.0 16.4 9.69.61.512.016.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTUSB8020BIPHPR HTQFP PHP 481000 336.6 336.6 31.8\nTUSB8020BPHPR HTQFP PHP 481000 336.6 336.6 31.8PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nTUSB8020BIPHP PHP HTQFP 4825010 x 25 150 315135.9762012.211.111.25\nTUSB8020BPHP PHP HTQFP 4825010 x 25 150 315135.9762012.211.111.25PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.TQFP - 1.2 mm max height PHP 48\nQUAD FLATPACK 7 x 7, 0.5 mm pitch\n4226443/A\nwww.ti.comPACKAGE OUTLINE\nC48X 0.27\n0.17 44X 0.5PIN 1 ID\n(0.13)\nTYP\n0.150.05\n0-74X 5.59.28.8 TYP\n3.623.15\n0.750.45\n3.623.154X (0.25) NOTE 5B7.26.8\nNOTE 3\nA7.26.8\nNOTE 3\n0.25\nGAGE PLANE1.2 MAX\n(1)PowerPAD    HTQFP - 1.2 mm max height PHP0048E\n4226616  /A   02/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MS-026.5. Feature may not be present.TM\nPowerPAD is a trademark of Texas Instruments.1\n12\n13 24253637 48\n0.08 C A B\nSEE DETAIL ASEATING PLANE\n0.08\nA 16DETAIL  A\nTYPICALSCALE  1.900\n11213 24\n25\n36\n37 4849\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND(8.5)(8.5)44X (0.5)48X (1.6)\n48X (0.3)\n(0.2) TYP\nVIA(3.62)(6.5)\nNOTE 10\n(R0.05) TYP\n(1.1 TYP)(1.1 TYP)(3.62)PowerPAD    HTQFP - 1.2 mm max height PHP0048E\n4226616  /A   02/2021\nNOTES: (continued)\n   6. Publication IPC-7351 may have alternate designs.   7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.   8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package,      Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).  9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged      or tented.10. Size of metal pad may vary due to creepage requirement.TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM48 37\n13 2425361\n12SOLDER MASKDEFINED PAD\nMETAL COVEREDBY SOLDER MASK49\nSEE DETAILS\nMETAL\nSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METALSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(3.62)\n44X (0.5)48X (1.6)\n48X (0.3)\n(R0.05) TYP\n(8.5)(8.5)\n(3.62)\nBASED ON\n0.125 THICK\nSTENCIL\n3.06 x 3.06 0.1753.30 x 3.30 0.1503.62 x 3.62 (SHOWN) 0.1254.05 X 4.05 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESSPowerPAD    HTQFP - 1.2 mm max height PHP0048E\n4226616  /A   02/2021\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:8XSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSESBASED ON\n0.125 THICK STENCIL\nSYMM\nSYMM48 37\n13 2425361\n12\nBY SOLDER MASKMETAL COVERED49\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TUSB8020BIPHP (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - VDD (Core Voltage): 1.1V (nominal)
  - VDD33 (I/O Voltage): 3.3V (nominal)
  
- **Current Ratings:**
  - Hub Input Supply Current: 
    - Active Modes: Up to 456 mA (depending on configuration)
    - Low-Power Modes: 5 mA (after reset)
  
- **Power Consumption:**
  - VDD33: 5 mA (low-power mode)
  - VDD: 39 mA (low-power mode)
  
- **Operating Temperature Range:**
  - Commercial Version: 0°C to 70°C
  - Industrial Version: -40°C to 85°C
  
- **Package Type:**
  - 48-Pin HTQFP (PHP)
  
- **Special Features:**
  - Two-Port USB 3.0 Compliant Hub
  - Supports Battery Charging (CDP and DCP modes)
  - Multi-Transaction Translator (MTT) Hub
  - EEPROM/I2C/SMBus interface for custom configurations
  - Overcurrent protection and power switching capabilities
  - 128-Bit Universally Unique Identifier (UUID)
  
- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **TUSB8020B** is a two-port USB 3.0 compliant hub designed to provide simultaneous SuperSpeed USB and high-speed/full-speed connections. It features a Multi-Transaction Translator (MTT) architecture, allowing it to manage multiple USB transactions efficiently. The hub can operate as a USB 3.0 or USB 2.0 compound device, adapting to the capabilities of the connected upstream port.

#### Typical Applications:
- **Computer Systems:** Enhancing the number of available USB ports on laptops and desktops.
- **Docking Stations:** Providing additional USB connectivity for peripherals.
- **Monitors:** Integrating USB hubs for easy access to USB ports.
- **Set-Top Boxes:** Allowing for multiple USB device connections for media playback and storage.
- **Battery Charging Applications:** Supporting devices that require charging through USB ports, compliant with USB Battery Charging specifications.

The TUSB8020B is ideal for applications requiring robust USB connectivity and power management, making it suitable for a wide range of consumer electronics and computing devices.