{
  "title": "Regarding DDCO LAB Project ",
  "content": "Guys in ddco lab project our team choosed problem number 20 that is to designe a memory Ram /Rom.\nCase 1: whether I need to do both single port and dual Port ram and rom verilog project.\nCase 2: whether I need to do either single or double port and with Rom.\nCase 3:Only to design either  Ram or Rom.\nIf anyone knows pls reply asap.",
  "metadata": {
    "id": "1gn2mz5",
    "author": "fire__07",
    "url": "https://www.reddit.com/r/PESU/comments/1gn2mz5/regarding_ddco_lab_project/",
    "permalink": "/r/PESU/comments/1gn2mz5/regarding_ddco_lab_project/",
    "score": 6,
    "upvote_ratio": 1.0,
    "created_utc": 1731128522.0,
    "flair": "Discussion :snoo_shrug:",
    "nsfw": false
  },
  "comments": []
}