
Mobile_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005af8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08005c08  08005c08  00015c08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e10  08005e10  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  08005e10  08005e10  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e10  08005e10  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e10  08005e10  00015e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e14  08005e14  00015e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08005e18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200000c0  08005ed4  000200c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000408  08005ed4  00020408  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000be81  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b87  00000000  00000000  0002bfa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c60  00000000  00000000  0002db30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009b6  00000000  00000000  0002e790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017ea8  00000000  00000000  0002f146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ec59  00000000  00000000  00046fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008aeb8  00000000  00000000  00055c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b30  00000000  00000000  000e0b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e4630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000c0 	.word	0x200000c0
 800012c:	00000000 	.word	0x00000000
 8000130:	08005bf0 	.word	0x08005bf0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c4 	.word	0x200000c4
 800014c:	08005bf0 	.word	0x08005bf0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <pulse_modulation>:

	// Testing variable
	double encoder_test_1 = 0;
	double encoder_test_2 = 0;

	void pulse_modulation(uint16_t *duty_cycle1, uint16_t *duty_cycle2) {
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, *duty_cycle1); // left
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	881a      	ldrh	r2, [r3, #0]
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <pulse_modulation+0x28>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, *duty_cycle2); // right
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	881a      	ldrh	r2, [r3, #0]
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <pulse_modulation+0x28>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	641a      	str	r2, [r3, #64]	; 0x40
	}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	2000016c 	.word	0x2000016c

08000a78 <convert_v_to_pwm>:


	void convert_v_to_pwm(uint16_t *duty_cycle1, uint16_t *duty_cycle2, double voltage_left, double voltage_right) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	e9c7 2300 	strd	r2, r3, [r7]
		*duty_cycle1 = (int)((voltage_left / 12) * 1000);
 8000a86:	f04f 0200 	mov.w	r2, #0
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <convert_v_to_pwm+0x80>)
 8000a8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000a90:	f7ff fe44 	bl	800071c <__aeabi_ddiv>
 8000a94:	4602      	mov	r2, r0
 8000a96:	460b      	mov	r3, r1
 8000a98:	4610      	mov	r0, r2
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	f04f 0200 	mov.w	r2, #0
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <convert_v_to_pwm+0x84>)
 8000aa2:	f7ff fd11 	bl	80004c8 <__aeabi_dmul>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	460b      	mov	r3, r1
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4619      	mov	r1, r3
 8000aae:	f7ff ffa5 	bl	80009fc <__aeabi_d2iz>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	801a      	strh	r2, [r3, #0]
		*duty_cycle2 = (int)((voltage_right / 12) * 1000);
 8000aba:	f04f 0200 	mov.w	r2, #0
 8000abe:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <convert_v_to_pwm+0x80>)
 8000ac0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ac4:	f7ff fe2a 	bl	800071c <__aeabi_ddiv>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	460b      	mov	r3, r1
 8000acc:	4610      	mov	r0, r2
 8000ace:	4619      	mov	r1, r3
 8000ad0:	f04f 0200 	mov.w	r2, #0
 8000ad4:	4b09      	ldr	r3, [pc, #36]	; (8000afc <convert_v_to_pwm+0x84>)
 8000ad6:	f7ff fcf7 	bl	80004c8 <__aeabi_dmul>
 8000ada:	4602      	mov	r2, r0
 8000adc:	460b      	mov	r3, r1
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f7ff ff8b 	bl	80009fc <__aeabi_d2iz>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	801a      	strh	r2, [r3, #0]
	}
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40280000 	.word	0x40280000
 8000afc:	408f4000 	.word	0x408f4000

08000b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b04:	b09d      	sub	sp, #116	; 0x74
 8000b06:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b08:	f001 ff00 	bl	800290c <HAL_Init>

  /* USER CODE BEGIN Init */

      //Controller parameters
      matrix K;
      allocate_matrix(&K, 3 ,1);
 8000b0c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b10:	2201      	movs	r2, #1
 8000b12:	2103      	movs	r1, #3
 8000b14:	4618      	mov	r0, r3
 8000b16:	f001 fb5b 	bl	80021d0 <allocate_matrix>
      K.index[0][0] = 1;
 8000b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b1c:	6819      	ldr	r1, [r3, #0]
 8000b1e:	f04f 0200 	mov.w	r2, #0
 8000b22:	4bb9      	ldr	r3, [pc, #740]	; (8000e08 <main+0x308>)
 8000b24:	e9c1 2300 	strd	r2, r3, [r1]
      K.index[1][0] = 1;
 8000b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	6819      	ldr	r1, [r3, #0]
 8000b2e:	f04f 0200 	mov.w	r2, #0
 8000b32:	4bb5      	ldr	r3, [pc, #724]	; (8000e08 <main+0x308>)
 8000b34:	e9c1 2300 	strd	r2, r3, [r1]
      K.index[2][0] = 1;
 8000b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	6819      	ldr	r1, [r3, #0]
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	4bb1      	ldr	r3, [pc, #708]	; (8000e08 <main+0x308>)
 8000b44:	e9c1 2300 	strd	r2, r3, [r1]

      matrix K_4;
      allocate_matrix(&K_4, 2, 2);
 8000b48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	2102      	movs	r1, #2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fb3d 	bl	80021d0 <allocate_matrix>
      K_4.index[0][0] = 1;
 8000b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b58:	6819      	ldr	r1, [r3, #0]
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	4baa      	ldr	r3, [pc, #680]	; (8000e08 <main+0x308>)
 8000b60:	e9c1 2300 	strd	r2, r3, [r1]
      K_4.index[1][1] = 1;
 8000b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b66:	3304      	adds	r3, #4
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f103 0108 	add.w	r1, r3, #8
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	4ba5      	ldr	r3, [pc, #660]	; (8000e08 <main+0x308>)
 8000b74:	e9c1 2300 	strd	r2, r3, [r1]
      //.

      matrix v;
      allocate_matrix(&v, 2, 1);
 8000b78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2102      	movs	r1, #2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f001 fb25 	bl	80021d0 <allocate_matrix>

      matrix v_c;
      allocate_matrix(&v_c, 2, 1);
 8000b86:	f107 0320 	add.w	r3, r7, #32
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 fb1e 	bl	80021d0 <allocate_matrix>

      matrix v_c_old;
      allocate_matrix(&v_c_old, 2, 1);
 8000b94:	f107 0318 	add.w	r3, r7, #24
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fb17 	bl	80021d0 <allocate_matrix>

      matrix u;
      allocate_matrix(&u, 2, 1);
 8000ba2:	f107 0310 	add.w	r3, r7, #16
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2102      	movs	r1, #2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f001 fb10 	bl	80021d0 <allocate_matrix>

      matrix tau;
      allocate_matrix(&tau, 2, 1);
 8000bb0:	f107 0308 	add.w	r3, r7, #8
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fb09 	bl	80021d0 <allocate_matrix>

      virtual_control(&v_c_old, &K, &v_c, e_x, e_y, e_theta, v_r, w_r);
 8000bbe:	4b93      	ldr	r3, [pc, #588]	; (8000e0c <main+0x30c>)
 8000bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bc4:	4992      	ldr	r1, [pc, #584]	; (8000e10 <main+0x310>)
 8000bc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000bca:	4c92      	ldr	r4, [pc, #584]	; (8000e14 <main+0x314>)
 8000bcc:	cc30      	ldmia	r4, {r4, r5}
 8000bce:	4e92      	ldr	r6, [pc, #584]	; (8000e18 <main+0x318>)
 8000bd0:	e9d6 8900 	ldrd	r8, r9, [r6]
 8000bd4:	4e91      	ldr	r6, [pc, #580]	; (8000e1c <main+0x31c>)
 8000bd6:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8000bda:	f107 0e20 	add.w	lr, r7, #32
 8000bde:	f107 0c38 	add.w	ip, r7, #56	; 0x38
 8000be2:	f107 0618 	add.w	r6, r7, #24
 8000be6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8000bea:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8000bee:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000bf6:	e9cd 2300 	strd	r2, r3, [sp]
 8000bfa:	4672      	mov	r2, lr
 8000bfc:	4661      	mov	r1, ip
 8000bfe:	4630      	mov	r0, r6
 8000c00:	f000 ff1a 	bl	8001a38 <virtual_control>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c04:	f000 fae0 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c08:	f000 fc76 	bl	80014f8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000c0c:	f000 fb1c 	bl	8001248 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c10:	f000 fb72 	bl	80012f8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000c14:	f000 fbc4 	bl	80013a0 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000c18:	f000 fc44 	bl	80014a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive(&huart2, &buffer, 8, 90000);
 8000c1c:	4b80      	ldr	r3, [pc, #512]	; (8000e20 <main+0x320>)
 8000c1e:	2208      	movs	r2, #8
 8000c20:	4980      	ldr	r1, [pc, #512]	; (8000e24 <main+0x324>)
 8000c22:	4881      	ldr	r0, [pc, #516]	; (8000e28 <main+0x328>)
 8000c24:	f003 fcba 	bl	800459c <HAL_UART_Receive>

    		theta_buffer = ((buffer[2] - 48)*100) + ((buffer[4] - 48)*10) + (buffer[5] - 48);
 8000c28:	4b7e      	ldr	r3, [pc, #504]	; (8000e24 <main+0x324>)
 8000c2a:	789b      	ldrb	r3, [r3, #2]
 8000c2c:	3b30      	subs	r3, #48	; 0x30
 8000c2e:	2264      	movs	r2, #100	; 0x64
 8000c30:	fb02 f103 	mul.w	r1, r2, r3
 8000c34:	4b7b      	ldr	r3, [pc, #492]	; (8000e24 <main+0x324>)
 8000c36:	791b      	ldrb	r3, [r3, #4]
 8000c38:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	4413      	add	r3, r2
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	18ca      	adds	r2, r1, r3
 8000c46:	4b77      	ldr	r3, [pc, #476]	; (8000e24 <main+0x324>)
 8000c48:	795b      	ldrb	r3, [r3, #5]
 8000c4a:	3b30      	subs	r3, #48	; 0x30
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fbd0 	bl	80003f4 <__aeabi_i2d>
 8000c54:	4602      	mov	r2, r0
 8000c56:	460b      	mov	r3, r1
 8000c58:	4974      	ldr	r1, [pc, #464]	; (8000e2c <main+0x32c>)
 8000c5a:	e9c1 2300 	strd	r2, r3, [r1]
    		x = buffer[0] - 48;
 8000c5e:	4b71      	ldr	r3, [pc, #452]	; (8000e24 <main+0x324>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	3b30      	subs	r3, #48	; 0x30
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fbc5 	bl	80003f4 <__aeabi_i2d>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	4970      	ldr	r1, [pc, #448]	; (8000e30 <main+0x330>)
 8000c70:	e9c1 2300 	strd	r2, r3, [r1]
    		y = buffer[1] - 48;
 8000c74:	4b6b      	ldr	r3, [pc, #428]	; (8000e24 <main+0x324>)
 8000c76:	785b      	ldrb	r3, [r3, #1]
 8000c78:	3b30      	subs	r3, #48	; 0x30
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fbba 	bl	80003f4 <__aeabi_i2d>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	496b      	ldr	r1, [pc, #428]	; (8000e34 <main+0x334>)
 8000c86:	e9c1 2300 	strd	r2, r3, [r1]
    		theta = theta_buffer / 100;
 8000c8a:	4b68      	ldr	r3, [pc, #416]	; (8000e2c <main+0x32c>)
 8000c8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c90:	f04f 0200 	mov.w	r2, #0
 8000c94:	4b68      	ldr	r3, [pc, #416]	; (8000e38 <main+0x338>)
 8000c96:	f7ff fd41 	bl	800071c <__aeabi_ddiv>
 8000c9a:	4602      	mov	r2, r0
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	4967      	ldr	r1, [pc, #412]	; (8000e3c <main+0x33c>)
 8000ca0:	e9c1 2300 	strd	r2, r3, [r1]
    		x_r = buffer[6] - 48;
 8000ca4:	4b5f      	ldr	r3, [pc, #380]	; (8000e24 <main+0x324>)
 8000ca6:	799b      	ldrb	r3, [r3, #6]
 8000ca8:	3b30      	subs	r3, #48	; 0x30
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fba2 	bl	80003f4 <__aeabi_i2d>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	4962      	ldr	r1, [pc, #392]	; (8000e40 <main+0x340>)
 8000cb6:	e9c1 2300 	strd	r2, r3, [r1]
    		y_r = buffer[7] - 48;
 8000cba:	4b5a      	ldr	r3, [pc, #360]	; (8000e24 <main+0x324>)
 8000cbc:	79db      	ldrb	r3, [r3, #7]
 8000cbe:	3b30      	subs	r3, #48	; 0x30
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fb97 	bl	80003f4 <__aeabi_i2d>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	460b      	mov	r3, r1
 8000cca:	495e      	ldr	r1, [pc, #376]	; (8000e44 <main+0x344>)
 8000ccc:	e9c1 2300 	strd	r2, r3, [r1]


  // Motor left
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000cd0:	2108      	movs	r1, #8
 8000cd2:	485d      	ldr	r0, [pc, #372]	; (8000e48 <main+0x348>)
 8000cd4:	f002 fdb4 	bl	8003840 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8000cd8:	2104      	movs	r1, #4
 8000cda:	485c      	ldr	r0, [pc, #368]	; (8000e4c <main+0x34c>)
 8000cdc:	f002 fef4 	bl	8003ac8 <HAL_TIM_Encoder_Start>
  // Motor right
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000ce0:	210c      	movs	r1, #12
 8000ce2:	4859      	ldr	r0, [pc, #356]	; (8000e48 <main+0x348>)
 8000ce4:	f002 fdac 	bl	8003840 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8000ce8:	2104      	movs	r1, #4
 8000cea:	4859      	ldr	r0, [pc, #356]	; (8000e50 <main+0x350>)
 8000cec:	f002 feec 	bl	8003ac8 <HAL_TIM_Encoder_Start>

  // setting rotation direction for motor
  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2140      	movs	r1, #64	; 0x40
 8000cf4:	4857      	ldr	r0, [pc, #348]	; (8000e54 <main+0x354>)
 8000cf6:	f002 f8d3 	bl	8002ea0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	4855      	ldr	r0, [pc, #340]	; (8000e54 <main+0x354>)
 8000d00:	f002 f8ce 	bl	8002ea0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2120      	movs	r1, #32
 8000d08:	4852      	ldr	r0, [pc, #328]	; (8000e54 <main+0x354>)
 8000d0a:	f002 f8c9 	bl	8002ea0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2110      	movs	r1, #16
 8000d12:	4850      	ldr	r0, [pc, #320]	; (8000e54 <main+0x354>)
 8000d14:	f002 f8c4 	bl	8002ea0 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  present_time = HAL_GetTick();
 8000d18:	f001 fe50 	bl	80029bc <HAL_GetTick>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff fb58 	bl	80003d4 <__aeabi_ui2d>
 8000d24:	4602      	mov	r2, r0
 8000d26:	460b      	mov	r3, r1
 8000d28:	494b      	ldr	r1, [pc, #300]	; (8000e58 <main+0x358>)
 8000d2a:	e9c1 2300 	strd	r2, r3, [r1]
  while (1)
  {
	  encoder_cnt1 = __HAL_TIM_GET_COUNTER(&htim1);
 8000d2e:	4b47      	ldr	r3, [pc, #284]	; (8000e4c <main+0x34c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fb4d 	bl	80003d4 <__aeabi_ui2d>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	4947      	ldr	r1, [pc, #284]	; (8000e5c <main+0x35c>)
 8000d40:	e9c1 2300 	strd	r2, r3, [r1]
	  encoder_cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8000d44:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <main+0x350>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fb42 	bl	80003d4 <__aeabi_ui2d>
 8000d50:	4602      	mov	r2, r0
 8000d52:	460b      	mov	r3, r1
 8000d54:	4942      	ldr	r1, [pc, #264]	; (8000e60 <main+0x360>)
 8000d56:	e9c1 2300 	strd	r2, r3, [r1]



	  if(HAL_GetTick() - present_time > sample_time) {
 8000d5a:	f001 fe2f 	bl	80029bc <HAL_GetTick>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fb37 	bl	80003d4 <__aeabi_ui2d>
 8000d66:	4b3c      	ldr	r3, [pc, #240]	; (8000e58 <main+0x358>)
 8000d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d6c:	f7ff f9f4 	bl	8000158 <__aeabi_dsub>
 8000d70:	4602      	mov	r2, r0
 8000d72:	460b      	mov	r3, r1
 8000d74:	4610      	mov	r0, r2
 8000d76:	4619      	mov	r1, r3
 8000d78:	4b3a      	ldr	r3, [pc, #232]	; (8000e64 <main+0x364>)
 8000d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d7e:	f7ff fe33 	bl	80009e8 <__aeabi_dcmpgt>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f000 81e9 	beq.w	800115c <main+0x65c>
		  	if(encoder_cnt1 - encoder1_previous < 0) {
 8000d8a:	4b34      	ldr	r3, [pc, #208]	; (8000e5c <main+0x35c>)
 8000d8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d90:	4b35      	ldr	r3, [pc, #212]	; (8000e68 <main+0x368>)
 8000d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d96:	f7ff f9df 	bl	8000158 <__aeabi_dsub>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	4610      	mov	r0, r2
 8000da0:	4619      	mov	r1, r3
 8000da2:	f04f 0200 	mov.w	r2, #0
 8000da6:	f04f 0300 	mov.w	r3, #0
 8000daa:	f7ff fdff 	bl	80009ac <__aeabi_dcmplt>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d064      	beq.n	8000e7e <main+0x37e>
		  		left_angular_velocity = ((encoder_cnt1 - encoder1_previous + 65535) / 1320) * rate;
 8000db4:	4b29      	ldr	r3, [pc, #164]	; (8000e5c <main+0x35c>)
 8000db6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dba:	4b2b      	ldr	r3, [pc, #172]	; (8000e68 <main+0x368>)
 8000dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dc0:	f7ff f9ca 	bl	8000158 <__aeabi_dsub>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	4610      	mov	r0, r2
 8000dca:	4619      	mov	r1, r3
 8000dcc:	a30c      	add	r3, pc, #48	; (adr r3, 8000e00 <main+0x300>)
 8000dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dd2:	f7ff f9c3 	bl	800015c <__adddf3>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	4610      	mov	r0, r2
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f04f 0200 	mov.w	r2, #0
 8000de2:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <main+0x36c>)
 8000de4:	f7ff fc9a 	bl	800071c <__aeabi_ddiv>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4610      	mov	r0, r2
 8000dee:	4619      	mov	r1, r3
 8000df0:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <main+0x370>)
 8000df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000df6:	f7ff fb67 	bl	80004c8 <__aeabi_dmul>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	e03a      	b.n	8000e74 <main+0x374>
 8000dfe:	bf00      	nop
 8000e00:	00000000 	.word	0x00000000
 8000e04:	40efffe0 	.word	0x40efffe0
 8000e08:	3ff00000 	.word	0x3ff00000
 8000e0c:	20000250 	.word	0x20000250
 8000e10:	20000258 	.word	0x20000258
 8000e14:	20000260 	.word	0x20000260
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	20000008 	.word	0x20000008
 8000e20:	00015f90 	.word	0x00015f90
 8000e24:	200001fc 	.word	0x200001fc
 8000e28:	200001b4 	.word	0x200001b4
 8000e2c:	20000208 	.word	0x20000208
 8000e30:	20000210 	.word	0x20000210
 8000e34:	20000218 	.word	0x20000218
 8000e38:	40590000 	.word	0x40590000
 8000e3c:	20000220 	.word	0x20000220
 8000e40:	20000238 	.word	0x20000238
 8000e44:	20000240 	.word	0x20000240
 8000e48:	2000016c 	.word	0x2000016c
 8000e4c:	200000dc 	.word	0x200000dc
 8000e50:	20000124 	.word	0x20000124
 8000e54:	40010c00 	.word	0x40010c00
 8000e58:	20000298 	.word	0x20000298
 8000e5c:	20000278 	.word	0x20000278
 8000e60:	20000280 	.word	0x20000280
 8000e64:	20000010 	.word	0x20000010
 8000e68:	20000288 	.word	0x20000288
 8000e6c:	4094a000 	.word	0x4094a000
 8000e70:	20000018 	.word	0x20000018
 8000e74:	460b      	mov	r3, r1
 8000e76:	4932      	ldr	r1, [pc, #200]	; (8000f40 <main+0x440>)
 8000e78:	e9c1 2300 	strd	r2, r3, [r1]
 8000e7c:	e01e      	b.n	8000ebc <main+0x3bc>
		  	}
		  	else {
		  		left_angular_velocity = ((encoder_cnt1 - encoder1_previous) / 1320) * rate;
 8000e7e:	4b31      	ldr	r3, [pc, #196]	; (8000f44 <main+0x444>)
 8000e80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e84:	4b30      	ldr	r3, [pc, #192]	; (8000f48 <main+0x448>)
 8000e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e8a:	f7ff f965 	bl	8000158 <__aeabi_dsub>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	460b      	mov	r3, r1
 8000e92:	4610      	mov	r0, r2
 8000e94:	4619      	mov	r1, r3
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	4b2c      	ldr	r3, [pc, #176]	; (8000f4c <main+0x44c>)
 8000e9c:	f7ff fc3e 	bl	800071c <__aeabi_ddiv>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4b29      	ldr	r3, [pc, #164]	; (8000f50 <main+0x450>)
 8000eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eae:	f7ff fb0b 	bl	80004c8 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4922      	ldr	r1, [pc, #136]	; (8000f40 <main+0x440>)
 8000eb8:	e9c1 2300 	strd	r2, r3, [r1]
		  	}

		  	if(encoder_cnt2 - encoder2_previous < 0) {
 8000ebc:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <main+0x454>)
 8000ebe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ec2:	4b25      	ldr	r3, [pc, #148]	; (8000f58 <main+0x458>)
 8000ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec8:	f7ff f946 	bl	8000158 <__aeabi_dsub>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	f04f 0300 	mov.w	r3, #0
 8000edc:	f7ff fd66 	bl	80009ac <__aeabi_dcmplt>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d03c      	beq.n	8000f60 <main+0x460>
		  		right_angular_velocity = ((encoder_cnt2 - encoder2_previous + 65535) / 1320) * rate;
 8000ee6:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <main+0x454>)
 8000ee8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eec:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <main+0x458>)
 8000eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef2:	f7ff f931 	bl	8000158 <__aeabi_dsub>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	460b      	mov	r3, r1
 8000efa:	4610      	mov	r0, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	a30e      	add	r3, pc, #56	; (adr r3, 8000f38 <main+0x438>)
 8000f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f04:	f7ff f92a 	bl	800015c <__adddf3>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f04f 0200 	mov.w	r2, #0
 8000f14:	4b0d      	ldr	r3, [pc, #52]	; (8000f4c <main+0x44c>)
 8000f16:	f7ff fc01 	bl	800071c <__aeabi_ddiv>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	4610      	mov	r0, r2
 8000f20:	4619      	mov	r1, r3
 8000f22:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <main+0x450>)
 8000f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f28:	f7ff face 	bl	80004c8 <__aeabi_dmul>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	490a      	ldr	r1, [pc, #40]	; (8000f5c <main+0x45c>)
 8000f32:	e9c1 2300 	strd	r2, r3, [r1]
 8000f36:	e032      	b.n	8000f9e <main+0x49e>
 8000f38:	00000000 	.word	0x00000000
 8000f3c:	40efffe0 	.word	0x40efffe0
 8000f40:	20000228 	.word	0x20000228
 8000f44:	20000278 	.word	0x20000278
 8000f48:	20000288 	.word	0x20000288
 8000f4c:	4094a000 	.word	0x4094a000
 8000f50:	20000018 	.word	0x20000018
 8000f54:	20000280 	.word	0x20000280
 8000f58:	20000290 	.word	0x20000290
 8000f5c:	20000230 	.word	0x20000230
		  	}
		  	else {
		  		right_angular_velocity = ((encoder_cnt2 - encoder2_previous) / 1320) * rate;
 8000f60:	4b7f      	ldr	r3, [pc, #508]	; (8001160 <main+0x660>)
 8000f62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f66:	4b7f      	ldr	r3, [pc, #508]	; (8001164 <main+0x664>)
 8000f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6c:	f7ff f8f4 	bl	8000158 <__aeabi_dsub>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	4610      	mov	r0, r2
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4b7a      	ldr	r3, [pc, #488]	; (8001168 <main+0x668>)
 8000f7e:	f7ff fbcd 	bl	800071c <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4b78      	ldr	r3, [pc, #480]	; (800116c <main+0x66c>)
 8000f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f90:	f7ff fa9a 	bl	80004c8 <__aeabi_dmul>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4975      	ldr	r1, [pc, #468]	; (8001170 <main+0x670>)
 8000f9a:	e9c1 2300 	strd	r2, r3, [r1]
		  	}

		  	encoder_test_1 = encoder_cnt1 - encoder1_previous;
 8000f9e:	4b75      	ldr	r3, [pc, #468]	; (8001174 <main+0x674>)
 8000fa0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fa4:	4b74      	ldr	r3, [pc, #464]	; (8001178 <main+0x678>)
 8000fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000faa:	f7ff f8d5 	bl	8000158 <__aeabi_dsub>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4972      	ldr	r1, [pc, #456]	; (800117c <main+0x67c>)
 8000fb4:	e9c1 2300 	strd	r2, r3, [r1]
		  	encoder_test_2 = encoder_cnt2 - encoder2_previous;
 8000fb8:	4b69      	ldr	r3, [pc, #420]	; (8001160 <main+0x660>)
 8000fba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fbe:	4b69      	ldr	r3, [pc, #420]	; (8001164 <main+0x664>)
 8000fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc4:	f7ff f8c8 	bl	8000158 <__aeabi_dsub>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	496c      	ldr	r1, [pc, #432]	; (8001180 <main+0x680>)
 8000fce:	e9c1 2300 	strd	r2, r3, [r1]
	  		encoder1_previous = encoder_cnt1;
 8000fd2:	4b68      	ldr	r3, [pc, #416]	; (8001174 <main+0x674>)
 8000fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd8:	4967      	ldr	r1, [pc, #412]	; (8001178 <main+0x678>)
 8000fda:	e9c1 2300 	strd	r2, r3, [r1]
	  		encoder2_previous = encoder_cnt2;
 8000fde:	4b60      	ldr	r3, [pc, #384]	; (8001160 <main+0x660>)
 8000fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe4:	495f      	ldr	r1, [pc, #380]	; (8001164 <main+0x664>)
 8000fe6:	e9c1 2300 	strd	r2, r3, [r1]


	  		velocity(&v, left_angular_velocity, right_angular_velocity);
 8000fea:	4b66      	ldr	r3, [pc, #408]	; (8001184 <main+0x684>)
 8000fec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ff0:	4b5f      	ldr	r3, [pc, #380]	; (8001170 <main+0x670>)
 8000ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000ffa:	e9cd 2300 	strd	r2, r3, [sp]
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	f001 f80e 	bl	8002024 <velocity>
	  		error(x, y, theta, x_r, y_r, theta_r, &e_x, &e_y, &e_theta);
 8001008:	4b5f      	ldr	r3, [pc, #380]	; (8001188 <main+0x688>)
 800100a:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800100e:	4b5f      	ldr	r3, [pc, #380]	; (800118c <main+0x68c>)
 8001010:	cb18      	ldmia	r3, {r3, r4}
 8001012:	e9c7 3400 	strd	r3, r4, [r7]
 8001016:	4b5e      	ldr	r3, [pc, #376]	; (8001190 <main+0x690>)
 8001018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101c:	495d      	ldr	r1, [pc, #372]	; (8001194 <main+0x694>)
 800101e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001022:	4c5d      	ldr	r4, [pc, #372]	; (8001198 <main+0x698>)
 8001024:	cc30      	ldmia	r4, {r4, r5}
 8001026:	4e5d      	ldr	r6, [pc, #372]	; (800119c <main+0x69c>)
 8001028:	e9d6 8900 	ldrd	r8, r9, [r6]
 800102c:	4e5c      	ldr	r6, [pc, #368]	; (80011a0 <main+0x6a0>)
 800102e:	960a      	str	r6, [sp, #40]	; 0x28
 8001030:	4e5c      	ldr	r6, [pc, #368]	; (80011a4 <main+0x6a4>)
 8001032:	9609      	str	r6, [sp, #36]	; 0x24
 8001034:	4e5c      	ldr	r6, [pc, #368]	; (80011a8 <main+0x6a8>)
 8001036:	9608      	str	r6, [sp, #32]
 8001038:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800103c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001044:	e9cd 2300 	strd	r2, r3, [sp]
 8001048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800104c:	4650      	mov	r0, sl
 800104e:	4659      	mov	r1, fp
 8001050:	f000 fc71 	bl	8001936 <error>
	  		virtual_control(&v_c, &K, &v_c_old, e_x, e_y, e_theta, v_r, w_r);
 8001054:	4b54      	ldr	r3, [pc, #336]	; (80011a8 <main+0x6a8>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	4952      	ldr	r1, [pc, #328]	; (80011a4 <main+0x6a4>)
 800105c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001060:	4c4f      	ldr	r4, [pc, #316]	; (80011a0 <main+0x6a0>)
 8001062:	cc30      	ldmia	r4, {r4, r5}
 8001064:	4e51      	ldr	r6, [pc, #324]	; (80011ac <main+0x6ac>)
 8001066:	e9d6 8900 	ldrd	r8, r9, [r6]
 800106a:	4e51      	ldr	r6, [pc, #324]	; (80011b0 <main+0x6b0>)
 800106c:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8001070:	f107 0e18 	add.w	lr, r7, #24
 8001074:	f107 0c38 	add.w	ip, r7, #56	; 0x38
 8001078:	f107 0620 	add.w	r6, r7, #32
 800107c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001080:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001084:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800108c:	e9cd 2300 	strd	r2, r3, [sp]
 8001090:	4672      	mov	r2, lr
 8001092:	4661      	mov	r1, ip
 8001094:	4630      	mov	r0, r6
 8001096:	f000 fccf 	bl	8001a38 <virtual_control>
	  		control_signal(&u, &v_c, &v_c, &v, &K_4);
 800109a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800109e:	f107 0220 	add.w	r2, r7, #32
 80010a2:	f107 0120 	add.w	r1, r7, #32
 80010a6:	f107 0010 	add.w	r0, r7, #16
 80010aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	4623      	mov	r3, r4
 80010b2:	f000 fd51 	bl	8001b58 <control_signal>
	  		torque(theta, &v, &u, &tau);
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <main+0x690>)
 80010b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010bc:	f107 0410 	add.w	r4, r7, #16
 80010c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	4623      	mov	r3, r4
 80010cc:	f000 fe94 	bl	8001df8 <torque>
	  		voltage(&voltage_left, &voltage_right, left_angular_velocity, right_angular_velocity, &tau);
 80010d0:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <main+0x684>)
 80010d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010d6:	4b26      	ldr	r3, [pc, #152]	; (8001170 <main+0x670>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f107 0408 	add.w	r4, r7, #8
 80010e0:	9402      	str	r4, [sp, #8]
 80010e2:	e9cd 2300 	strd	r2, r3, [sp]
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4932      	ldr	r1, [pc, #200]	; (80011b4 <main+0x6b4>)
 80010ec:	4832      	ldr	r0, [pc, #200]	; (80011b8 <main+0x6b8>)
 80010ee:	f000 fff9 	bl	80020e4 <voltage>
	  		next_state(&v, &x, &y, &theta, &x_r, &y_r, &theta_r, w_r, v_r);
 80010f2:	4b2f      	ldr	r3, [pc, #188]	; (80011b0 <main+0x6b0>)
 80010f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f8:	492c      	ldr	r1, [pc, #176]	; (80011ac <main+0x6ac>)
 80010fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010fe:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001102:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001106:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800110a:	4b24      	ldr	r3, [pc, #144]	; (800119c <main+0x69c>)
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <main+0x698>)
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	4b20      	ldr	r3, [pc, #128]	; (8001194 <main+0x694>)
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	4b1e      	ldr	r3, [pc, #120]	; (8001190 <main+0x690>)
 8001118:	4a1c      	ldr	r2, [pc, #112]	; (800118c <main+0x68c>)
 800111a:	491b      	ldr	r1, [pc, #108]	; (8001188 <main+0x688>)
 800111c:	4620      	mov	r0, r4
 800111e:	f000 fd8d 	bl	8001c3c <next_state>
	  		convert_v_to_pwm(&duty_cycle1, &duty_cycle2, voltage_left, voltage_right);
 8001122:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <main+0x6b8>)
 8001124:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001128:	4b22      	ldr	r3, [pc, #136]	; (80011b4 <main+0x6b4>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	e9cd 2300 	strd	r2, r3, [sp]
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4921      	ldr	r1, [pc, #132]	; (80011bc <main+0x6bc>)
 8001138:	4821      	ldr	r0, [pc, #132]	; (80011c0 <main+0x6c0>)
 800113a:	f7ff fc9d 	bl	8000a78 <convert_v_to_pwm>
	  		pulse_modulation(&duty_cycle1, &duty_cycle2);
 800113e:	491f      	ldr	r1, [pc, #124]	; (80011bc <main+0x6bc>)
 8001140:	481f      	ldr	r0, [pc, #124]	; (80011c0 <main+0x6c0>)
 8001142:	f7ff fc83 	bl	8000a4c <pulse_modulation>
//
//	  		pulse_modulation_test();
	  		present_time = HAL_GetTick();
 8001146:	f001 fc39 	bl	80029bc <HAL_GetTick>
 800114a:	4603      	mov	r3, r0
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f941 	bl	80003d4 <__aeabi_ui2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	491b      	ldr	r1, [pc, #108]	; (80011c4 <main+0x6c4>)
 8001158:	e9c1 2300 	strd	r2, r3, [r1]
	  encoder_cnt1 = __HAL_TIM_GET_COUNTER(&htim1);
 800115c:	e5e7      	b.n	8000d2e <main+0x22e>
 800115e:	bf00      	nop
 8001160:	20000280 	.word	0x20000280
 8001164:	20000290 	.word	0x20000290
 8001168:	4094a000 	.word	0x4094a000
 800116c:	20000018 	.word	0x20000018
 8001170:	20000230 	.word	0x20000230
 8001174:	20000278 	.word	0x20000278
 8001178:	20000288 	.word	0x20000288
 800117c:	200002a8 	.word	0x200002a8
 8001180:	200002b0 	.word	0x200002b0
 8001184:	20000228 	.word	0x20000228
 8001188:	20000210 	.word	0x20000210
 800118c:	20000218 	.word	0x20000218
 8001190:	20000220 	.word	0x20000220
 8001194:	20000238 	.word	0x20000238
 8001198:	20000240 	.word	0x20000240
 800119c:	20000248 	.word	0x20000248
 80011a0:	20000260 	.word	0x20000260
 80011a4:	20000258 	.word	0x20000258
 80011a8:	20000250 	.word	0x20000250
 80011ac:	20000000 	.word	0x20000000
 80011b0:	20000008 	.word	0x20000008
 80011b4:	20000270 	.word	0x20000270
 80011b8:	20000268 	.word	0x20000268
 80011bc:	200002a2 	.word	0x200002a2
 80011c0:	200002a0 	.word	0x200002a0
 80011c4:	20000298 	.word	0x20000298

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b090      	sub	sp, #64	; 0x40
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	2228      	movs	r2, #40	; 0x28
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 fc46 	bl	8004a68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ea:	2302      	movs	r3, #2
 80011ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ee:	2301      	movs	r3, #1
 80011f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f2:	2310      	movs	r3, #16
 80011f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f6:	2302      	movs	r3, #2
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80011fa:	2300      	movs	r3, #0
 80011fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011fe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001202:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001204:	f107 0318 	add.w	r3, r7, #24
 8001208:	4618      	mov	r0, r3
 800120a:	f001 fe61 	bl	8002ed0 <HAL_RCC_OscConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001214:	f000 f9c8 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001218:	230f      	movs	r3, #15
 800121a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121c:	2302      	movs	r3, #2
 800121e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	2101      	movs	r1, #1
 8001230:	4618      	mov	r0, r3
 8001232:	f002 f8cf 	bl	80033d4 <HAL_RCC_ClockConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800123c:	f000 f9b4 	bl	80015a8 <Error_Handler>
  }
}
 8001240:	bf00      	nop
 8001242:	3740      	adds	r7, #64	; 0x40
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	; 0x30
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800124e:	f107 030c 	add.w	r3, r7, #12
 8001252:	2224      	movs	r2, #36	; 0x24
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f003 fc06 	bl	8004a68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001264:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <MX_TIM1_Init+0xa8>)
 8001266:	4a23      	ldr	r2, [pc, #140]	; (80012f4 <MX_TIM1_Init+0xac>)
 8001268:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <MX_TIM1_Init+0xa8>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_TIM1_Init+0xa8>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <MX_TIM1_Init+0xa8>)
 8001278:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800127c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <MX_TIM1_Init+0xa8>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <MX_TIM1_Init+0xa8>)
 8001286:	2200      	movs	r2, #0
 8001288:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <MX_TIM1_Init+0xa8>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001290:	2303      	movs	r3, #3
 8001292:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001298:	2301      	movs	r3, #1
 800129a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012a4:	2300      	movs	r3, #0
 80012a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012a8:	2301      	movs	r3, #1
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4619      	mov	r1, r3
 80012ba:	480d      	ldr	r0, [pc, #52]	; (80012f0 <MX_TIM1_Init+0xa8>)
 80012bc:	f002 fb62 	bl	8003984 <HAL_TIM_Encoder_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80012c6:	f000 f96f 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	4619      	mov	r1, r3
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <MX_TIM1_Init+0xa8>)
 80012d8:	f003 f8b2 	bl	8004440 <HAL_TIMEx_MasterConfigSynchronization>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80012e2:	f000 f961 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	3730      	adds	r7, #48	; 0x30
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200000dc 	.word	0x200000dc
 80012f4:	40012c00 	.word	0x40012c00

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08c      	sub	sp, #48	; 0x30
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2224      	movs	r2, #36	; 0x24
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f003 fbae 	bl	8004a68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001314:	4b21      	ldr	r3, [pc, #132]	; (800139c <MX_TIM2_Init+0xa4>)
 8001316:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800131a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <MX_TIM2_Init+0xa4>)
 800131e:	2200      	movs	r2, #0
 8001320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b1e      	ldr	r3, [pc, #120]	; (800139c <MX_TIM2_Init+0xa4>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001328:	4b1c      	ldr	r3, [pc, #112]	; (800139c <MX_TIM2_Init+0xa4>)
 800132a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800132e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1a      	ldr	r3, [pc, #104]	; (800139c <MX_TIM2_Init+0xa4>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <MX_TIM2_Init+0xa4>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800133c:	2303      	movs	r3, #3
 800133e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001344:	2301      	movs	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001354:	2301      	movs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	4619      	mov	r1, r3
 8001366:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_TIM2_Init+0xa4>)
 8001368:	f002 fb0c 	bl	8003984 <HAL_TIM_Encoder_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001372:	f000 f919 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_TIM2_Init+0xa4>)
 8001384:	f003 f85c 	bl	8004440 <HAL_TIMEx_MasterConfigSynchronization>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800138e:	f000 f90b 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3730      	adds	r7, #48	; 0x30
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000124 	.word	0x20000124

080013a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08e      	sub	sp, #56	; 0x38
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b4:	f107 0320 	add.w	r3, r7, #32
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
 80013cc:	615a      	str	r2, [r3, #20]
 80013ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013d0:	4b32      	ldr	r3, [pc, #200]	; (800149c <MX_TIM4_Init+0xfc>)
 80013d2:	4a33      	ldr	r2, [pc, #204]	; (80014a0 <MX_TIM4_Init+0x100>)
 80013d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 80013d6:	4b31      	ldr	r3, [pc, #196]	; (800149c <MX_TIM4_Init+0xfc>)
 80013d8:	2223      	movs	r2, #35	; 0x23
 80013da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013dc:	4b2f      	ldr	r3, [pc, #188]	; (800149c <MX_TIM4_Init+0xfc>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80013e2:	4b2e      	ldr	r3, [pc, #184]	; (800149c <MX_TIM4_Init+0xfc>)
 80013e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ea:	4b2c      	ldr	r3, [pc, #176]	; (800149c <MX_TIM4_Init+0xfc>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b2a      	ldr	r3, [pc, #168]	; (800149c <MX_TIM4_Init+0xfc>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80013f6:	4829      	ldr	r0, [pc, #164]	; (800149c <MX_TIM4_Init+0xfc>)
 80013f8:	f002 f97a 	bl	80036f0 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001402:	f000 f8d1 	bl	80015a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001406:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800140c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001410:	4619      	mov	r1, r3
 8001412:	4822      	ldr	r0, [pc, #136]	; (800149c <MX_TIM4_Init+0xfc>)
 8001414:	f002 fca8 	bl	8003d68 <HAL_TIM_ConfigClockSource>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800141e:	f000 f8c3 	bl	80015a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001422:	481e      	ldr	r0, [pc, #120]	; (800149c <MX_TIM4_Init+0xfc>)
 8001424:	f002 f9b3 	bl	800378e <HAL_TIM_PWM_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800142e:	f000 f8bb 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800143a:	f107 0320 	add.w	r3, r7, #32
 800143e:	4619      	mov	r1, r3
 8001440:	4816      	ldr	r0, [pc, #88]	; (800149c <MX_TIM4_Init+0xfc>)
 8001442:	f002 fffd 	bl	8004440 <HAL_TIMEx_MasterConfigSynchronization>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800144c:	f000 f8ac 	bl	80015a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001450:	2360      	movs	r3, #96	; 0x60
 8001452:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	2208      	movs	r2, #8
 8001464:	4619      	mov	r1, r3
 8001466:	480d      	ldr	r0, [pc, #52]	; (800149c <MX_TIM4_Init+0xfc>)
 8001468:	f002 fbbc 	bl	8003be4 <HAL_TIM_PWM_ConfigChannel>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001472:	f000 f899 	bl	80015a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	220c      	movs	r2, #12
 800147a:	4619      	mov	r1, r3
 800147c:	4807      	ldr	r0, [pc, #28]	; (800149c <MX_TIM4_Init+0xfc>)
 800147e:	f002 fbb1 	bl	8003be4 <HAL_TIM_PWM_ConfigChannel>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001488:	f000 f88e 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <MX_TIM4_Init+0xfc>)
 800148e:	f000 f94b 	bl	8001728 <HAL_TIM_MspPostInit>

}
 8001492:	bf00      	nop
 8001494:	3738      	adds	r7, #56	; 0x38
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	2000016c 	.word	0x2000016c
 80014a0:	40000800 	.word	0x40000800

080014a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART2_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART2_UART_Init+0x4c>)
 80014dc:	f003 f80e 	bl	80044fc <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f000 f85f 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200001b4 	.word	0x200001b4
 80014f4:	40004400 	.word	0x40004400

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150c:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a23      	ldr	r2, [pc, #140]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0320 	and.w	r3, r3, #32
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800152a:	f043 0304 	orr.w	r3, r3, #4
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001542:	f043 0308 	orr.w	r3, r3, #8
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN4_Pin|IN3_Pin|IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	21f0      	movs	r1, #240	; 0xf0
 8001558:	4812      	ldr	r0, [pc, #72]	; (80015a4 <MX_GPIO_Init+0xac>)
 800155a:	f001 fca1 	bl	8002ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IN4_Pin */
  GPIO_InitStruct.Pin = IN4_Pin;
 800155e:	2310      	movs	r3, #16
 8001560:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001562:	2301      	movs	r3, #1
 8001564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001566:	2301      	movs	r3, #1
 8001568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2302      	movs	r3, #2
 800156c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 800156e:	f107 0310 	add.w	r3, r7, #16
 8001572:	4619      	mov	r1, r3
 8001574:	480b      	ldr	r0, [pc, #44]	; (80015a4 <MX_GPIO_Init+0xac>)
 8001576:	f001 fb0f 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN3_Pin IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN3_Pin|IN1_Pin|IN2_Pin;
 800157a:	23e0      	movs	r3, #224	; 0xe0
 800157c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157e:	2301      	movs	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001582:	2301      	movs	r3, #1
 8001584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001586:	2303      	movs	r3, #3
 8001588:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	4619      	mov	r1, r3
 8001590:	4804      	ldr	r0, [pc, #16]	; (80015a4 <MX_GPIO_Init+0xac>)
 8001592:	f001 fb01 	bl	8002b98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001596:	bf00      	nop
 8001598:	3720      	adds	r7, #32
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40010c00 	.word	0x40010c00

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <Error_Handler+0x8>
	...

080015b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ba:	4b15      	ldr	r3, [pc, #84]	; (8001610 <HAL_MspInit+0x5c>)
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	4a14      	ldr	r2, [pc, #80]	; (8001610 <HAL_MspInit+0x5c>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6193      	str	r3, [r2, #24]
 80015c6:	4b12      	ldr	r3, [pc, #72]	; (8001610 <HAL_MspInit+0x5c>)
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <HAL_MspInit+0x5c>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4a0e      	ldr	r2, [pc, #56]	; (8001610 <HAL_MspInit+0x5c>)
 80015d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015dc:	61d3      	str	r3, [r2, #28]
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <HAL_MspInit+0x5c>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015ea:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <HAL_MspInit+0x60>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	4a04      	ldr	r2, [pc, #16]	; (8001614 <HAL_MspInit+0x60>)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	40021000 	.word	0x40021000
 8001614:	40010000 	.word	0x40010000

08001618 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0318 	add.w	r3, r7, #24
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a2b      	ldr	r2, [pc, #172]	; (80016e0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d125      	bne.n	8001684 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001638:	4b2a      	ldr	r3, [pc, #168]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a29      	ldr	r2, [pc, #164]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800163e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b27      	ldr	r3, [pc, #156]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	4a23      	ldr	r2, [pc, #140]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001656:	f043 0304 	orr.w	r3, r3, #4
 800165a:	6193      	str	r3, [r2, #24]
 800165c:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f003 0304 	and.w	r3, r3, #4
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001668:	f44f 7340 	mov.w	r3, #768	; 0x300
 800166c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001672:	2301      	movs	r3, #1
 8001674:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	4619      	mov	r1, r3
 800167c:	481a      	ldr	r0, [pc, #104]	; (80016e8 <HAL_TIM_Encoder_MspInit+0xd0>)
 800167e:	f001 fa8b 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001682:	e028      	b.n	80016d6 <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800168c:	d123      	bne.n	80016d6 <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	61d3      	str	r3, [r2, #28]
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	6193      	str	r3, [r2, #24]
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <HAL_TIM_Encoder_MspInit+0xcc>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016be:	2303      	movs	r3, #3
 80016c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ca:	f107 0318 	add.w	r3, r7, #24
 80016ce:	4619      	mov	r1, r3
 80016d0:	4805      	ldr	r0, [pc, #20]	; (80016e8 <HAL_TIM_Encoder_MspInit+0xd0>)
 80016d2:	f001 fa61 	bl	8002b98 <HAL_GPIO_Init>
}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40012c00 	.word	0x40012c00
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40010800 	.word	0x40010800

080016ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a09      	ldr	r2, [pc, #36]	; (8001720 <HAL_TIM_Base_MspInit+0x34>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d10b      	bne.n	8001716 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016fe:	4b09      	ldr	r3, [pc, #36]	; (8001724 <HAL_TIM_Base_MspInit+0x38>)
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	4a08      	ldr	r2, [pc, #32]	; (8001724 <HAL_TIM_Base_MspInit+0x38>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	61d3      	str	r3, [r2, #28]
 800170a:	4b06      	ldr	r3, [pc, #24]	; (8001724 <HAL_TIM_Base_MspInit+0x38>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	40000800 	.word	0x40000800
 8001724:	40021000 	.word	0x40021000

08001728 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0310 	add.w	r3, r7, #16
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a10      	ldr	r2, [pc, #64]	; (8001784 <HAL_TIM_MspPostInit+0x5c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d118      	bne.n	800177a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001748:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <HAL_TIM_MspPostInit+0x60>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a0e      	ldr	r2, [pc, #56]	; (8001788 <HAL_TIM_MspPostInit+0x60>)
 800174e:	f043 0308 	orr.w	r3, r3, #8
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <HAL_TIM_MspPostInit+0x60>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0308 	and.w	r3, r3, #8
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = ENA_Pin|ENB_Pin;
 8001760:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001764:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2302      	movs	r3, #2
 800176c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176e:	f107 0310 	add.w	r3, r7, #16
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <HAL_TIM_MspPostInit+0x64>)
 8001776:	f001 fa0f 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40000800 	.word	0x40000800
 8001788:	40021000 	.word	0x40021000
 800178c:	40010c00 	.word	0x40010c00

08001790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1b      	ldr	r2, [pc, #108]	; (8001818 <HAL_UART_MspInit+0x88>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d12f      	bne.n	8001810 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	4a19      	ldr	r2, [pc, #100]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ba:	61d3      	str	r3, [r2, #28]
 80017bc:	4b17      	ldr	r3, [pc, #92]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	4b14      	ldr	r3, [pc, #80]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a13      	ldr	r2, [pc, #76]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017ce:	f043 0304 	orr.w	r3, r3, #4
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_UART_MspInit+0x8c>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017e0:	2304      	movs	r3, #4
 80017e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	4619      	mov	r1, r3
 80017f2:	480b      	ldr	r0, [pc, #44]	; (8001820 <HAL_UART_MspInit+0x90>)
 80017f4:	f001 f9d0 	bl	8002b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017f8:	2308      	movs	r3, #8
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <HAL_UART_MspInit+0x90>)
 800180c:	f001 f9c4 	bl	8002b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40004400 	.word	0x40004400
 800181c:	40021000 	.word	0x40021000
 8001820:	40010800 	.word	0x40010800

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001828:	e7fe      	b.n	8001828 <NMI_Handler+0x4>

0800182a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182e:	e7fe      	b.n	800182e <HardFault_Handler+0x4>

08001830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001834:	e7fe      	b.n	8001834 <MemManage_Handler+0x4>

08001836 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <BusFault_Handler+0x4>

0800183c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <UsageFault_Handler+0x4>

08001842 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr

0800184e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr

0800185a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr

08001866 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186a:	f001 f895 	bl	8002998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800187c:	4a14      	ldr	r2, [pc, #80]	; (80018d0 <_sbrk+0x5c>)
 800187e:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <_sbrk+0x60>)
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001888:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <_sbrk+0x64>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d102      	bne.n	8001896 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001890:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <_sbrk+0x64>)
 8001892:	4a12      	ldr	r2, [pc, #72]	; (80018dc <_sbrk+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001896:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <_sbrk+0x64>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d207      	bcs.n	80018b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a4:	f003 f8f8 	bl	8004a98 <__errno>
 80018a8:	4603      	mov	r3, r0
 80018aa:	220c      	movs	r2, #12
 80018ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	e009      	b.n	80018c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a05      	ldr	r2, [pc, #20]	; (80018d8 <_sbrk+0x64>)
 80018c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018c6:	68fb      	ldr	r3, [r7, #12]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20005000 	.word	0x20005000
 80018d4:	00000400 	.word	0x00000400
 80018d8:	200002b8 	.word	0x200002b8
 80018dc:	20000408 	.word	0x20000408

080018e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018ec:	f7ff fff8 	bl	80018e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f0:	480b      	ldr	r0, [pc, #44]	; (8001920 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018f2:	490c      	ldr	r1, [pc, #48]	; (8001924 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018f4:	4a0c      	ldr	r2, [pc, #48]	; (8001928 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f8:	e002      	b.n	8001900 <LoopCopyDataInit>

080018fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018fe:	3304      	adds	r3, #4

08001900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001904:	d3f9      	bcc.n	80018fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001906:	4a09      	ldr	r2, [pc, #36]	; (800192c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001908:	4c09      	ldr	r4, [pc, #36]	; (8001930 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800190c:	e001      	b.n	8001912 <LoopFillZerobss>

0800190e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800190e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001910:	3204      	adds	r2, #4

08001912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001914:	d3fb      	bcc.n	800190e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001916:	f003 f8c5 	bl	8004aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800191a:	f7ff f8f1 	bl	8000b00 <main>
  bx lr
 800191e:	4770      	bx	lr
  ldr r0, =_sdata
 8001920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001924:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8001928:	08005e18 	.word	0x08005e18
  ldr r2, =_sbss
 800192c:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8001930:	20000408 	.word	0x20000408

08001934 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001934:	e7fe      	b.n	8001934 <ADC1_2_IRQHandler>

08001936 <error>:
// Motor parameter
extern double k_phi;
extern double R_a;

void error(double x, double y, double theta, double x_r, double y_r, double theta_r, double *e_x, double *e_y, double *e_theta)
{
 8001936:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001942:	e9c7 2300 	strd	r2, r3, [r7]
    *e_x = cos(theta) * (x_r - x) + sin(theta) * (y_r - y);
 8001946:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800194a:	f003 f919 	bl	8004b80 <cos>
 800194e:	4680      	mov	r8, r0
 8001950:	4689      	mov	r9, r1
 8001952:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001956:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800195a:	f7fe fbfd 	bl	8000158 <__aeabi_dsub>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4640      	mov	r0, r8
 8001964:	4649      	mov	r1, r9
 8001966:	f7fe fdaf 	bl	80004c8 <__aeabi_dmul>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4692      	mov	sl, r2
 8001970:	469b      	mov	fp, r3
 8001972:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001976:	f003 f949 	bl	8004c0c <sin>
 800197a:	4680      	mov	r8, r0
 800197c:	4689      	mov	r9, r1
 800197e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001982:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001986:	f7fe fbe7 	bl	8000158 <__aeabi_dsub>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4640      	mov	r0, r8
 8001990:	4649      	mov	r1, r9
 8001992:	f7fe fd99 	bl	80004c8 <__aeabi_dmul>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4650      	mov	r0, sl
 800199c:	4659      	mov	r1, fp
 800199e:	f7fe fbdd 	bl	800015c <__adddf3>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80019a8:	e9c1 2300 	strd	r2, r3, [r1]
    *e_y = (-1) * sin(theta) * (x_r - x) + cos(theta) * (y_r - y);
 80019ac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80019b0:	f003 f92c 	bl	8004c0c <sin>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4614      	mov	r4, r2
 80019ba:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80019be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019c2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80019c6:	f7fe fbc7 	bl	8000158 <__aeabi_dsub>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4620      	mov	r0, r4
 80019d0:	4629      	mov	r1, r5
 80019d2:	f7fe fd79 	bl	80004c8 <__aeabi_dmul>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4690      	mov	r8, r2
 80019dc:	4699      	mov	r9, r3
 80019de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80019e2:	f003 f8cd 	bl	8004b80 <cos>
 80019e6:	4604      	mov	r4, r0
 80019e8:	460d      	mov	r5, r1
 80019ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019ee:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80019f2:	f7fe fbb1 	bl	8000158 <__aeabi_dsub>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	4620      	mov	r0, r4
 80019fc:	4629      	mov	r1, r5
 80019fe:	f7fe fd63 	bl	80004c8 <__aeabi_dmul>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4640      	mov	r0, r8
 8001a08:	4649      	mov	r1, r9
 8001a0a:	f7fe fba7 	bl	800015c <__adddf3>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001a14:	e9c1 2300 	strd	r2, r3, [r1]
    *e_theta = theta_r - theta;
 8001a18:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a1c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001a20:	f7fe fb9a 	bl	8000158 <__aeabi_dsub>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001a2a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001a38 <virtual_control>:

// Caculate virtural control signal
// Must allocate v_c matrix and K matrix in the main program
void virtual_control(matrix *v_c, matrix *K, matrix *v_c_old, double e_x, double e_y, double e_theta, double v_r, double w_r)
{
 8001a38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a3c:	b084      	sub	sp, #16
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
    // Store the previous value of v_c
    v_c_old->index[0][0] = v_c->index[0][0];
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	6811      	ldr	r1, [r2, #0]
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	e9c1 2300 	strd	r2, r3, [r1]
    v_c_old->index[1][0] = v_c->index[1][0];
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	3304      	adds	r3, #4
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	3204      	adds	r2, #4
 8001a68:	6811      	ldr	r1, [r2, #0]
 8001a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6e:	e9c1 2300 	strd	r2, r3, [r1]

    // Calculate new v_c
    v_c->index[0][0] = v_r * cos(e_theta) + K->index[0][0] * e_x;
 8001a72:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a76:	f003 f883 	bl	8004b80 <cos>
 8001a7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001a7e:	f7fe fd23 	bl	80004c8 <__aeabi_dmul>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4690      	mov	r8, r2
 8001a88:	4699      	mov	r9, r3
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a98:	f7fe fd16 	bl	80004c8 <__aeabi_dmul>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681c      	ldr	r4, [r3, #0]
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	4640      	mov	r0, r8
 8001ab0:	4649      	mov	r1, r9
 8001ab2:	f7fe fb53 	bl	800015c <__adddf3>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	e9c4 2300 	strd	r2, r3, [r4]
    v_c->index[1][0] = w_r + K->index[1][0] * v_r * e_y + K->index[2][0] * v_r * sin(e_theta);
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ace:	f7fe fcfb 	bl	80004c8 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ade:	f7fe fcf3 	bl	80004c8 <__aeabi_dmul>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001aee:	f7fe fb35 	bl	800015c <__adddf3>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	4690      	mov	r8, r2
 8001af8:	4699      	mov	r9, r3
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	3308      	adds	r3, #8
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b0a:	f7fe fcdd 	bl	80004c8 <__aeabi_dmul>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4614      	mov	r4, r2
 8001b14:	461d      	mov	r5, r3
 8001b16:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001b1a:	f003 f877 	bl	8004c0c <sin>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4620      	mov	r0, r4
 8001b24:	4629      	mov	r1, r5
 8001b26:	f7fe fccf 	bl	80004c8 <__aeabi_dmul>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	3304      	adds	r3, #4
 8001b38:	681c      	ldr	r4, [r3, #0]
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4640      	mov	r0, r8
 8001b40:	4649      	mov	r1, r9
 8001b42:	f7fe fb0b 	bl	800015c <__adddf3>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	e9c4 2300 	strd	r2, r3, [r4]
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001b58 <control_signal>:

// Calculate the control signal u
// Must allocate u matrix in the main program
void control_signal(matrix *u, matrix *v_c, matrix *v_c_old, matrix *v, matrix *K_4)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b08b      	sub	sp, #44	; 0x2c
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	603b      	str	r3, [r7, #0]

    double x  = (v_c->index[0][0] - v_c_old->index[0][0]) / sampling_interval;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe faed 	bl	8000158 <__aeabi_dsub>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <control_signal+0xe0>)
 8001b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8c:	f7fe fdc6 	bl	800071c <__aeabi_ddiv>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double y  = (v_c->index[1][0] - v_c_old->index[1][0]) / sampling_interval;
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb0:	f7fe fad2 	bl	8000158 <__aeabi_dsub>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	; (8001c38 <control_signal+0xe0>)
 8001bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc2:	f7fe fdab 	bl	800071c <__aeabi_ddiv>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	e9c7 2306 	strd	r2, r3, [r7, #24]

    subtraction(v_c, v);
 8001bce:	6839      	ldr	r1, [r7, #0]
 8001bd0:	68b8      	ldr	r0, [r7, #8]
 8001bd2:	f000 fba7 	bl	8002324 <subtraction>
    matrix C;
    mutiplication(K_4, v_c, &C);
 8001bd6:	f107 0310 	add.w	r3, r7, #16
 8001bda:	461a      	mov	r2, r3
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001be0:	f000 fc32 	bl	8002448 <mutiplication>
    u->index[0][0] = x + C.index[0][0];
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681c      	ldr	r4, [r3, #0]
 8001bf2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bf6:	f7fe fab1 	bl	800015c <__adddf3>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	e9c4 2300 	strd	r2, r3, [r4]
    u->index[1][0] = y + C.index[1][0];
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	3304      	adds	r3, #4
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	3304      	adds	r3, #4
 8001c12:	681c      	ldr	r4, [r3, #0]
 8001c14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c18:	f7fe faa0 	bl	800015c <__adddf3>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	e9c4 2300 	strd	r2, r3, [r4]
    
    deallocate_matrix(&C);
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 fb06 	bl	800223a <deallocate_matrix>
}
 8001c2e:	bf00      	nop
 8001c30:	372c      	adds	r7, #44	; 0x2c
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd90      	pop	{r4, r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000020 	.word	0x20000020

08001c3c <next_state>:

// Calculate future coordinates of the robot
// Call after applying voltages to motors
void next_state(matrix *v, double *x, double *y, double *theta, double *x_r, double *y_r, double *theta_r, double w_r, double v_r)
{
 8001c3c:	b5b0      	push	{r4, r5, r7, lr}
 8001c3e:	b090      	sub	sp, #64	; 0x40
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
 8001c48:	603b      	str	r3, [r7, #0]
    double derivative_x = cos(*theta) * v->index[0][0];
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c50:	4610      	mov	r0, r2
 8001c52:	4619      	mov	r1, r3
 8001c54:	f002 ff94 	bl	8004b80 <cos>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c62:	f7fe fc31 	bl	80004c8 <__aeabi_dmul>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double derivative_y = sin(*theta) * v->index[0][0];
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	f002 ffc8 	bl	8004c0c <sin>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c86:	f7fe fc1f 	bl	80004c8 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double derivative_theta = v->index[1][0];
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	3304      	adds	r3, #4
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    // Calculate future coordinates
    *x = *x + sampling_interval * derivative_x;
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001ca8:	4b52      	ldr	r3, [pc, #328]	; (8001df4 <next_state+0x1b8>)
 8001caa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001cb2:	f7fe fc09 	bl	80004c8 <__aeabi_dmul>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4620      	mov	r0, r4
 8001cbc:	4629      	mov	r1, r5
 8001cbe:	f7fe fa4d 	bl	800015c <__adddf3>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	68b9      	ldr	r1, [r7, #8]
 8001cc8:	e9c1 2300 	strd	r2, r3, [r1]
    *y = *y + sampling_interval * derivative_y;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cd2:	4b48      	ldr	r3, [pc, #288]	; (8001df4 <next_state+0x1b8>)
 8001cd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cdc:	f7fe fbf4 	bl	80004c8 <__aeabi_dmul>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4620      	mov	r0, r4
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	f7fe fa38 	bl	800015c <__adddf3>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	e9c1 2300 	strd	r2, r3, [r1]
    *theta = *theta + sampling_interval * derivative_theta;
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <next_state+0x1b8>)
 8001cfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d06:	f7fe fbdf 	bl	80004c8 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4620      	mov	r0, r4
 8001d10:	4629      	mov	r1, r5
 8001d12:	f7fe fa23 	bl	800015c <__adddf3>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	6839      	ldr	r1, [r7, #0]
 8001d1c:	e9c1 2300 	strd	r2, r3, [r1]

    double derivative_x_r = cos(*theta_r) * v_r;
 8001d20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f002 ff29 	bl	8004b80 <cos>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001d36:	f7fe fbc7 	bl	80004c8 <__aeabi_dmul>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double derivative_y_r = sin(*theta_r) * v_r;
 8001d42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f002 ff5e 	bl	8004c0c <sin>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001d58:	f7fe fbb6 	bl	80004c8 <__aeabi_dmul>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double derivative_theta_r = w_r;
 8001d64:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d68:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Calculate future reference coordinates
    *x_r = *x_r + sampling_interval * derivative_x_r;
 8001d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d6e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001d72:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <next_state+0x1b8>)
 8001d74:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d78:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d7c:	f7fe fba4 	bl	80004c8 <__aeabi_dmul>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4620      	mov	r0, r4
 8001d86:	4629      	mov	r1, r5
 8001d88:	f7fe f9e8 	bl	800015c <__adddf3>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001d92:	e9c1 2300 	strd	r2, r3, [r1]
    *y_r = *y_r + sampling_interval * derivative_y_r;
 8001d96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d98:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001d9c:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <next_state+0x1b8>)
 8001d9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001da2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da6:	f7fe fb8f 	bl	80004c8 <__aeabi_dmul>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4620      	mov	r0, r4
 8001db0:	4629      	mov	r1, r5
 8001db2:	f7fe f9d3 	bl	800015c <__adddf3>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001dbc:	e9c1 2300 	strd	r2, r3, [r1]
    *theta_r = *theta_r + sampling_interval * derivative_theta_r;
 8001dc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dc2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <next_state+0x1b8>)
 8001dc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dcc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001dd0:	f7fe fb7a 	bl	80004c8 <__aeabi_dmul>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4620      	mov	r0, r4
 8001dda:	4629      	mov	r1, r5
 8001ddc:	f7fe f9be 	bl	800015c <__adddf3>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001de6:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001dea:	bf00      	nop
 8001dec:	3740      	adds	r7, #64	; 0x40
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bdb0      	pop	{r4, r5, r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000020 	.word	0x20000020

08001df8 <torque>:

// Calculate torque signal
// Must allocate tau matrix in the main program
void torque(double theta, matrix *v, matrix *u, matrix *tau)
{
 8001df8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001dfc:	b095      	sub	sp, #84	; 0x54
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
 8001e06:	603b      	str	r3, [r7, #0]
double derivative_theta = v->index[1][0];
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
matrix M;
allocate_matrix(&M, 2, 2);
 8001e18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	2102      	movs	r1, #2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f000 f9d5 	bl	80021d0 <allocate_matrix>
M.index[0][0] = m;
 8001e26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e28:	6819      	ldr	r1, [r3, #0]
 8001e2a:	4b78      	ldr	r3, [pc, #480]	; (800200c <torque+0x214>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	e9c1 2300 	strd	r2, r3, [r1]
M.index[1][1] = I;
 8001e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e36:	3304      	adds	r3, #4
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f103 0108 	add.w	r1, r3, #8
 8001e3e:	4b74      	ldr	r3, [pc, #464]	; (8002010 <torque+0x218>)
 8001e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e44:	e9c1 2300 	strd	r2, r3, [r1]

matrix V;
allocate_matrix(&V, 2, 2);
 8001e48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	2102      	movs	r1, #2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 f9bd 	bl	80021d0 <allocate_matrix>
V.index[0][1] = m * d * derivative_theta;
 8001e56:	4b6d      	ldr	r3, [pc, #436]	; (800200c <torque+0x214>)
 8001e58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e5c:	4b6d      	ldr	r3, [pc, #436]	; (8002014 <torque+0x21c>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fb31 	bl	80004c8 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f103 0608 	add.w	r6, r3, #8
 8001e76:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e7a:	f7fe fb25 	bl	80004c8 <__aeabi_dmul>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	e9c6 2300 	strd	r2, r3, [r6]
V.index[1][0] = - m * d * derivative_theta;
 8001e86:	4b61      	ldr	r3, [pc, #388]	; (800200c <torque+0x214>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	4690      	mov	r8, r2
 8001e8e:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001e92:	4b60      	ldr	r3, [pc, #384]	; (8002014 <torque+0x21c>)
 8001e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e98:	4640      	mov	r0, r8
 8001e9a:	4649      	mov	r1, r9
 8001e9c:	f7fe fb14 	bl	80004c8 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eaa:	3304      	adds	r3, #4
 8001eac:	681e      	ldr	r6, [r3, #0]
 8001eae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001eb2:	f7fe fb09 	bl	80004c8 <__aeabi_dmul>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	e9c6 2300 	strd	r2, r3, [r6]

matrix B;
allocate_matrix(&B, 2, 2);
 8001ebe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	2102      	movs	r1, #2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 f982 	bl	80021d0 <allocate_matrix>
B.index[0][0] = B.index[0][1] = 1 / r;
 8001ecc:	4b52      	ldr	r3, [pc, #328]	; (8002018 <torque+0x220>)
 8001ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ed4:	6809      	ldr	r1, [r1, #0]
 8001ed6:	f101 0608 	add.w	r6, r1, #8
 8001eda:	f04f 0000 	mov.w	r0, #0
 8001ede:	494f      	ldr	r1, [pc, #316]	; (800201c <torque+0x224>)
 8001ee0:	f7fe fc1c 	bl	800071c <__aeabi_ddiv>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9c6 2300 	strd	r2, r3, [r6]
 8001eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eee:	6819      	ldr	r1, [r3, #0]
 8001ef0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001ef4:	e9c1 2300 	strd	r2, r3, [r1]
B.index[1][0] = R / r;
 8001ef8:	4b49      	ldr	r3, [pc, #292]	; (8002020 <torque+0x228>)
 8001efa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001efe:	4b46      	ldr	r3, [pc, #280]	; (8002018 <torque+0x220>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8001f06:	3604      	adds	r6, #4
 8001f08:	6836      	ldr	r6, [r6, #0]
 8001f0a:	f7fe fc07 	bl	800071c <__aeabi_ddiv>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	e9c6 2300 	strd	r2, r3, [r6]
B.index[1][1] = - R / r;
 8001f16:	4b42      	ldr	r3, [pc, #264]	; (8002020 <torque+0x228>)
 8001f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1c:	4614      	mov	r4, r2
 8001f1e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001f22:	4b3d      	ldr	r3, [pc, #244]	; (8002018 <torque+0x220>)
 8001f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f2a:	3104      	adds	r1, #4
 8001f2c:	6809      	ldr	r1, [r1, #0]
 8001f2e:	f101 0608 	add.w	r6, r1, #8
 8001f32:	4620      	mov	r0, r4
 8001f34:	4629      	mov	r1, r5
 8001f36:	f7fe fbf1 	bl	800071c <__aeabi_ddiv>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	e9c6 2300 	strd	r2, r3, [r6]

matrix inv_B;
inverse(&B, &inv_B);
 8001f42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 fcbb 	bl	80028c8 <inverse>
deallocate_matrix(&B);
 8001f52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 f96f 	bl	800223a <deallocate_matrix>

matrix M_u;
mutiplication(&M, u, &M_u);
 8001f5c:	f107 0220 	add.w	r2, r7, #32
 8001f60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f64:	6839      	ldr	r1, [r7, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 fa6e 	bl	8002448 <mutiplication>
deallocate_matrix(&M);
 8001f6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 f962 	bl	800223a <deallocate_matrix>

matrix V_v;
mutiplication(&V, v, &V_v);
 8001f76:	f107 0218 	add.w	r2, r7, #24
 8001f7a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 fa61 	bl	8002448 <mutiplication>
deallocate_matrix(&V);
 8001f86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 f955 	bl	800223a <deallocate_matrix>

addition(&M_u, &V_v);
 8001f90:	f107 0218 	add.w	r2, r7, #24
 8001f94:	f107 0320 	add.w	r3, r7, #32
 8001f98:	4611      	mov	r1, r2
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 f96f 	bl	800227e <addition>
deallocate_matrix(&V_v);
 8001fa0:	f107 0318 	add.w	r3, r7, #24
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 f948 	bl	800223a <deallocate_matrix>

matrix torque;
mutiplication(&inv_B, &M_u, &torque);
 8001faa:	f107 0210 	add.w	r2, r7, #16
 8001fae:	f107 0120 	add.w	r1, r7, #32
 8001fb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 fa46 	bl	8002448 <mutiplication>
deallocate_matrix(&inv_B);
 8001fbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 f93a 	bl	800223a <deallocate_matrix>
deallocate_matrix(&M_u);
 8001fc6:	f107 0320 	add.w	r3, r7, #32
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 f935 	bl	800223a <deallocate_matrix>

tau->index[0][0] = torque.index[0][0];
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6811      	ldr	r1, [r2, #0]
 8001fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fde:	e9c1 2300 	strd	r2, r3, [r1]
tau->index[1][0] = torque.index[1][0];
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	3204      	adds	r2, #4
 8001fee:	6811      	ldr	r1, [r2, #0]
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	e9c1 2300 	strd	r2, r3, [r1]

deallocate_matrix(&torque);
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f000 f91c 	bl	800223a <deallocate_matrix>
}
 8002002:	bf00      	nop
 8002004:	3754      	adds	r7, #84	; 0x54
 8002006:	46bd      	mov	sp, r7
 8002008:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800200c:	20000048 	.word	0x20000048
 8002010:	20000028 	.word	0x20000028
 8002014:	20000040 	.word	0x20000040
 8002018:	20000030 	.word	0x20000030
 800201c:	3ff00000 	.word	0x3ff00000
 8002020:	20000038 	.word	0x20000038

08002024 <velocity>:

// Calculate the linear velocity and angular velocity of the vehicle
void velocity(matrix *v, double left_angular_velocity, double right_angular_velocity)
{
 8002024:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	e9c7 2300 	strd	r2, r3, [r7]
    v->index[0][0] = r / 2 * (left_angular_velocity + right_angular_velocity);
 8002032:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <velocity+0xb8>)
 8002034:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002040:	f7fe fb6c 	bl	800071c <__aeabi_ddiv>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4690      	mov	r8, r2
 800204a:	4699      	mov	r9, r3
 800204c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002054:	f7fe f882 	bl	800015c <__adddf3>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	4640      	mov	r0, r8
 800206c:	4649      	mov	r1, r9
 800206e:	f7fe fa2b 	bl	80004c8 <__aeabi_dmul>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	e9c4 2300 	strd	r2, r3, [r4]
    v->index[1][0] = r / (2 * R) * (right_angular_velocity - left_angular_velocity);
 800207a:	4b18      	ldr	r3, [pc, #96]	; (80020dc <velocity+0xb8>)
 800207c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002080:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <velocity+0xbc>)
 8002082:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	f7fe f867 	bl	800015c <__adddf3>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4620      	mov	r0, r4
 8002094:	4629      	mov	r1, r5
 8002096:	f7fe fb41 	bl	800071c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4690      	mov	r8, r2
 80020a0:	4699      	mov	r9, r3
 80020a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80020aa:	f7fe f855 	bl	8000158 <__aeabi_dsub>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	3304      	adds	r3, #4
 80020bc:	681c      	ldr	r4, [r3, #0]
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4640      	mov	r0, r8
 80020c4:	4649      	mov	r1, r9
 80020c6:	f7fe f9ff 	bl	80004c8 <__aeabi_dmul>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	e9c4 2300 	strd	r2, r3, [r4]
}
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020dc:	20000030 	.word	0x20000030
 80020e0:	20000038 	.word	0x20000038

080020e4 <voltage>:

// Calculate voltage for the motor
void voltage(double *voltage_left, double *voltage_right, double left_angular_velocity, double right_angular_velocity, matrix *tau)
{
 80020e4:	b5b0      	push	{r4, r5, r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	e9c7 2300 	strd	r2, r3, [r7]
    *voltage_left = k_phi * left_angular_velocity * 30 + R_a * tau->index[1][0] / k_phi;
 80020f2:	4b34      	ldr	r3, [pc, #208]	; (80021c4 <voltage+0xe0>)
 80020f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020fc:	f7fe f9e4 	bl	80004c8 <__aeabi_dmul>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	f04f 0200 	mov.w	r2, #0
 800210c:	4b2e      	ldr	r3, [pc, #184]	; (80021c8 <voltage+0xe4>)
 800210e:	f7fe f9db 	bl	80004c8 <__aeabi_dmul>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4614      	mov	r4, r2
 8002118:	461d      	mov	r5, r3
 800211a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	3304      	adds	r3, #4
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002126:	4b29      	ldr	r3, [pc, #164]	; (80021cc <voltage+0xe8>)
 8002128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212c:	f7fe f9cc 	bl	80004c8 <__aeabi_dmul>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	4b22      	ldr	r3, [pc, #136]	; (80021c4 <voltage+0xe0>)
 800213a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213e:	f7fe faed 	bl	800071c <__aeabi_ddiv>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4620      	mov	r0, r4
 8002148:	4629      	mov	r1, r5
 800214a:	f7fe f807 	bl	800015c <__adddf3>
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	68f9      	ldr	r1, [r7, #12]
 8002154:	e9c1 2300 	strd	r2, r3, [r1]
    *voltage_right = k_phi * right_angular_velocity * 30 + R_a * tau->index[0][0] / k_phi;
 8002158:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <voltage+0xe0>)
 800215a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800215e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002162:	f7fe f9b1 	bl	80004c8 <__aeabi_dmul>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4610      	mov	r0, r2
 800216c:	4619      	mov	r1, r3
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <voltage+0xe4>)
 8002174:	f7fe f9a8 	bl	80004c8 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4614      	mov	r4, r2
 800217e:	461d      	mov	r5, r3
 8002180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	e9d3 0100 	ldrd	r0, r1, [r3]
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <voltage+0xe8>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	f7fe f99a 	bl	80004c8 <__aeabi_dmul>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <voltage+0xe0>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	f7fe fabb 	bl	800071c <__aeabi_ddiv>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4620      	mov	r0, r4
 80021ac:	4629      	mov	r1, r5
 80021ae:	f7fd ffd5 	bl	800015c <__adddf3>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	68b9      	ldr	r1, [r7, #8]
 80021b8:	e9c1 2300 	strd	r2, r3, [r1]
}
 80021bc:	bf00      	nop
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bdb0      	pop	{r4, r5, r7, pc}
 80021c4:	20000050 	.word	0x20000050
 80021c8:	403e0000 	.word	0x403e0000
 80021cc:	20000058 	.word	0x20000058

080021d0 <allocate_matrix>:
#include "matrices_op2.h"

//Allocate memmory space and matrix A
void allocate_matrix(matrix *A, unsigned_int8 num_rows, unsigned_int8 num_columns)
{
 80021d0:	b590      	push	{r4, r7, lr}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	460b      	mov	r3, r1
 80021da:	70fb      	strb	r3, [r7, #3]
 80021dc:	4613      	mov	r3, r2
 80021de:	70bb      	strb	r3, [r7, #2]
    A->index = (double **) malloc(sizeof(double *) * num_rows);
 80021e0:	78fb      	ldrb	r3, [r7, #3]
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f002 fb83 	bl	80048f0 <malloc>
 80021ea:	4603      	mov	r3, r0
 80021ec:	461a      	mov	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	601a      	str	r2, [r3, #0]
    A->num_columns = num_columns;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	78ba      	ldrb	r2, [r7, #2]
 80021f6:	711a      	strb	r2, [r3, #4]
    A->num_rows = num_rows;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	715a      	strb	r2, [r3, #5]

    for (int i = 0; i < A->num_rows; i++)
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	e00f      	b.n	8002224 <allocate_matrix+0x54>
        A->index[i] = (double *) calloc(sizeof(double), A->num_columns);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	791b      	ldrb	r3, [r3, #4]
 8002208:	4619      	mov	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	18d4      	adds	r4, r2, r3
 8002214:	2008      	movs	r0, #8
 8002216:	f002 fb4f 	bl	80048b8 <calloc>
 800221a:	4603      	mov	r3, r0
 800221c:	6023      	str	r3, [r4, #0]
    for (int i = 0; i < A->num_rows; i++)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	795b      	ldrb	r3, [r3, #5]
 8002228:	461a      	mov	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	4293      	cmp	r3, r2
 800222e:	dbe9      	blt.n	8002204 <allocate_matrix+0x34>
}
 8002230:	bf00      	nop
 8002232:	bf00      	nop
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	bd90      	pop	{r4, r7, pc}

0800223a <deallocate_matrix>:

//Deallocate memory space for matrix A
void deallocate_matrix(matrix *A)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < A->num_rows; i++){
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	e00b      	b.n	8002260 <deallocate_matrix+0x26>
        free(A->index[i]);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f002 fb53 	bl	8004900 <free>
    for (int i = 0; i < A->num_rows; i++){
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	3301      	adds	r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	795b      	ldrb	r3, [r3, #5]
 8002264:	461a      	mov	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4293      	cmp	r3, r2
 800226a:	dbed      	blt.n	8002248 <deallocate_matrix+0xe>
    }
    free(A->index);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f002 fb45 	bl	8004900 <free>
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <addition>:
}

//Calculate addtion of matrix A and B
//Answer is directly assigned to A
void addition(matrix *A, matrix *B)
{
 800227e:	b5b0      	push	{r4, r5, r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    //Check dimensions of all matrix operands
    if ((A->num_rows != B->num_rows) || (A->num_columns != B->num_columns))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	795a      	ldrb	r2, [r3, #5]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	795b      	ldrb	r3, [r3, #5]
 8002290:	429a      	cmp	r2, r3
 8002292:	d143      	bne.n	800231c <addition+0x9e>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	791a      	ldrb	r2, [r3, #4]
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	791b      	ldrb	r3, [r3, #4]
 800229c:	429a      	cmp	r2, r3
 800229e:	d13d      	bne.n	800231c <addition+0x9e>
        return;
    
    //Calculate addition
    for (int i  = 0; i < A->num_rows; i++){
 80022a0:	2300      	movs	r3, #0
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	e033      	b.n	800230e <addition+0x90>
        for (int j = 0; j < A->num_columns; j++){
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	e027      	b.n	80022fc <addition+0x7e>
            A->index[i][j] += B->index[i][j];
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4413      	add	r3, r2
 80022be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	4413      	add	r3, r2
 80022d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d8:	687c      	ldr	r4, [r7, #4]
 80022da:	6825      	ldr	r5, [r4, #0]
 80022dc:	68fc      	ldr	r4, [r7, #12]
 80022de:	00a4      	lsls	r4, r4, #2
 80022e0:	442c      	add	r4, r5
 80022e2:	6825      	ldr	r5, [r4, #0]
 80022e4:	68bc      	ldr	r4, [r7, #8]
 80022e6:	00e4      	lsls	r4, r4, #3
 80022e8:	442c      	add	r4, r5
 80022ea:	f7fd ff37 	bl	800015c <__adddf3>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	3301      	adds	r3, #1
 80022fa:	60bb      	str	r3, [r7, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	791b      	ldrb	r3, [r3, #4]
 8002300:	461a      	mov	r2, r3
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	4293      	cmp	r3, r2
 8002306:	dbd1      	blt.n	80022ac <addition+0x2e>
    for (int i  = 0; i < A->num_rows; i++){
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3301      	adds	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	795b      	ldrb	r3, [r3, #5]
 8002312:	461a      	mov	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4293      	cmp	r3, r2
 8002318:	dbc5      	blt.n	80022a6 <addition+0x28>
 800231a:	e000      	b.n	800231e <addition+0xa0>
        return;
 800231c:	bf00      	nop
        }
    }
}
 800231e:	3710      	adds	r7, #16
 8002320:	46bd      	mov	sp, r7
 8002322:	bdb0      	pop	{r4, r5, r7, pc}

08002324 <subtraction>:

//Calculate subtraction of matrix A and B (A - B)
//Answer is directly assigned to A
void subtraction(matrix *A, matrix *B)
{
 8002324:	b5b0      	push	{r4, r5, r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    //Check dimensions of all matrix operands
    if ((A->num_rows != B->num_rows) || (A->num_columns != B->num_columns))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	795a      	ldrb	r2, [r3, #5]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	795b      	ldrb	r3, [r3, #5]
 8002336:	429a      	cmp	r2, r3
 8002338:	d143      	bne.n	80023c2 <subtraction+0x9e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	791a      	ldrb	r2, [r3, #4]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	791b      	ldrb	r3, [r3, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	d13d      	bne.n	80023c2 <subtraction+0x9e>
        return;
    
    //Calculate Subtraction
    for (int i  = 0; i < A->num_rows; i++){
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	e033      	b.n	80023b4 <subtraction+0x90>
        for (int j = 0; j < A->num_columns; j++){
 800234c:	2300      	movs	r3, #0
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	e027      	b.n	80023a2 <subtraction+0x7e>
            A->index[i][j] -= B->index[i][j];
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	4413      	add	r3, r2
 8002364:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4413      	add	r3, r2
 800237a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237e:	687c      	ldr	r4, [r7, #4]
 8002380:	6825      	ldr	r5, [r4, #0]
 8002382:	68fc      	ldr	r4, [r7, #12]
 8002384:	00a4      	lsls	r4, r4, #2
 8002386:	442c      	add	r4, r5
 8002388:	6825      	ldr	r5, [r4, #0]
 800238a:	68bc      	ldr	r4, [r7, #8]
 800238c:	00e4      	lsls	r4, r4, #3
 800238e:	442c      	add	r4, r5
 8002390:	f7fd fee2 	bl	8000158 <__aeabi_dsub>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	3301      	adds	r3, #1
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	791b      	ldrb	r3, [r3, #4]
 80023a6:	461a      	mov	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4293      	cmp	r3, r2
 80023ac:	dbd1      	blt.n	8002352 <subtraction+0x2e>
    for (int i  = 0; i < A->num_rows; i++){
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	3301      	adds	r3, #1
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	795b      	ldrb	r3, [r3, #5]
 80023b8:	461a      	mov	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4293      	cmp	r3, r2
 80023be:	dbc5      	blt.n	800234c <subtraction+0x28>
 80023c0:	e000      	b.n	80023c4 <subtraction+0xa0>
        return;
 80023c2:	bf00      	nop
        }
    }
}
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bdb0      	pop	{r4, r5, r7, pc}

080023ca <scalar_multiplication>:

//Scalar multiplication of matrix
////Answer is directly assigned to A
void scalar_multiplication(matrix *A, double scalar)
{
 80023ca:	b590      	push	{r4, r7, lr}
 80023cc:	b087      	sub	sp, #28
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	e9c7 2300 	strd	r2, r3, [r7]
    for (int i  = 0; i < A->num_rows; i++){
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	e02a      	b.n	8002432 <scalar_multiplication+0x68>
        for (int j = 0; j < A->num_columns; j++){
 80023dc:	2300      	movs	r3, #0
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	e01e      	b.n	8002420 <scalar_multiplication+0x56>
            A->index[i][j] *= scalar;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	4413      	add	r3, r2
 80023f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	18d4      	adds	r4, r2, r3
 800240a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800240e:	f7fe f85b 	bl	80004c8 <__aeabi_dmul>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	3301      	adds	r3, #1
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	791b      	ldrb	r3, [r3, #4]
 8002424:	461a      	mov	r2, r3
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	4293      	cmp	r3, r2
 800242a:	dbda      	blt.n	80023e2 <scalar_multiplication+0x18>
    for (int i  = 0; i < A->num_rows; i++){
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	3301      	adds	r3, #1
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	795b      	ldrb	r3, [r3, #5]
 8002436:	461a      	mov	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	4293      	cmp	r3, r2
 800243c:	dbce      	blt.n	80023dc <scalar_multiplication+0x12>
        }
    }
}
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd90      	pop	{r4, r7, pc}

08002448 <mutiplication>:

//Calculate multiplication of matrix A and B
//Answer is directly assigned to Ans
void mutiplication(matrix *A, matrix *B, matrix *Ans)
{
 8002448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244a:	b089      	sub	sp, #36	; 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
    //Check for appropriate size
    if (A->num_columns != B->num_rows)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	791a      	ldrb	r2, [r3, #4]
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	795b      	ldrb	r3, [r3, #5]
 800245c:	429a      	cmp	r2, r3
 800245e:	d166      	bne.n	800252e <mutiplication+0xe6>
        return;

    //Allocate memory space for answer
    allocate_matrix(Ans, A->num_rows, B->num_columns);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	7959      	ldrb	r1, [r3, #5]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	791b      	ldrb	r3, [r3, #4]
 8002468:	461a      	mov	r2, r3
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff feb0 	bl	80021d0 <allocate_matrix>

    //Perform multiplication
    for (int i = 0; i < Ans->num_rows; i++){
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
 8002474:	e054      	b.n	8002520 <mutiplication+0xd8>
        for(int j = 0; j < Ans->num_columns; j++){
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	e048      	b.n	800250e <mutiplication+0xc6>
            for (int x = 0; x < A->num_columns; x++){
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	e03c      	b.n	80024fc <mutiplication+0xb4>
                Ans->index[i][j] += (A->index[i][x] * B->index[x][j]); 
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4413      	add	r3, r2
 8002494:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4413      	add	r3, r2
 80024aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	4413      	add	r3, r2
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	4413      	add	r3, r2
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe f800 	bl	80004c8 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	18d6      	adds	r6, r2, r3
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	4620      	mov	r0, r4
 80024e8:	4629      	mov	r1, r5
 80024ea:	f7fd fe37 	bl	800015c <__adddf3>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	e9c6 2300 	strd	r2, r3, [r6]
            for (int x = 0; x < A->num_columns; x++){
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	3301      	adds	r3, #1
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	791b      	ldrb	r3, [r3, #4]
 8002500:	461a      	mov	r2, r3
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	4293      	cmp	r3, r2
 8002506:	dbbc      	blt.n	8002482 <mutiplication+0x3a>
        for(int j = 0; j < Ans->num_columns; j++){
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	3301      	adds	r3, #1
 800250c:	61bb      	str	r3, [r7, #24]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	791b      	ldrb	r3, [r3, #4]
 8002512:	461a      	mov	r2, r3
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	4293      	cmp	r3, r2
 8002518:	dbb0      	blt.n	800247c <mutiplication+0x34>
    for (int i = 0; i < Ans->num_rows; i++){
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3301      	adds	r3, #1
 800251e:	61fb      	str	r3, [r7, #28]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	795b      	ldrb	r3, [r3, #5]
 8002524:	461a      	mov	r2, r3
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	4293      	cmp	r3, r2
 800252a:	dba4      	blt.n	8002476 <mutiplication+0x2e>
 800252c:	e000      	b.n	8002530 <mutiplication+0xe8>
        return;
 800252e:	bf00      	nop
            }
        }
    }
}
 8002530:	3724      	adds	r7, #36	; 0x24
 8002532:	46bd      	mov	sp, r7
 8002534:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002536 <transpose>:

//Perform transpose of A
void transpose(matrix *A, matrix *transpose_A)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	6039      	str	r1, [r7, #0]
    allocate_matrix(transpose_A, A->num_columns, A->num_rows);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	7919      	ldrb	r1, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	795b      	ldrb	r3, [r3, #5]
 8002548:	461a      	mov	r2, r3
 800254a:	6838      	ldr	r0, [r7, #0]
 800254c:	f7ff fe40 	bl	80021d0 <allocate_matrix>

    //Perform transpose operation
    for (int i = 0; i < transpose_A->num_rows; i++){
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e024      	b.n	80025a0 <transpose+0x6a>
        for (int j = 0; j < transpose_A->num_columns; j++){
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	e018      	b.n	800258e <transpose+0x58>
            transpose_A->index[i][j] = A->index[j][i];
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	6811      	ldr	r1, [r2, #0]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	0092      	lsls	r2, r2, #2
 8002576:	440a      	add	r2, r1
 8002578:	6811      	ldr	r1, [r2, #0]
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	00d2      	lsls	r2, r2, #3
 800257e:	4411      	add	r1, r2
 8002580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002584:	e9c1 2300 	strd	r2, r3, [r1]
        for (int j = 0; j < transpose_A->num_columns; j++){
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	3301      	adds	r3, #1
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	791b      	ldrb	r3, [r3, #4]
 8002592:	461a      	mov	r2, r3
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4293      	cmp	r3, r2
 8002598:	dbe0      	blt.n	800255c <transpose+0x26>
    for (int i = 0; i < transpose_A->num_rows; i++){
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	3301      	adds	r3, #1
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	795b      	ldrb	r3, [r3, #5]
 80025a4:	461a      	mov	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4293      	cmp	r3, r2
 80025aa:	dbd4      	blt.n	8002556 <transpose+0x20>
        }
    }
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <minor>:

void minor(matrix *major, matrix *minor, unsigned_int8 skip_row, unsigned_int8 skip_column)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b088      	sub	sp, #32
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	4611      	mov	r1, r2
 80025c2:	461a      	mov	r2, r3
 80025c4:	460b      	mov	r3, r1
 80025c6:	71fb      	strb	r3, [r7, #7]
 80025c8:	4613      	mov	r3, r2
 80025ca:	71bb      	strb	r3, [r7, #6]
    //Allocate memory space for minor
    allocate_matrix(minor, major->num_rows - 1, major->num_columns - 1);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	795b      	ldrb	r3, [r3, #5]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b2d9      	uxtb	r1, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	791b      	ldrb	r3, [r3, #4]
 80025d8:	3b01      	subs	r3, #1
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	461a      	mov	r2, r3
 80025de:	68b8      	ldr	r0, [r7, #8]
 80025e0:	f7ff fdf6 	bl	80021d0 <allocate_matrix>

    int x = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61fb      	str	r3, [r7, #28]
    int y = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61bb      	str	r3, [r7, #24]

    //Assign element to minor
    //Skip row skip_row
    //Skip column skip_column
    for (int i = 0; i < major->num_rows; i++){
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	e038      	b.n	8002664 <minor+0xae>
        if (i != skip_row){
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d030      	beq.n	800265c <minor+0xa6>
            for (int j = 0; j < major->num_columns; j++){
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	e021      	b.n	8002644 <minor+0x8e>
                if (j != skip_column){
 8002600:	79bb      	ldrb	r3, [r7, #6]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	429a      	cmp	r2, r3
 8002606:	d019      	beq.n	800263c <minor+0x86>
                    minor->index[x][y] = major->index[i][j];
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	4413      	add	r3, r2
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	6811      	ldr	r1, [r2, #0]
 800261e:	69fa      	ldr	r2, [r7, #28]
 8002620:	0092      	lsls	r2, r2, #2
 8002622:	440a      	add	r2, r1
 8002624:	6811      	ldr	r1, [r2, #0]
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	00d2      	lsls	r2, r2, #3
 800262a:	4411      	add	r1, r2
 800262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002630:	e9c1 2300 	strd	r2, r3, [r1]
                    y++;
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	3301      	adds	r3, #1
 8002638:	61bb      	str	r3, [r7, #24]
 800263a:	e000      	b.n	800263e <minor+0x88>
                } else {
                    continue;
 800263c:	bf00      	nop
            for (int j = 0; j < major->num_columns; j++){
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	3301      	adds	r3, #1
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	791b      	ldrb	r3, [r3, #4]
 8002648:	461a      	mov	r2, r3
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4293      	cmp	r3, r2
 800264e:	dbd7      	blt.n	8002600 <minor+0x4a>
                }
            }
            x++;
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	3301      	adds	r3, #1
 8002654:	61fb      	str	r3, [r7, #28]
            y = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	e000      	b.n	800265e <minor+0xa8>
        } else {
            continue;
 800265c:	bf00      	nop
    for (int i = 0; i < major->num_rows; i++){
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3301      	adds	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	795b      	ldrb	r3, [r3, #5]
 8002668:	461a      	mov	r2, r3
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	4293      	cmp	r3, r2
 800266e:	dbc0      	blt.n	80025f2 <minor+0x3c>
        }
    }
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	3720      	adds	r7, #32
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <determinant>:

// Calculate the determinant of A
double determinant(matrix *A, unsigned_int8 expand_row)
{
 800267a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
    double result = 0;
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	f04f 0300 	mov.w	r3, #0
 8002690:	e9c7 2306 	strd	r2, r3, [r7, #24]
    
    if (A->num_rows == 1 && A->num_columns == 1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	795b      	ldrb	r3, [r3, #5]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d10d      	bne.n	80026b8 <determinant+0x3e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d109      	bne.n	80026b8 <determinant+0x3e>
        return result = A->index[0][0];
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80026b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026b6:	e09a      	b.n	80027ee <determinant+0x174>

    //Calculate determinant with chosen expand_row
    for (int j = 0; j < A->num_columns; j++){
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	e08e      	b.n	80027dc <determinant+0x162>
        
        //Create minor matrix
        matrix M;
        minor(A, &M, expand_row, j);
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	78fa      	ldrb	r2, [r7, #3]
 80026c4:	f107 010c 	add.w	r1, r7, #12
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f7ff ff74 	bl	80025b6 <minor>
        
        if ((expand_row + j) % 2 == 0){
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	4413      	add	r3, r2
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d13a      	bne.n	8002752 <determinant+0xd8>
            result += (A->index[expand_row][j] == 0) ? (0) : (A->index[expand_row][j] * determinant(&M, 0));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	78fb      	ldrb	r3, [r7, #3]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	4413      	add	r3, r2
 80026ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	f7fe f94d 	bl	8000998 <__aeabi_dcmpeq>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d119      	bne.n	8002738 <determinant+0xbe>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	78fb      	ldrb	r3, [r7, #3]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4413      	add	r3, r2
 8002716:	e9d3 8900 	ldrd	r8, r9, [r3]
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	2100      	movs	r1, #0
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ffaa 	bl	800267a <determinant>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4640      	mov	r0, r8
 800272c:	4649      	mov	r1, r9
 800272e:	f7fd fecb 	bl	80004c8 <__aeabi_dmul>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	e003      	b.n	8002740 <determinant+0xc6>
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	f04f 0300 	mov.w	r3, #0
 8002740:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002744:	f7fd fd0a 	bl	800015c <__adddf3>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002750:	e03c      	b.n	80027cc <determinant+0x152>
        } else {
            result += (A->index[expand_row][j] == 0) ? (0) : ((-1) * A->index[expand_row][j] * determinant(&M, 0));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4413      	add	r3, r2
 8002764:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	f7fe f912 	bl	8000998 <__aeabi_dcmpeq>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11c      	bne.n	80027b4 <determinant+0x13a>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	78fb      	ldrb	r3, [r7, #3]
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4413      	add	r3, r2
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	4614      	mov	r4, r2
 8002792:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002796:	f107 030c 	add.w	r3, r7, #12
 800279a:	2100      	movs	r1, #0
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff ff6c 	bl	800267a <determinant>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	4620      	mov	r0, r4
 80027a8:	4629      	mov	r1, r5
 80027aa:	f7fd fe8d 	bl	80004c8 <__aeabi_dmul>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	e003      	b.n	80027bc <determinant+0x142>
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80027c0:	f7fd fccc 	bl	800015c <__adddf3>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
        }

        //Deallocate minor matrix
        deallocate_matrix(&M);
 80027cc:	f107 030c 	add.w	r3, r7, #12
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fd32 	bl	800223a <deallocate_matrix>
    for (int j = 0; j < A->num_columns; j++){
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3301      	adds	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	791b      	ldrb	r3, [r3, #4]
 80027e0:	461a      	mov	r2, r3
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	4293      	cmp	r3, r2
 80027e6:	f6ff af6a 	blt.w	80026be <determinant+0x44>
    }

    return result;
 80027ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80027ee:	4610      	mov	r0, r2
 80027f0:	4619      	mov	r1, r3
 80027f2:	3720      	adds	r7, #32
 80027f4:	46bd      	mov	sp, r7
 80027f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080027fa <adjoint>:

//Calculate adjoint matrix
void adjoint(matrix *A, matrix *Ans)
{
 80027fa:	b5b0      	push	{r4, r5, r7, lr}
 80027fc:	b088      	sub	sp, #32
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
    matrix temp;
    allocate_matrix(&temp, A->num_rows, A->num_columns);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	7959      	ldrb	r1, [r3, #5]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	791a      	ldrb	r2, [r3, #4]
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fcdd 	bl	80021d0 <allocate_matrix>
    for (int i = 0; i < temp.num_rows; i++){
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	e040      	b.n	800289e <adjoint+0xa4>
        for (int j = 0; j < temp.num_columns; j++){
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
 8002820:	e035      	b.n	800288e <adjoint+0x94>
            matrix M;
            minor(A, &M, i, j);
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	b2da      	uxtb	r2, r3
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	b2db      	uxtb	r3, r3
 800282a:	f107 0108 	add.w	r1, r7, #8
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff fec1 	bl	80025b6 <minor>

            temp.index[i][j] = ((i + j) % 2 == 0) ? (determinant(&M, 0)) : ((-1) * determinant(&M, 0));
 8002834:	69fa      	ldr	r2, [r7, #28]
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	4413      	add	r3, r2
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d108      	bne.n	8002854 <adjoint+0x5a>
 8002842:	f107 0308 	add.w	r3, r7, #8
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff16 	bl	800267a <determinant>
 800284e:	4604      	mov	r4, r0
 8002850:	460d      	mov	r5, r1
 8002852:	e00a      	b.n	800286a <adjoint+0x70>
 8002854:	f107 0308 	add.w	r3, r7, #8
 8002858:	2100      	movs	r1, #0
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff ff0d 	bl	800267a <determinant>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4614      	mov	r4, r2
 8002866:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4413      	add	r3, r2
 800287a:	e9c3 4500 	strd	r4, r5, [r3]
            
            //Deallocate minor matrix
            deallocate_matrix(&M);
 800287e:	f107 0308 	add.w	r3, r7, #8
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fcd9 	bl	800223a <deallocate_matrix>
        for (int j = 0; j < temp.num_columns; j++){
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	3301      	adds	r3, #1
 800288c:	61bb      	str	r3, [r7, #24]
 800288e:	7d3b      	ldrb	r3, [r7, #20]
 8002890:	461a      	mov	r2, r3
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	4293      	cmp	r3, r2
 8002896:	dbc4      	blt.n	8002822 <adjoint+0x28>
    for (int i = 0; i < temp.num_rows; i++){
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	3301      	adds	r3, #1
 800289c:	61fb      	str	r3, [r7, #28]
 800289e:	7d7b      	ldrb	r3, [r7, #21]
 80028a0:	461a      	mov	r2, r3
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	4293      	cmp	r3, r2
 80028a6:	dbb9      	blt.n	800281c <adjoint+0x22>
        }
    }
    transpose(&temp, Ans);
 80028a8:	f107 0310 	add.w	r3, r7, #16
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fe41 	bl	8002536 <transpose>
    deallocate_matrix(&temp);
 80028b4:	f107 0310 	add.w	r3, r7, #16
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fcbe 	bl	800223a <deallocate_matrix>
}
 80028be:	bf00      	nop
 80028c0:	3720      	adds	r7, #32
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080028c8 <inverse>:

void inverse(matrix *A, matrix *inverse_of_A)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
    //Calculate determinant of A
    double determinant_of_A = determinant(A, 0);
 80028d2:	2100      	movs	r1, #0
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f7ff fed0 	bl	800267a <determinant>
 80028da:	e9c7 0102 	strd	r0, r1, [r7, #8]

    //Calculate adjoint matrix of A
    adjoint(A, inverse_of_A);
 80028de:	6839      	ldr	r1, [r7, #0]
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f7ff ff8a 	bl	80027fa <adjoint>

    //Calculate inverse of A
    scalar_multiplication(inverse_of_A, 1 / determinant_of_A);
 80028e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028ea:	f04f 0000 	mov.w	r0, #0
 80028ee:	4906      	ldr	r1, [pc, #24]	; (8002908 <inverse+0x40>)
 80028f0:	f7fd ff14 	bl	800071c <__aeabi_ddiv>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	6838      	ldr	r0, [r7, #0]
 80028fa:	f7ff fd66 	bl	80023ca <scalar_multiplication>
}
 80028fe:	bf00      	nop
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	3ff00000 	.word	0x3ff00000

0800290c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <HAL_Init+0x28>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a07      	ldr	r2, [pc, #28]	; (8002934 <HAL_Init+0x28>)
 8002916:	f043 0310 	orr.w	r3, r3, #16
 800291a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800291c:	2003      	movs	r0, #3
 800291e:	f000 f907 	bl	8002b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002922:	200f      	movs	r0, #15
 8002924:	f000 f808 	bl	8002938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002928:	f7fe fe44 	bl	80015b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40022000 	.word	0x40022000

08002938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_InitTick+0x54>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b12      	ldr	r3, [pc, #72]	; (8002990 <HAL_InitTick+0x58>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	4619      	mov	r1, r3
 800294a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800294e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f911 	bl	8002b7e <HAL_SYSTICK_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e00e      	b.n	8002984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b0f      	cmp	r3, #15
 800296a:	d80a      	bhi.n	8002982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800296c:	2200      	movs	r2, #0
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f000 f8e7 	bl	8002b46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002978:	4a06      	ldr	r2, [pc, #24]	; (8002994 <HAL_InitTick+0x5c>)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	e000      	b.n	8002984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000060 	.word	0x20000060
 8002990:	20000068 	.word	0x20000068
 8002994:	20000064 	.word	0x20000064

08002998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <HAL_IncTick+0x1c>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_IncTick+0x20>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4413      	add	r3, r2
 80029a8:	4a03      	ldr	r2, [pc, #12]	; (80029b8 <HAL_IncTick+0x20>)
 80029aa:	6013      	str	r3, [r2, #0]
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr
 80029b4:	20000068 	.word	0x20000068
 80029b8:	200002bc 	.word	0x200002bc

080029bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return uwTick;
 80029c0:	4b02      	ldr	r3, [pc, #8]	; (80029cc <HAL_GetTick+0x10>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	200002bc 	.word	0x200002bc

080029d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <__NVIC_SetPriorityGrouping+0x44>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029ec:	4013      	ands	r3, r2
 80029ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a02:	4a04      	ldr	r2, [pc, #16]	; (8002a14 <__NVIC_SetPriorityGrouping+0x44>)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	60d3      	str	r3, [r2, #12]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000ed00 	.word	0xe000ed00

08002a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a1c:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <__NVIC_GetPriorityGrouping+0x18>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	0a1b      	lsrs	r3, r3, #8
 8002a22:	f003 0307 	and.w	r3, r3, #7
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	e000ed00 	.word	0xe000ed00

08002a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	6039      	str	r1, [r7, #0]
 8002a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	db0a      	blt.n	8002a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	490c      	ldr	r1, [pc, #48]	; (8002a80 <__NVIC_SetPriority+0x4c>)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	0112      	lsls	r2, r2, #4
 8002a54:	b2d2      	uxtb	r2, r2
 8002a56:	440b      	add	r3, r1
 8002a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a5c:	e00a      	b.n	8002a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	4908      	ldr	r1, [pc, #32]	; (8002a84 <__NVIC_SetPriority+0x50>)
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	f003 030f 	and.w	r3, r3, #15
 8002a6a:	3b04      	subs	r3, #4
 8002a6c:	0112      	lsls	r2, r2, #4
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	440b      	add	r3, r1
 8002a72:	761a      	strb	r2, [r3, #24]
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	e000e100 	.word	0xe000e100
 8002a84:	e000ed00 	.word	0xe000ed00

08002a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b089      	sub	sp, #36	; 0x24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	f1c3 0307 	rsb	r3, r3, #7
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	bf28      	it	cs
 8002aa6:	2304      	movcs	r3, #4
 8002aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	3304      	adds	r3, #4
 8002aae:	2b06      	cmp	r3, #6
 8002ab0:	d902      	bls.n	8002ab8 <NVIC_EncodePriority+0x30>
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	3b03      	subs	r3, #3
 8002ab6:	e000      	b.n	8002aba <NVIC_EncodePriority+0x32>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002abc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	43da      	mvns	r2, r3
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	401a      	ands	r2, r3
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ada:	43d9      	mvns	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae0:	4313      	orrs	r3, r2
         );
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3724      	adds	r7, #36	; 0x24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3b01      	subs	r3, #1
 8002af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002afc:	d301      	bcc.n	8002b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002afe:	2301      	movs	r3, #1
 8002b00:	e00f      	b.n	8002b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b02:	4a0a      	ldr	r2, [pc, #40]	; (8002b2c <SysTick_Config+0x40>)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b0a:	210f      	movs	r1, #15
 8002b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b10:	f7ff ff90 	bl	8002a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b14:	4b05      	ldr	r3, [pc, #20]	; (8002b2c <SysTick_Config+0x40>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b1a:	4b04      	ldr	r3, [pc, #16]	; (8002b2c <SysTick_Config+0x40>)
 8002b1c:	2207      	movs	r2, #7
 8002b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	e000e010 	.word	0xe000e010

08002b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7ff ff49 	bl	80029d0 <__NVIC_SetPriorityGrouping>
}
 8002b3e:	bf00      	nop
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b086      	sub	sp, #24
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b58:	f7ff ff5e 	bl	8002a18 <__NVIC_GetPriorityGrouping>
 8002b5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	6978      	ldr	r0, [r7, #20]
 8002b64:	f7ff ff90 	bl	8002a88 <NVIC_EncodePriority>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b6e:	4611      	mov	r1, r2
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff ff5f 	bl	8002a34 <__NVIC_SetPriority>
}
 8002b76:	bf00      	nop
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff ffb0 	bl	8002aec <SysTick_Config>
 8002b8c:	4603      	mov	r3, r0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b08b      	sub	sp, #44	; 0x2c
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002baa:	e169      	b.n	8002e80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bac:	2201      	movs	r2, #1
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69fa      	ldr	r2, [r7, #28]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	f040 8158 	bne.w	8002e7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4a9a      	ldr	r2, [pc, #616]	; (8002e38 <HAL_GPIO_Init+0x2a0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d05e      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bd4:	4a98      	ldr	r2, [pc, #608]	; (8002e38 <HAL_GPIO_Init+0x2a0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d875      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bda:	4a98      	ldr	r2, [pc, #608]	; (8002e3c <HAL_GPIO_Init+0x2a4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d058      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002be0:	4a96      	ldr	r2, [pc, #600]	; (8002e3c <HAL_GPIO_Init+0x2a4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d86f      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002be6:	4a96      	ldr	r2, [pc, #600]	; (8002e40 <HAL_GPIO_Init+0x2a8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d052      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bec:	4a94      	ldr	r2, [pc, #592]	; (8002e40 <HAL_GPIO_Init+0x2a8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d869      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bf2:	4a94      	ldr	r2, [pc, #592]	; (8002e44 <HAL_GPIO_Init+0x2ac>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d04c      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bf8:	4a92      	ldr	r2, [pc, #584]	; (8002e44 <HAL_GPIO_Init+0x2ac>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d863      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bfe:	4a92      	ldr	r2, [pc, #584]	; (8002e48 <HAL_GPIO_Init+0x2b0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d046      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002c04:	4a90      	ldr	r2, [pc, #576]	; (8002e48 <HAL_GPIO_Init+0x2b0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d85d      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002c0a:	2b12      	cmp	r3, #18
 8002c0c:	d82a      	bhi.n	8002c64 <HAL_GPIO_Init+0xcc>
 8002c0e:	2b12      	cmp	r3, #18
 8002c10:	d859      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002c12:	a201      	add	r2, pc, #4	; (adr r2, 8002c18 <HAL_GPIO_Init+0x80>)
 8002c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c18:	08002c93 	.word	0x08002c93
 8002c1c:	08002c6d 	.word	0x08002c6d
 8002c20:	08002c7f 	.word	0x08002c7f
 8002c24:	08002cc1 	.word	0x08002cc1
 8002c28:	08002cc7 	.word	0x08002cc7
 8002c2c:	08002cc7 	.word	0x08002cc7
 8002c30:	08002cc7 	.word	0x08002cc7
 8002c34:	08002cc7 	.word	0x08002cc7
 8002c38:	08002cc7 	.word	0x08002cc7
 8002c3c:	08002cc7 	.word	0x08002cc7
 8002c40:	08002cc7 	.word	0x08002cc7
 8002c44:	08002cc7 	.word	0x08002cc7
 8002c48:	08002cc7 	.word	0x08002cc7
 8002c4c:	08002cc7 	.word	0x08002cc7
 8002c50:	08002cc7 	.word	0x08002cc7
 8002c54:	08002cc7 	.word	0x08002cc7
 8002c58:	08002cc7 	.word	0x08002cc7
 8002c5c:	08002c75 	.word	0x08002c75
 8002c60:	08002c89 	.word	0x08002c89
 8002c64:	4a79      	ldr	r2, [pc, #484]	; (8002e4c <HAL_GPIO_Init+0x2b4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d013      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c6a:	e02c      	b.n	8002cc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	623b      	str	r3, [r7, #32]
          break;
 8002c72:	e029      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	623b      	str	r3, [r7, #32]
          break;
 8002c7c:	e024      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	3308      	adds	r3, #8
 8002c84:	623b      	str	r3, [r7, #32]
          break;
 8002c86:	e01f      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	330c      	adds	r3, #12
 8002c8e:	623b      	str	r3, [r7, #32]
          break;
 8002c90:	e01a      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d102      	bne.n	8002ca0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	623b      	str	r3, [r7, #32]
          break;
 8002c9e:	e013      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d105      	bne.n	8002cb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ca8:	2308      	movs	r3, #8
 8002caa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	611a      	str	r2, [r3, #16]
          break;
 8002cb2:	e009      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cb4:	2308      	movs	r3, #8
 8002cb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	615a      	str	r2, [r3, #20]
          break;
 8002cbe:	e003      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	623b      	str	r3, [r7, #32]
          break;
 8002cc4:	e000      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          break;
 8002cc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	2bff      	cmp	r3, #255	; 0xff
 8002ccc:	d801      	bhi.n	8002cd2 <HAL_GPIO_Init+0x13a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	e001      	b.n	8002cd6 <HAL_GPIO_Init+0x13e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3304      	adds	r3, #4
 8002cd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2bff      	cmp	r3, #255	; 0xff
 8002cdc:	d802      	bhi.n	8002ce4 <HAL_GPIO_Init+0x14c>
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	e002      	b.n	8002cea <HAL_GPIO_Init+0x152>
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	3b08      	subs	r3, #8
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	210f      	movs	r1, #15
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	401a      	ands	r2, r3
 8002cfc:	6a39      	ldr	r1, [r7, #32]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	fa01 f303 	lsl.w	r3, r1, r3
 8002d04:	431a      	orrs	r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f000 80b1 	beq.w	8002e7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d18:	4b4d      	ldr	r3, [pc, #308]	; (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	4a4c      	ldr	r2, [pc, #304]	; (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	6193      	str	r3, [r2, #24]
 8002d24:	4b4a      	ldr	r3, [pc, #296]	; (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d30:	4a48      	ldr	r2, [pc, #288]	; (8002e54 <HAL_GPIO_Init+0x2bc>)
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	3302      	adds	r3, #2
 8002d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	220f      	movs	r2, #15
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a40      	ldr	r2, [pc, #256]	; (8002e58 <HAL_GPIO_Init+0x2c0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_GPIO_Init+0x1ec>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3f      	ldr	r2, [pc, #252]	; (8002e5c <HAL_GPIO_Init+0x2c4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d00d      	beq.n	8002d80 <HAL_GPIO_Init+0x1e8>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3e      	ldr	r2, [pc, #248]	; (8002e60 <HAL_GPIO_Init+0x2c8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d007      	beq.n	8002d7c <HAL_GPIO_Init+0x1e4>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a3d      	ldr	r2, [pc, #244]	; (8002e64 <HAL_GPIO_Init+0x2cc>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_GPIO_Init+0x1e0>
 8002d74:	2303      	movs	r3, #3
 8002d76:	e006      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d78:	2304      	movs	r3, #4
 8002d7a:	e004      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e002      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d84:	2300      	movs	r3, #0
 8002d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d88:	f002 0203 	and.w	r2, r2, #3
 8002d8c:	0092      	lsls	r2, r2, #2
 8002d8e:	4093      	lsls	r3, r2
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d96:	492f      	ldr	r1, [pc, #188]	; (8002e54 <HAL_GPIO_Init+0x2bc>)
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002db0:	4b2d      	ldr	r3, [pc, #180]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	492c      	ldr	r1, [pc, #176]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	608b      	str	r3, [r1, #8]
 8002dbc:	e006      	b.n	8002dcc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	4928      	ldr	r1, [pc, #160]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dd8:	4b23      	ldr	r3, [pc, #140]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dda:	68da      	ldr	r2, [r3, #12]
 8002ddc:	4922      	ldr	r1, [pc, #136]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60cb      	str	r3, [r1, #12]
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002de6:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	491e      	ldr	r1, [pc, #120]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d006      	beq.n	8002e0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e00:	4b19      	ldr	r3, [pc, #100]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4918      	ldr	r1, [pc, #96]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
 8002e0c:	e006      	b.n	8002e1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e0e:	4b16      	ldr	r3, [pc, #88]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	4914      	ldr	r1, [pc, #80]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d021      	beq.n	8002e6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e28:	4b0f      	ldr	r3, [pc, #60]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	490e      	ldr	r1, [pc, #56]	; (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	600b      	str	r3, [r1, #0]
 8002e34:	e021      	b.n	8002e7a <HAL_GPIO_Init+0x2e2>
 8002e36:	bf00      	nop
 8002e38:	10320000 	.word	0x10320000
 8002e3c:	10310000 	.word	0x10310000
 8002e40:	10220000 	.word	0x10220000
 8002e44:	10210000 	.word	0x10210000
 8002e48:	10120000 	.word	0x10120000
 8002e4c:	10110000 	.word	0x10110000
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40010800 	.word	0x40010800
 8002e5c:	40010c00 	.word	0x40010c00
 8002e60:	40011000 	.word	0x40011000
 8002e64:	40011400 	.word	0x40011400
 8002e68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	; (8002e9c <HAL_GPIO_Init+0x304>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	4909      	ldr	r1, [pc, #36]	; (8002e9c <HAL_GPIO_Init+0x304>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f47f ae8e 	bne.w	8002bac <HAL_GPIO_Init+0x14>
  }
}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	372c      	adds	r7, #44	; 0x2c
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	40010400 	.word	0x40010400

08002ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
 8002eac:	4613      	mov	r3, r2
 8002eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eb0:	787b      	ldrb	r3, [r7, #1]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eb6:	887a      	ldrh	r2, [r7, #2]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ebc:	e003      	b.n	8002ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ebe:	887b      	ldrh	r3, [r7, #2]
 8002ec0:	041a      	lsls	r2, r3, #16
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	611a      	str	r2, [r3, #16]
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e272      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8087 	beq.w	8002ffe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef0:	4b92      	ldr	r3, [pc, #584]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d00c      	beq.n	8002f16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002efc:	4b8f      	ldr	r3, [pc, #572]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 030c 	and.w	r3, r3, #12
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d112      	bne.n	8002f2e <HAL_RCC_OscConfig+0x5e>
 8002f08:	4b8c      	ldr	r3, [pc, #560]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f14:	d10b      	bne.n	8002f2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f16:	4b89      	ldr	r3, [pc, #548]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d06c      	beq.n	8002ffc <HAL_RCC_OscConfig+0x12c>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d168      	bne.n	8002ffc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e24c      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f36:	d106      	bne.n	8002f46 <HAL_RCC_OscConfig+0x76>
 8002f38:	4b80      	ldr	r3, [pc, #512]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a7f      	ldr	r2, [pc, #508]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f42:	6013      	str	r3, [r2, #0]
 8002f44:	e02e      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10c      	bne.n	8002f68 <HAL_RCC_OscConfig+0x98>
 8002f4e:	4b7b      	ldr	r3, [pc, #492]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7a      	ldr	r2, [pc, #488]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b78      	ldr	r3, [pc, #480]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a77      	ldr	r2, [pc, #476]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f64:	6013      	str	r3, [r2, #0]
 8002f66:	e01d      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCC_OscConfig+0xbc>
 8002f72:	4b72      	ldr	r3, [pc, #456]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a71      	ldr	r2, [pc, #452]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	4b6f      	ldr	r3, [pc, #444]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a6e      	ldr	r2, [pc, #440]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCC_OscConfig+0xd4>
 8002f8c:	4b6b      	ldr	r3, [pc, #428]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a6a      	ldr	r2, [pc, #424]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f96:	6013      	str	r3, [r2, #0]
 8002f98:	4b68      	ldr	r3, [pc, #416]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a67      	ldr	r2, [pc, #412]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002f9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d013      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7ff fd06 	bl	80029bc <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb4:	f7ff fd02 	bl	80029bc <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b64      	cmp	r3, #100	; 0x64
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e200      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc6:	4b5d      	ldr	r3, [pc, #372]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0f0      	beq.n	8002fb4 <HAL_RCC_OscConfig+0xe4>
 8002fd2:	e014      	b.n	8002ffe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7ff fcf2 	bl	80029bc <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fdc:	f7ff fcee 	bl	80029bc <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b64      	cmp	r3, #100	; 0x64
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e1ec      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fee:	4b53      	ldr	r3, [pc, #332]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x10c>
 8002ffa:	e000      	b.n	8002ffe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d063      	beq.n	80030d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800300a:	4b4c      	ldr	r3, [pc, #304]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00b      	beq.n	800302e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003016:	4b49      	ldr	r3, [pc, #292]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b08      	cmp	r3, #8
 8003020:	d11c      	bne.n	800305c <HAL_RCC_OscConfig+0x18c>
 8003022:	4b46      	ldr	r3, [pc, #280]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d116      	bne.n	800305c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302e:	4b43      	ldr	r3, [pc, #268]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <HAL_RCC_OscConfig+0x176>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d001      	beq.n	8003046 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e1c0      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003046:	4b3d      	ldr	r3, [pc, #244]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4939      	ldr	r1, [pc, #228]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003056:	4313      	orrs	r3, r2
 8003058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800305a:	e03a      	b.n	80030d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d020      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003064:	4b36      	ldr	r3, [pc, #216]	; (8003140 <HAL_RCC_OscConfig+0x270>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306a:	f7ff fca7 	bl	80029bc <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003072:	f7ff fca3 	bl	80029bc <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e1a1      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003084:	4b2d      	ldr	r3, [pc, #180]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f0      	beq.n	8003072 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003090:	4b2a      	ldr	r3, [pc, #168]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4927      	ldr	r1, [pc, #156]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	600b      	str	r3, [r1, #0]
 80030a4:	e015      	b.n	80030d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030a6:	4b26      	ldr	r3, [pc, #152]	; (8003140 <HAL_RCC_OscConfig+0x270>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7ff fc86 	bl	80029bc <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b4:	f7ff fc82 	bl	80029bc <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e180      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030c6:	4b1d      	ldr	r3, [pc, #116]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d03a      	beq.n	8003154 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d019      	beq.n	800311a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030e6:	4b17      	ldr	r3, [pc, #92]	; (8003144 <HAL_RCC_OscConfig+0x274>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ec:	f7ff fc66 	bl	80029bc <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f4:	f7ff fc62 	bl	80029bc <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e160      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <HAL_RCC_OscConfig+0x26c>)
 8003108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0f0      	beq.n	80030f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003112:	2001      	movs	r0, #1
 8003114:	f000 face 	bl	80036b4 <RCC_Delay>
 8003118:	e01c      	b.n	8003154 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800311a:	4b0a      	ldr	r3, [pc, #40]	; (8003144 <HAL_RCC_OscConfig+0x274>)
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003120:	f7ff fc4c 	bl	80029bc <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003126:	e00f      	b.n	8003148 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7ff fc48 	bl	80029bc <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d908      	bls.n	8003148 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e146      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	42420000 	.word	0x42420000
 8003144:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003148:	4b92      	ldr	r3, [pc, #584]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e9      	bne.n	8003128 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80a6 	beq.w	80032ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003162:	2300      	movs	r3, #0
 8003164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003166:	4b8b      	ldr	r3, [pc, #556]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10d      	bne.n	800318e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003172:	4b88      	ldr	r3, [pc, #544]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	4a87      	ldr	r2, [pc, #540]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800317c:	61d3      	str	r3, [r2, #28]
 800317e:	4b85      	ldr	r3, [pc, #532]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003186:	60bb      	str	r3, [r7, #8]
 8003188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800318a:	2301      	movs	r3, #1
 800318c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800318e:	4b82      	ldr	r3, [pc, #520]	; (8003398 <HAL_RCC_OscConfig+0x4c8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003196:	2b00      	cmp	r3, #0
 8003198:	d118      	bne.n	80031cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800319a:	4b7f      	ldr	r3, [pc, #508]	; (8003398 <HAL_RCC_OscConfig+0x4c8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a7e      	ldr	r2, [pc, #504]	; (8003398 <HAL_RCC_OscConfig+0x4c8>)
 80031a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031a6:	f7ff fc09 	bl	80029bc <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ae:	f7ff fc05 	bl	80029bc <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b64      	cmp	r3, #100	; 0x64
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e103      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c0:	4b75      	ldr	r3, [pc, #468]	; (8003398 <HAL_RCC_OscConfig+0x4c8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0f0      	beq.n	80031ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x312>
 80031d4:	4b6f      	ldr	r3, [pc, #444]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a6e      	ldr	r2, [pc, #440]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031da:	f043 0301 	orr.w	r3, r3, #1
 80031de:	6213      	str	r3, [r2, #32]
 80031e0:	e02d      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10c      	bne.n	8003204 <HAL_RCC_OscConfig+0x334>
 80031ea:	4b6a      	ldr	r3, [pc, #424]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	4a69      	ldr	r2, [pc, #420]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	f023 0301 	bic.w	r3, r3, #1
 80031f4:	6213      	str	r3, [r2, #32]
 80031f6:	4b67      	ldr	r3, [pc, #412]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4a66      	ldr	r2, [pc, #408]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	f023 0304 	bic.w	r3, r3, #4
 8003200:	6213      	str	r3, [r2, #32]
 8003202:	e01c      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	2b05      	cmp	r3, #5
 800320a:	d10c      	bne.n	8003226 <HAL_RCC_OscConfig+0x356>
 800320c:	4b61      	ldr	r3, [pc, #388]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4a60      	ldr	r2, [pc, #384]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003212:	f043 0304 	orr.w	r3, r3, #4
 8003216:	6213      	str	r3, [r2, #32]
 8003218:	4b5e      	ldr	r3, [pc, #376]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4a5d      	ldr	r2, [pc, #372]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6213      	str	r3, [r2, #32]
 8003224:	e00b      	b.n	800323e <HAL_RCC_OscConfig+0x36e>
 8003226:	4b5b      	ldr	r3, [pc, #364]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	4a5a      	ldr	r2, [pc, #360]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	6213      	str	r3, [r2, #32]
 8003232:	4b58      	ldr	r3, [pc, #352]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	4a57      	ldr	r2, [pc, #348]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	f023 0304 	bic.w	r3, r3, #4
 800323c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d015      	beq.n	8003272 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003246:	f7ff fbb9 	bl	80029bc <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800324c:	e00a      	b.n	8003264 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324e:	f7ff fbb5 	bl	80029bc <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	f241 3288 	movw	r2, #5000	; 0x1388
 800325c:	4293      	cmp	r3, r2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e0b1      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	4b4b      	ldr	r3, [pc, #300]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0ee      	beq.n	800324e <HAL_RCC_OscConfig+0x37e>
 8003270:	e014      	b.n	800329c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003272:	f7ff fba3 	bl	80029bc <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003278:	e00a      	b.n	8003290 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327a:	f7ff fb9f 	bl	80029bc <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	f241 3288 	movw	r2, #5000	; 0x1388
 8003288:	4293      	cmp	r3, r2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e09b      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	4b40      	ldr	r3, [pc, #256]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1ee      	bne.n	800327a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800329c:	7dfb      	ldrb	r3, [r7, #23]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032a2:	4b3c      	ldr	r3, [pc, #240]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4a3b      	ldr	r2, [pc, #236]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 8087 	beq.w	80033c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b8:	4b36      	ldr	r3, [pc, #216]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 030c 	and.w	r3, r3, #12
 80032c0:	2b08      	cmp	r3, #8
 80032c2:	d061      	beq.n	8003388 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d146      	bne.n	800335a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032cc:	4b33      	ldr	r3, [pc, #204]	; (800339c <HAL_RCC_OscConfig+0x4cc>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d2:	f7ff fb73 	bl	80029bc <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032da:	f7ff fb6f 	bl	80029bc <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e06d      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ec:	4b29      	ldr	r3, [pc, #164]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003300:	d108      	bne.n	8003314 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003302:	4b24      	ldr	r3, [pc, #144]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	4921      	ldr	r1, [pc, #132]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003314:	4b1f      	ldr	r3, [pc, #124]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a19      	ldr	r1, [r3, #32]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	430b      	orrs	r3, r1
 8003326:	491b      	ldr	r1, [pc, #108]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800332c:	4b1b      	ldr	r3, [pc, #108]	; (800339c <HAL_RCC_OscConfig+0x4cc>)
 800332e:	2201      	movs	r2, #1
 8003330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003332:	f7ff fb43 	bl	80029bc <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333a:	f7ff fb3f 	bl	80029bc <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e03d      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800334c:	4b11      	ldr	r3, [pc, #68]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x46a>
 8003358:	e035      	b.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b10      	ldr	r3, [pc, #64]	; (800339c <HAL_RCC_OscConfig+0x4cc>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7ff fb2c 	bl	80029bc <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003368:	f7ff fb28 	bl	80029bc <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e026      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800337a:	4b06      	ldr	r3, [pc, #24]	; (8003394 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x498>
 8003386:	e01e      	b.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d107      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e019      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
 8003394:	40021000 	.word	0x40021000
 8003398:	40007000 	.word	0x40007000
 800339c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033a0:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <HAL_RCC_OscConfig+0x500>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d106      	bne.n	80033c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d001      	beq.n	80033c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40021000 	.word	0x40021000

080033d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0d0      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033e8:	4b6a      	ldr	r3, [pc, #424]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d910      	bls.n	8003418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f6:	4b67      	ldr	r3, [pc, #412]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 0207 	bic.w	r2, r3, #7
 80033fe:	4965      	ldr	r1, [pc, #404]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b63      	ldr	r3, [pc, #396]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d001      	beq.n	8003418 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0b8      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d020      	beq.n	8003466 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003430:	4b59      	ldr	r3, [pc, #356]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	4a58      	ldr	r2, [pc, #352]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800343a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003448:	4b53      	ldr	r3, [pc, #332]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4a52      	ldr	r2, [pc, #328]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003452:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003454:	4b50      	ldr	r3, [pc, #320]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	494d      	ldr	r1, [pc, #308]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	4313      	orrs	r3, r2
 8003464:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d040      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d107      	bne.n	800348a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	4b47      	ldr	r3, [pc, #284]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e07f      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003492:	4b41      	ldr	r3, [pc, #260]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d109      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e073      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a2:	4b3d      	ldr	r3, [pc, #244]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e06b      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b2:	4b39      	ldr	r3, [pc, #228]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f023 0203 	bic.w	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4936      	ldr	r1, [pc, #216]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c4:	f7ff fa7a 	bl	80029bc <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034cc:	f7ff fa76 	bl	80029bc <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e053      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	4b2d      	ldr	r3, [pc, #180]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 020c 	and.w	r2, r3, #12
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d1eb      	bne.n	80034cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034f4:	4b27      	ldr	r3, [pc, #156]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d210      	bcs.n	8003524 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003502:	4b24      	ldr	r3, [pc, #144]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f023 0207 	bic.w	r2, r3, #7
 800350a:	4922      	ldr	r1, [pc, #136]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	4313      	orrs	r3, r2
 8003510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003512:	4b20      	ldr	r3, [pc, #128]	; (8003594 <HAL_RCC_ClockConfig+0x1c0>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e032      	b.n	800358a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003530:	4b19      	ldr	r3, [pc, #100]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	4916      	ldr	r1, [pc, #88]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800354e:	4b12      	ldr	r3, [pc, #72]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	490e      	ldr	r1, [pc, #56]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003562:	f000 f821 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8003566:	4602      	mov	r2, r0
 8003568:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <HAL_RCC_ClockConfig+0x1c4>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	091b      	lsrs	r3, r3, #4
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	490a      	ldr	r1, [pc, #40]	; (800359c <HAL_RCC_ClockConfig+0x1c8>)
 8003574:	5ccb      	ldrb	r3, [r1, r3]
 8003576:	fa22 f303 	lsr.w	r3, r2, r3
 800357a:	4a09      	ldr	r2, [pc, #36]	; (80035a0 <HAL_RCC_ClockConfig+0x1cc>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800357e:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <HAL_RCC_ClockConfig+0x1d0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff f9d8 	bl	8002938 <HAL_InitTick>

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40022000 	.word	0x40022000
 8003598:	40021000 	.word	0x40021000
 800359c:	08005c08 	.word	0x08005c08
 80035a0:	20000060 	.word	0x20000060
 80035a4:	20000064 	.word	0x20000064

080035a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	2300      	movs	r3, #0
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	2300      	movs	r3, #0
 80035bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035c2:	4b1e      	ldr	r3, [pc, #120]	; (800363c <HAL_RCC_GetSysClockFreq+0x94>)
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 030c 	and.w	r3, r3, #12
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d002      	beq.n	80035d8 <HAL_RCC_GetSysClockFreq+0x30>
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d003      	beq.n	80035de <HAL_RCC_GetSysClockFreq+0x36>
 80035d6:	e027      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d8:	4b19      	ldr	r3, [pc, #100]	; (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 80035da:	613b      	str	r3, [r7, #16]
      break;
 80035dc:	e027      	b.n	800362e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	0c9b      	lsrs	r3, r3, #18
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	4a17      	ldr	r2, [pc, #92]	; (8003644 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035e8:	5cd3      	ldrb	r3, [r2, r3]
 80035ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d010      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f6:	4b11      	ldr	r3, [pc, #68]	; (800363c <HAL_RCC_GetSysClockFreq+0x94>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	0c5b      	lsrs	r3, r3, #17
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	4a11      	ldr	r2, [pc, #68]	; (8003648 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003602:	5cd3      	ldrb	r3, [r2, r3]
 8003604:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a0d      	ldr	r2, [pc, #52]	; (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 800360a:	fb03 f202 	mul.w	r2, r3, r2
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e004      	b.n	8003622 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a0c      	ldr	r2, [pc, #48]	; (800364c <HAL_RCC_GetSysClockFreq+0xa4>)
 800361c:	fb02 f303 	mul.w	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	613b      	str	r3, [r7, #16]
      break;
 8003626:	e002      	b.n	800362e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003628:	4b05      	ldr	r3, [pc, #20]	; (8003640 <HAL_RCC_GetSysClockFreq+0x98>)
 800362a:	613b      	str	r3, [r7, #16]
      break;
 800362c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800362e:	693b      	ldr	r3, [r7, #16]
}
 8003630:	4618      	mov	r0, r3
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000
 8003640:	007a1200 	.word	0x007a1200
 8003644:	08005c20 	.word	0x08005c20
 8003648:	08005c30 	.word	0x08005c30
 800364c:	003d0900 	.word	0x003d0900

08003650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003654:	4b02      	ldr	r3, [pc, #8]	; (8003660 <HAL_RCC_GetHCLKFreq+0x10>)
 8003656:	681b      	ldr	r3, [r3, #0]
}
 8003658:	4618      	mov	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	20000060 	.word	0x20000060

08003664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003668:	f7ff fff2 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 800366c:	4602      	mov	r2, r0
 800366e:	4b05      	ldr	r3, [pc, #20]	; (8003684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 0307 	and.w	r3, r3, #7
 8003678:	4903      	ldr	r1, [pc, #12]	; (8003688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800367a:	5ccb      	ldrb	r3, [r1, r3]
 800367c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003680:	4618      	mov	r0, r3
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000
 8003688:	08005c18 	.word	0x08005c18

0800368c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003690:	f7ff ffde 	bl	8003650 <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b05      	ldr	r3, [pc, #20]	; (80036ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	0adb      	lsrs	r3, r3, #11
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4903      	ldr	r1, [pc, #12]	; (80036b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08005c18 	.word	0x08005c18

080036b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <RCC_Delay+0x34>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a0a      	ldr	r2, [pc, #40]	; (80036ec <RCC_Delay+0x38>)
 80036c2:	fba2 2303 	umull	r2, r3, r2, r3
 80036c6:	0a5b      	lsrs	r3, r3, #9
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036d0:	bf00      	nop
  }
  while (Delay --);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1e5a      	subs	r2, r3, #1
 80036d6:	60fa      	str	r2, [r7, #12]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f9      	bne.n	80036d0 <RCC_Delay+0x1c>
}
 80036dc:	bf00      	nop
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr
 80036e8:	20000060 	.word	0x20000060
 80036ec:	10624dd3 	.word	0x10624dd3

080036f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e041      	b.n	8003786 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7fd ffe8 	bl	80016ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3304      	adds	r3, #4
 800372c:	4619      	mov	r1, r3
 800372e:	4610      	mov	r0, r2
 8003730:	f000 fbe2 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e041      	b.n	8003824 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d106      	bne.n	80037ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f000 f839 	bl	800382c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2202      	movs	r2, #2
 80037be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3304      	adds	r3, #4
 80037ca:	4619      	mov	r1, r3
 80037cc:	4610      	mov	r0, r2
 80037ce:	f000 fb93 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr
	...

08003840 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d109      	bne.n	8003864 <HAL_TIM_PWM_Start+0x24>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b01      	cmp	r3, #1
 800385a:	bf14      	ite	ne
 800385c:	2301      	movne	r3, #1
 800385e:	2300      	moveq	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	e022      	b.n	80038aa <HAL_TIM_PWM_Start+0x6a>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2b04      	cmp	r3, #4
 8003868:	d109      	bne.n	800387e <HAL_TIM_PWM_Start+0x3e>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b01      	cmp	r3, #1
 8003874:	bf14      	ite	ne
 8003876:	2301      	movne	r3, #1
 8003878:	2300      	moveq	r3, #0
 800387a:	b2db      	uxtb	r3, r3
 800387c:	e015      	b.n	80038aa <HAL_TIM_PWM_Start+0x6a>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b08      	cmp	r3, #8
 8003882:	d109      	bne.n	8003898 <HAL_TIM_PWM_Start+0x58>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b01      	cmp	r3, #1
 800388e:	bf14      	ite	ne
 8003890:	2301      	movne	r3, #1
 8003892:	2300      	moveq	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	e008      	b.n	80038aa <HAL_TIM_PWM_Start+0x6a>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	bf14      	ite	ne
 80038a4:	2301      	movne	r3, #1
 80038a6:	2300      	moveq	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e05e      	b.n	8003970 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d104      	bne.n	80038c2 <HAL_TIM_PWM_Start+0x82>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038c0:	e013      	b.n	80038ea <HAL_TIM_PWM_Start+0xaa>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d104      	bne.n	80038d2 <HAL_TIM_PWM_Start+0x92>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038d0:	e00b      	b.n	80038ea <HAL_TIM_PWM_Start+0xaa>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d104      	bne.n	80038e2 <HAL_TIM_PWM_Start+0xa2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038e0:	e003      	b.n	80038ea <HAL_TIM_PWM_Start+0xaa>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2201      	movs	r2, #1
 80038f0:	6839      	ldr	r1, [r7, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 fd80 	bl	80043f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a1e      	ldr	r2, [pc, #120]	; (8003978 <HAL_TIM_PWM_Start+0x138>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d107      	bne.n	8003912 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003910:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a18      	ldr	r2, [pc, #96]	; (8003978 <HAL_TIM_PWM_Start+0x138>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00e      	beq.n	800393a <HAL_TIM_PWM_Start+0xfa>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003924:	d009      	beq.n	800393a <HAL_TIM_PWM_Start+0xfa>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a14      	ldr	r2, [pc, #80]	; (800397c <HAL_TIM_PWM_Start+0x13c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d004      	beq.n	800393a <HAL_TIM_PWM_Start+0xfa>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a12      	ldr	r2, [pc, #72]	; (8003980 <HAL_TIM_PWM_Start+0x140>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d111      	bne.n	800395e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b06      	cmp	r3, #6
 800394a:	d010      	beq.n	800396e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0201 	orr.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395c:	e007      	b.n	800396e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 0201 	orr.w	r2, r2, #1
 800396c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40012c00 	.word	0x40012c00
 800397c:	40000400 	.word	0x40000400
 8003980:	40000800 	.word	0x40000800

08003984 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e093      	b.n	8003ac0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d106      	bne.n	80039b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7fd fe33 	bl	8001618 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2202      	movs	r2, #2
 80039b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039c8:	f023 0307 	bic.w	r3, r3, #7
 80039cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4610      	mov	r0, r2
 80039da:	f000 fa8d 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a06:	f023 0303 	bic.w	r3, r3, #3
 8003a0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	021b      	lsls	r3, r3, #8
 8003a16:	4313      	orrs	r3, r2
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a24:	f023 030c 	bic.w	r3, r3, #12
 8003a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	68da      	ldr	r2, [r3, #12]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	021b      	lsls	r3, r3, #8
 8003a40:	4313      	orrs	r3, r2
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	011a      	lsls	r2, r3, #4
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	031b      	lsls	r3, r3, #12
 8003a54:	4313      	orrs	r3, r2
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a62:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ad8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ae0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ae8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003af0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d110      	bne.n	8003b1a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d102      	bne.n	8003b04 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003afe:	7b7b      	ldrb	r3, [r7, #13]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d001      	beq.n	8003b08 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e069      	b.n	8003bdc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b18:	e031      	b.n	8003b7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d110      	bne.n	8003b42 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b20:	7bbb      	ldrb	r3, [r7, #14]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d102      	bne.n	8003b2c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b26:	7b3b      	ldrb	r3, [r7, #12]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d001      	beq.n	8003b30 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e055      	b.n	8003bdc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b40:	e01d      	b.n	8003b7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d108      	bne.n	8003b5a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b48:	7bbb      	ldrb	r3, [r7, #14]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d105      	bne.n	8003b5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b4e:	7b7b      	ldrb	r3, [r7, #13]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d102      	bne.n	8003b5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b54:	7b3b      	ldrb	r3, [r7, #12]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d001      	beq.n	8003b5e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e03e      	b.n	8003bdc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2202      	movs	r2, #2
 8003b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2202      	movs	r2, #2
 8003b72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2202      	movs	r2, #2
 8003b7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <HAL_TIM_Encoder_Start+0xc4>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d008      	beq.n	8003b9c <HAL_TIM_Encoder_Start+0xd4>
 8003b8a:	e00f      	b.n	8003bac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2201      	movs	r2, #1
 8003b92:	2100      	movs	r1, #0
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 fc2f 	bl	80043f8 <TIM_CCxChannelCmd>
      break;
 8003b9a:	e016      	b.n	8003bca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2104      	movs	r1, #4
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fc27 	bl	80043f8 <TIM_CCxChannelCmd>
      break;
 8003baa:	e00e      	b.n	8003bca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fc1f 	bl	80043f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	2104      	movs	r1, #4
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fc18 	bl	80043f8 <TIM_CCxChannelCmd>
      break;
 8003bc8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f042 0201 	orr.w	r2, r2, #1
 8003bd8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e0ae      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b0c      	cmp	r3, #12
 8003c0e:	f200 809f 	bhi.w	8003d50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c12:	a201      	add	r2, pc, #4	; (adr r2, 8003c18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c18:	08003c4d 	.word	0x08003c4d
 8003c1c:	08003d51 	.word	0x08003d51
 8003c20:	08003d51 	.word	0x08003d51
 8003c24:	08003d51 	.word	0x08003d51
 8003c28:	08003c8d 	.word	0x08003c8d
 8003c2c:	08003d51 	.word	0x08003d51
 8003c30:	08003d51 	.word	0x08003d51
 8003c34:	08003d51 	.word	0x08003d51
 8003c38:	08003ccf 	.word	0x08003ccf
 8003c3c:	08003d51 	.word	0x08003d51
 8003c40:	08003d51 	.word	0x08003d51
 8003c44:	08003d51 	.word	0x08003d51
 8003c48:	08003d0f 	.word	0x08003d0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 f9b2 	bl	8003fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0208 	orr.w	r2, r2, #8
 8003c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0204 	bic.w	r2, r2, #4
 8003c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6999      	ldr	r1, [r3, #24]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	691a      	ldr	r2, [r3, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	619a      	str	r2, [r3, #24]
      break;
 8003c8a:	e064      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 f9f8 	bl	8004088 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699a      	ldr	r2, [r3, #24]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6999      	ldr	r1, [r3, #24]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	021a      	lsls	r2, r3, #8
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	619a      	str	r2, [r3, #24]
      break;
 8003ccc:	e043      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fa41 	bl	800415c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0208 	orr.w	r2, r2, #8
 8003ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69da      	ldr	r2, [r3, #28]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0204 	bic.w	r2, r2, #4
 8003cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69d9      	ldr	r1, [r3, #28]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	61da      	str	r2, [r3, #28]
      break;
 8003d0c:	e023      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68b9      	ldr	r1, [r7, #8]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fa8b 	bl	8004230 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69d9      	ldr	r1, [r3, #28]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	021a      	lsls	r2, r3, #8
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	61da      	str	r2, [r3, #28]
      break;
 8003d4e:	e002      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	75fb      	strb	r3, [r7, #23]
      break;
 8003d54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIM_ConfigClockSource+0x1c>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e0b4      	b.n	8003eee <HAL_TIM_ConfigClockSource+0x186>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003daa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dbc:	d03e      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xd4>
 8003dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dc2:	f200 8087 	bhi.w	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dca:	f000 8086 	beq.w	8003eda <HAL_TIM_ConfigClockSource+0x172>
 8003dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd2:	d87f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b70      	cmp	r3, #112	; 0x70
 8003dd6:	d01a      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xa6>
 8003dd8:	2b70      	cmp	r3, #112	; 0x70
 8003dda:	d87b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b60      	cmp	r3, #96	; 0x60
 8003dde:	d050      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x11a>
 8003de0:	2b60      	cmp	r3, #96	; 0x60
 8003de2:	d877      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b50      	cmp	r3, #80	; 0x50
 8003de6:	d03c      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0xfa>
 8003de8:	2b50      	cmp	r3, #80	; 0x50
 8003dea:	d873      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d058      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x13a>
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d86f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d064      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003df8:	2b30      	cmp	r3, #48	; 0x30
 8003dfa:	d86b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d060      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d867      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05c      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d05a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e0c:	e062      	b.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e1e:	f000 facc 	bl	80043ba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	609a      	str	r2, [r3, #8]
      break;
 8003e3a:	e04f      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e4c:	f000 fab5 	bl	80043ba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e5e:	609a      	str	r2, [r3, #8]
      break;
 8003e60:	e03c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fa2c 	bl	80042cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2150      	movs	r1, #80	; 0x50
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fa83 	bl	8004386 <TIM_ITRx_SetConfig>
      break;
 8003e80:	e02c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 fa4a 	bl	8004328 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2160      	movs	r1, #96	; 0x60
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fa73 	bl	8004386 <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e01c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f000 fa0c 	bl	80042cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2140      	movs	r1, #64	; 0x40
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 fa63 	bl	8004386 <TIM_ITRx_SetConfig>
      break;
 8003ec0:	e00c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 fa5a 	bl	8004386 <TIM_ITRx_SetConfig>
      break;
 8003ed2:	e003      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed8:	e000      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
	...

08003ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a29      	ldr	r2, [pc, #164]	; (8003fb0 <TIM_Base_SetConfig+0xb8>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00b      	beq.n	8003f28 <TIM_Base_SetConfig+0x30>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f16:	d007      	beq.n	8003f28 <TIM_Base_SetConfig+0x30>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a26      	ldr	r2, [pc, #152]	; (8003fb4 <TIM_Base_SetConfig+0xbc>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d003      	beq.n	8003f28 <TIM_Base_SetConfig+0x30>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a25      	ldr	r2, [pc, #148]	; (8003fb8 <TIM_Base_SetConfig+0xc0>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d108      	bne.n	8003f3a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a1c      	ldr	r2, [pc, #112]	; (8003fb0 <TIM_Base_SetConfig+0xb8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00b      	beq.n	8003f5a <TIM_Base_SetConfig+0x62>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f48:	d007      	beq.n	8003f5a <TIM_Base_SetConfig+0x62>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a19      	ldr	r2, [pc, #100]	; (8003fb4 <TIM_Base_SetConfig+0xbc>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d003      	beq.n	8003f5a <TIM_Base_SetConfig+0x62>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a18      	ldr	r2, [pc, #96]	; (8003fb8 <TIM_Base_SetConfig+0xc0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d108      	bne.n	8003f6c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a07      	ldr	r2, [pc, #28]	; (8003fb0 <TIM_Base_SetConfig+0xb8>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d103      	bne.n	8003fa0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	691a      	ldr	r2, [r3, #16]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	615a      	str	r2, [r3, #20]
}
 8003fa6:	bf00      	nop
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr
 8003fb0:	40012c00 	.word	0x40012c00
 8003fb4:	40000400 	.word	0x40000400
 8003fb8:	40000800 	.word	0x40000800

08003fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f023 0201 	bic.w	r2, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	699b      	ldr	r3, [r3, #24]
 8003fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0303 	bic.w	r3, r3, #3
 8003ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f023 0302 	bic.w	r3, r3, #2
 8004004:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a1c      	ldr	r2, [pc, #112]	; (8004084 <TIM_OC1_SetConfig+0xc8>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d10c      	bne.n	8004032 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f023 0308 	bic.w	r3, r3, #8
 800401e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f023 0304 	bic.w	r3, r3, #4
 8004030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a13      	ldr	r2, [pc, #76]	; (8004084 <TIM_OC1_SetConfig+0xc8>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d111      	bne.n	800405e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004040:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004048:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	621a      	str	r2, [r3, #32]
}
 8004078:	bf00      	nop
 800407a:	371c      	adds	r7, #28
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	40012c00 	.word	0x40012c00

08004088 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	f023 0210 	bic.w	r2, r3, #16
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f023 0320 	bic.w	r3, r3, #32
 80040d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	4313      	orrs	r3, r2
 80040de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a1d      	ldr	r2, [pc, #116]	; (8004158 <TIM_OC2_SetConfig+0xd0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d10d      	bne.n	8004104 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004102:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a14      	ldr	r2, [pc, #80]	; (8004158 <TIM_OC2_SetConfig+0xd0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d113      	bne.n	8004134 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004112:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800411a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	bc80      	pop	{r7}
 8004156:	4770      	bx	lr
 8004158:	40012c00 	.word	0x40012c00

0800415c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f023 0303 	bic.w	r3, r3, #3
 8004192:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	4313      	orrs	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	021b      	lsls	r3, r3, #8
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a1d      	ldr	r2, [pc, #116]	; (800422c <TIM_OC3_SetConfig+0xd0>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d10d      	bne.n	80041d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	021b      	lsls	r3, r3, #8
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a14      	ldr	r2, [pc, #80]	; (800422c <TIM_OC3_SetConfig+0xd0>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d113      	bne.n	8004206 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	621a      	str	r2, [r3, #32]
}
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40012c00 	.word	0x40012c00

08004230 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800425e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	021b      	lsls	r3, r3, #8
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800427a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a0f      	ldr	r2, [pc, #60]	; (80042c8 <TIM_OC4_SetConfig+0x98>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d109      	bne.n	80042a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004296:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	019b      	lsls	r3, r3, #6
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	621a      	str	r2, [r3, #32]
}
 80042be:	bf00      	nop
 80042c0:	371c      	adds	r7, #28
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bc80      	pop	{r7}
 80042c6:	4770      	bx	lr
 80042c8:	40012c00 	.word	0x40012c00

080042cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b087      	sub	sp, #28
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	f023 0201 	bic.w	r2, r3, #1
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	4313      	orrs	r3, r2
 8004300:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f023 030a 	bic.w	r3, r3, #10
 8004308:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4313      	orrs	r3, r2
 8004310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	621a      	str	r2, [r3, #32]
}
 800431e:	bf00      	nop
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f023 0210 	bic.w	r2, r3, #16
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	031b      	lsls	r3, r3, #12
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004364:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4313      	orrs	r3, r2
 800436e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	621a      	str	r2, [r3, #32]
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr

08004386 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004386:	b480      	push	{r7}
 8004388:	b085      	sub	sp, #20
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800439c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f043 0307 	orr.w	r3, r3, #7
 80043a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	609a      	str	r2, [r3, #8]
}
 80043b0:	bf00      	nop
 80043b2:	3714      	adds	r7, #20
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bc80      	pop	{r7}
 80043b8:	4770      	bx	lr

080043ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b087      	sub	sp, #28
 80043be:	af00      	add	r7, sp, #0
 80043c0:	60f8      	str	r0, [r7, #12]
 80043c2:	60b9      	str	r1, [r7, #8]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	021a      	lsls	r2, r3, #8
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	431a      	orrs	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	609a      	str	r2, [r3, #8]
}
 80043ee:	bf00      	nop
 80043f0:	371c      	adds	r7, #28
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr

080043f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 031f 	and.w	r3, r3, #31
 800440a:	2201      	movs	r2, #1
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1a      	ldr	r2, [r3, #32]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	43db      	mvns	r3, r3
 800441a:	401a      	ands	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a1a      	ldr	r2, [r3, #32]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 031f 	and.w	r3, r3, #31
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	fa01 f303 	lsl.w	r3, r1, r3
 8004430:	431a      	orrs	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	621a      	str	r2, [r3, #32]
}
 8004436:	bf00      	nop
 8004438:	371c      	adds	r7, #28
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr

08004440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004454:	2302      	movs	r3, #2
 8004456:	e046      	b.n	80044e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800447e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a16      	ldr	r2, [pc, #88]	; (80044f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d00e      	beq.n	80044ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a4:	d009      	beq.n	80044ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a12      	ldr	r2, [pc, #72]	; (80044f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d004      	beq.n	80044ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a10      	ldr	r2, [pc, #64]	; (80044f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d10c      	bne.n	80044d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	40000400 	.word	0x40000400
 80044f8:	40000800 	.word	0x40000800

080044fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e042      	b.n	8004594 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7fd f934 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2224      	movs	r2, #36	; 0x24
 800452c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800453e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f92b 	bl	800479c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695a      	ldr	r2, [r3, #20]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004564:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004574:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2220      	movs	r2, #32
 8004588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08a      	sub	sp, #40	; 0x28
 80045a0:	af02      	add	r7, sp, #8
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	603b      	str	r3, [r7, #0]
 80045a8:	4613      	mov	r3, r2
 80045aa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d17c      	bne.n	80046b6 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <HAL_UART_Receive+0x2c>
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e075      	b.n	80046b8 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2222      	movs	r2, #34	; 0x22
 80045d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045e0:	f7fe f9ec 	bl	80029bc <HAL_GetTick>
 80045e4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	88fa      	ldrh	r2, [r7, #6]
 80045ea:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	88fa      	ldrh	r2, [r7, #6]
 80045f0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045fa:	d108      	bne.n	800460e <HAL_UART_Receive+0x72>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d104      	bne.n	800460e <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8004604:	2300      	movs	r3, #0
 8004606:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	61bb      	str	r3, [r7, #24]
 800460c:	e003      	b.n	8004616 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004612:	2300      	movs	r3, #0
 8004614:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004616:	e043      	b.n	80046a0 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2200      	movs	r2, #0
 8004620:	2120      	movs	r1, #32
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f84c 	bl	80046c0 <UART_WaitOnFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e042      	b.n	80046b8 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10c      	bne.n	8004652 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	b29b      	uxth	r3, r3
 8004640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004644:	b29a      	uxth	r2, r3
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	3302      	adds	r3, #2
 800464e:	61bb      	str	r3, [r7, #24]
 8004650:	e01f      	b.n	8004692 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465a:	d007      	beq.n	800466c <HAL_UART_Receive+0xd0>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10a      	bne.n	800467a <HAL_UART_Receive+0xde>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d106      	bne.n	800467a <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	b2da      	uxtb	r2, r3
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	701a      	strb	r2, [r3, #0]
 8004678:	e008      	b.n	800468c <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004686:	b2da      	uxtb	r2, r3
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	3301      	adds	r3, #1
 8004690:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004696:	b29b      	uxth	r3, r3
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1b6      	bne.n	8004618 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	e000      	b.n	80046b8 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80046b6:	2302      	movs	r3, #2
  }
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3720      	adds	r7, #32
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b090      	sub	sp, #64	; 0x40
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	603b      	str	r3, [r7, #0]
 80046cc:	4613      	mov	r3, r2
 80046ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046d0:	e050      	b.n	8004774 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d8:	d04c      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80046da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80046e0:	f7fe f96c 	bl	80029bc <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d241      	bcs.n	8004774 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	330c      	adds	r3, #12
 80046f6:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	e853 3f00 	ldrex	r3, [r3]
 80046fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004706:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	330c      	adds	r3, #12
 800470e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004710:	637a      	str	r2, [r7, #52]	; 0x34
 8004712:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004714:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004716:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004718:	e841 2300 	strex	r3, r2, [r1]
 800471c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800471e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e5      	bne.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	3314      	adds	r3, #20
 800472a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	e853 3f00 	ldrex	r3, [r3]
 8004732:	613b      	str	r3, [r7, #16]
   return(result);
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	63bb      	str	r3, [r7, #56]	; 0x38
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3314      	adds	r3, #20
 8004742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004744:	623a      	str	r2, [r7, #32]
 8004746:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004748:	69f9      	ldr	r1, [r7, #28]
 800474a:	6a3a      	ldr	r2, [r7, #32]
 800474c:	e841 2300 	strex	r3, r2, [r1]
 8004750:	61bb      	str	r3, [r7, #24]
   return(result);
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1e5      	bne.n	8004724 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e00f      	b.n	8004794 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	4013      	ands	r3, r2
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	429a      	cmp	r2, r3
 8004782:	bf0c      	ite	eq
 8004784:	2301      	moveq	r3, #1
 8004786:	2300      	movne	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	429a      	cmp	r2, r3
 8004790:	d09f      	beq.n	80046d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3740      	adds	r7, #64	; 0x40
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68da      	ldr	r2, [r3, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047d6:	f023 030c 	bic.w	r3, r3, #12
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6812      	ldr	r2, [r2, #0]
 80047de:	68b9      	ldr	r1, [r7, #8]
 80047e0:	430b      	orrs	r3, r1
 80047e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699a      	ldr	r2, [r3, #24]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a2c      	ldr	r2, [pc, #176]	; (80048b0 <UART_SetConfig+0x114>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d103      	bne.n	800480c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004804:	f7fe ff42 	bl	800368c <HAL_RCC_GetPCLK2Freq>
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	e002      	b.n	8004812 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800480c:	f7fe ff2a 	bl	8003664 <HAL_RCC_GetPCLK1Freq>
 8004810:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4613      	mov	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4413      	add	r3, r2
 800481a:	009a      	lsls	r2, r3, #2
 800481c:	441a      	add	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	fbb2 f3f3 	udiv	r3, r2, r3
 8004828:	4a22      	ldr	r2, [pc, #136]	; (80048b4 <UART_SetConfig+0x118>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	095b      	lsrs	r3, r3, #5
 8004830:	0119      	lsls	r1, r3, #4
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	4613      	mov	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	009a      	lsls	r2, r3, #2
 800483c:	441a      	add	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	fbb2 f2f3 	udiv	r2, r2, r3
 8004848:	4b1a      	ldr	r3, [pc, #104]	; (80048b4 <UART_SetConfig+0x118>)
 800484a:	fba3 0302 	umull	r0, r3, r3, r2
 800484e:	095b      	lsrs	r3, r3, #5
 8004850:	2064      	movs	r0, #100	; 0x64
 8004852:	fb00 f303 	mul.w	r3, r0, r3
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	3332      	adds	r3, #50	; 0x32
 800485c:	4a15      	ldr	r2, [pc, #84]	; (80048b4 <UART_SetConfig+0x118>)
 800485e:	fba2 2303 	umull	r2, r3, r2, r3
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004868:	4419      	add	r1, r3
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4613      	mov	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4413      	add	r3, r2
 8004872:	009a      	lsls	r2, r3, #2
 8004874:	441a      	add	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004880:	4b0c      	ldr	r3, [pc, #48]	; (80048b4 <UART_SetConfig+0x118>)
 8004882:	fba3 0302 	umull	r0, r3, r3, r2
 8004886:	095b      	lsrs	r3, r3, #5
 8004888:	2064      	movs	r0, #100	; 0x64
 800488a:	fb00 f303 	mul.w	r3, r0, r3
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	3332      	adds	r3, #50	; 0x32
 8004894:	4a07      	ldr	r2, [pc, #28]	; (80048b4 <UART_SetConfig+0x118>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	095b      	lsrs	r3, r3, #5
 800489c:	f003 020f 	and.w	r2, r3, #15
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	440a      	add	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048a8:	bf00      	nop
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40013800 	.word	0x40013800
 80048b4:	51eb851f 	.word	0x51eb851f

080048b8 <calloc>:
 80048b8:	4b02      	ldr	r3, [pc, #8]	; (80048c4 <calloc+0xc>)
 80048ba:	460a      	mov	r2, r1
 80048bc:	4601      	mov	r1, r0
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	f000 b802 	b.w	80048c8 <_calloc_r>
 80048c4:	200000b8 	.word	0x200000b8

080048c8 <_calloc_r>:
 80048c8:	b570      	push	{r4, r5, r6, lr}
 80048ca:	fba1 5402 	umull	r5, r4, r1, r2
 80048ce:	b934      	cbnz	r4, 80048de <_calloc_r+0x16>
 80048d0:	4629      	mov	r1, r5
 80048d2:	f000 f83d 	bl	8004950 <_malloc_r>
 80048d6:	4606      	mov	r6, r0
 80048d8:	b928      	cbnz	r0, 80048e6 <_calloc_r+0x1e>
 80048da:	4630      	mov	r0, r6
 80048dc:	bd70      	pop	{r4, r5, r6, pc}
 80048de:	220c      	movs	r2, #12
 80048e0:	2600      	movs	r6, #0
 80048e2:	6002      	str	r2, [r0, #0]
 80048e4:	e7f9      	b.n	80048da <_calloc_r+0x12>
 80048e6:	462a      	mov	r2, r5
 80048e8:	4621      	mov	r1, r4
 80048ea:	f000 f8bd 	bl	8004a68 <memset>
 80048ee:	e7f4      	b.n	80048da <_calloc_r+0x12>

080048f0 <malloc>:
 80048f0:	4b02      	ldr	r3, [pc, #8]	; (80048fc <malloc+0xc>)
 80048f2:	4601      	mov	r1, r0
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	f000 b82b 	b.w	8004950 <_malloc_r>
 80048fa:	bf00      	nop
 80048fc:	200000b8 	.word	0x200000b8

08004900 <free>:
 8004900:	4b02      	ldr	r3, [pc, #8]	; (800490c <free+0xc>)
 8004902:	4601      	mov	r1, r0
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	f000 b8f3 	b.w	8004af0 <_free_r>
 800490a:	bf00      	nop
 800490c:	200000b8 	.word	0x200000b8

08004910 <sbrk_aligned>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	4e0e      	ldr	r6, [pc, #56]	; (800494c <sbrk_aligned+0x3c>)
 8004914:	460c      	mov	r4, r1
 8004916:	6831      	ldr	r1, [r6, #0]
 8004918:	4605      	mov	r5, r0
 800491a:	b911      	cbnz	r1, 8004922 <sbrk_aligned+0x12>
 800491c:	f000 f8ac 	bl	8004a78 <_sbrk_r>
 8004920:	6030      	str	r0, [r6, #0]
 8004922:	4621      	mov	r1, r4
 8004924:	4628      	mov	r0, r5
 8004926:	f000 f8a7 	bl	8004a78 <_sbrk_r>
 800492a:	1c43      	adds	r3, r0, #1
 800492c:	d00a      	beq.n	8004944 <sbrk_aligned+0x34>
 800492e:	1cc4      	adds	r4, r0, #3
 8004930:	f024 0403 	bic.w	r4, r4, #3
 8004934:	42a0      	cmp	r0, r4
 8004936:	d007      	beq.n	8004948 <sbrk_aligned+0x38>
 8004938:	1a21      	subs	r1, r4, r0
 800493a:	4628      	mov	r0, r5
 800493c:	f000 f89c 	bl	8004a78 <_sbrk_r>
 8004940:	3001      	adds	r0, #1
 8004942:	d101      	bne.n	8004948 <sbrk_aligned+0x38>
 8004944:	f04f 34ff 	mov.w	r4, #4294967295
 8004948:	4620      	mov	r0, r4
 800494a:	bd70      	pop	{r4, r5, r6, pc}
 800494c:	200002c4 	.word	0x200002c4

08004950 <_malloc_r>:
 8004950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004954:	1ccd      	adds	r5, r1, #3
 8004956:	f025 0503 	bic.w	r5, r5, #3
 800495a:	3508      	adds	r5, #8
 800495c:	2d0c      	cmp	r5, #12
 800495e:	bf38      	it	cc
 8004960:	250c      	movcc	r5, #12
 8004962:	2d00      	cmp	r5, #0
 8004964:	4607      	mov	r7, r0
 8004966:	db01      	blt.n	800496c <_malloc_r+0x1c>
 8004968:	42a9      	cmp	r1, r5
 800496a:	d905      	bls.n	8004978 <_malloc_r+0x28>
 800496c:	230c      	movs	r3, #12
 800496e:	2600      	movs	r6, #0
 8004970:	603b      	str	r3, [r7, #0]
 8004972:	4630      	mov	r0, r6
 8004974:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004978:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004a4c <_malloc_r+0xfc>
 800497c:	f000 f868 	bl	8004a50 <__malloc_lock>
 8004980:	f8d8 3000 	ldr.w	r3, [r8]
 8004984:	461c      	mov	r4, r3
 8004986:	bb5c      	cbnz	r4, 80049e0 <_malloc_r+0x90>
 8004988:	4629      	mov	r1, r5
 800498a:	4638      	mov	r0, r7
 800498c:	f7ff ffc0 	bl	8004910 <sbrk_aligned>
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	4604      	mov	r4, r0
 8004994:	d155      	bne.n	8004a42 <_malloc_r+0xf2>
 8004996:	f8d8 4000 	ldr.w	r4, [r8]
 800499a:	4626      	mov	r6, r4
 800499c:	2e00      	cmp	r6, #0
 800499e:	d145      	bne.n	8004a2c <_malloc_r+0xdc>
 80049a0:	2c00      	cmp	r4, #0
 80049a2:	d048      	beq.n	8004a36 <_malloc_r+0xe6>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	4631      	mov	r1, r6
 80049a8:	4638      	mov	r0, r7
 80049aa:	eb04 0903 	add.w	r9, r4, r3
 80049ae:	f000 f863 	bl	8004a78 <_sbrk_r>
 80049b2:	4581      	cmp	r9, r0
 80049b4:	d13f      	bne.n	8004a36 <_malloc_r+0xe6>
 80049b6:	6821      	ldr	r1, [r4, #0]
 80049b8:	4638      	mov	r0, r7
 80049ba:	1a6d      	subs	r5, r5, r1
 80049bc:	4629      	mov	r1, r5
 80049be:	f7ff ffa7 	bl	8004910 <sbrk_aligned>
 80049c2:	3001      	adds	r0, #1
 80049c4:	d037      	beq.n	8004a36 <_malloc_r+0xe6>
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	442b      	add	r3, r5
 80049ca:	6023      	str	r3, [r4, #0]
 80049cc:	f8d8 3000 	ldr.w	r3, [r8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d038      	beq.n	8004a46 <_malloc_r+0xf6>
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	42a2      	cmp	r2, r4
 80049d8:	d12b      	bne.n	8004a32 <_malloc_r+0xe2>
 80049da:	2200      	movs	r2, #0
 80049dc:	605a      	str	r2, [r3, #4]
 80049de:	e00f      	b.n	8004a00 <_malloc_r+0xb0>
 80049e0:	6822      	ldr	r2, [r4, #0]
 80049e2:	1b52      	subs	r2, r2, r5
 80049e4:	d41f      	bmi.n	8004a26 <_malloc_r+0xd6>
 80049e6:	2a0b      	cmp	r2, #11
 80049e8:	d917      	bls.n	8004a1a <_malloc_r+0xca>
 80049ea:	1961      	adds	r1, r4, r5
 80049ec:	42a3      	cmp	r3, r4
 80049ee:	6025      	str	r5, [r4, #0]
 80049f0:	bf18      	it	ne
 80049f2:	6059      	strne	r1, [r3, #4]
 80049f4:	6863      	ldr	r3, [r4, #4]
 80049f6:	bf08      	it	eq
 80049f8:	f8c8 1000 	streq.w	r1, [r8]
 80049fc:	5162      	str	r2, [r4, r5]
 80049fe:	604b      	str	r3, [r1, #4]
 8004a00:	4638      	mov	r0, r7
 8004a02:	f104 060b 	add.w	r6, r4, #11
 8004a06:	f000 f829 	bl	8004a5c <__malloc_unlock>
 8004a0a:	f026 0607 	bic.w	r6, r6, #7
 8004a0e:	1d23      	adds	r3, r4, #4
 8004a10:	1af2      	subs	r2, r6, r3
 8004a12:	d0ae      	beq.n	8004972 <_malloc_r+0x22>
 8004a14:	1b9b      	subs	r3, r3, r6
 8004a16:	50a3      	str	r3, [r4, r2]
 8004a18:	e7ab      	b.n	8004972 <_malloc_r+0x22>
 8004a1a:	42a3      	cmp	r3, r4
 8004a1c:	6862      	ldr	r2, [r4, #4]
 8004a1e:	d1dd      	bne.n	80049dc <_malloc_r+0x8c>
 8004a20:	f8c8 2000 	str.w	r2, [r8]
 8004a24:	e7ec      	b.n	8004a00 <_malloc_r+0xb0>
 8004a26:	4623      	mov	r3, r4
 8004a28:	6864      	ldr	r4, [r4, #4]
 8004a2a:	e7ac      	b.n	8004986 <_malloc_r+0x36>
 8004a2c:	4634      	mov	r4, r6
 8004a2e:	6876      	ldr	r6, [r6, #4]
 8004a30:	e7b4      	b.n	800499c <_malloc_r+0x4c>
 8004a32:	4613      	mov	r3, r2
 8004a34:	e7cc      	b.n	80049d0 <_malloc_r+0x80>
 8004a36:	230c      	movs	r3, #12
 8004a38:	4638      	mov	r0, r7
 8004a3a:	603b      	str	r3, [r7, #0]
 8004a3c:	f000 f80e 	bl	8004a5c <__malloc_unlock>
 8004a40:	e797      	b.n	8004972 <_malloc_r+0x22>
 8004a42:	6025      	str	r5, [r4, #0]
 8004a44:	e7dc      	b.n	8004a00 <_malloc_r+0xb0>
 8004a46:	605b      	str	r3, [r3, #4]
 8004a48:	deff      	udf	#255	; 0xff
 8004a4a:	bf00      	nop
 8004a4c:	200002c0 	.word	0x200002c0

08004a50 <__malloc_lock>:
 8004a50:	4801      	ldr	r0, [pc, #4]	; (8004a58 <__malloc_lock+0x8>)
 8004a52:	f000 b84b 	b.w	8004aec <__retarget_lock_acquire_recursive>
 8004a56:	bf00      	nop
 8004a58:	20000404 	.word	0x20000404

08004a5c <__malloc_unlock>:
 8004a5c:	4801      	ldr	r0, [pc, #4]	; (8004a64 <__malloc_unlock+0x8>)
 8004a5e:	f000 b846 	b.w	8004aee <__retarget_lock_release_recursive>
 8004a62:	bf00      	nop
 8004a64:	20000404 	.word	0x20000404

08004a68 <memset>:
 8004a68:	4603      	mov	r3, r0
 8004a6a:	4402      	add	r2, r0
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d100      	bne.n	8004a72 <memset+0xa>
 8004a70:	4770      	bx	lr
 8004a72:	f803 1b01 	strb.w	r1, [r3], #1
 8004a76:	e7f9      	b.n	8004a6c <memset+0x4>

08004a78 <_sbrk_r>:
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	4d05      	ldr	r5, [pc, #20]	; (8004a94 <_sbrk_r+0x1c>)
 8004a7e:	4604      	mov	r4, r0
 8004a80:	4608      	mov	r0, r1
 8004a82:	602b      	str	r3, [r5, #0]
 8004a84:	f7fc fef6 	bl	8001874 <_sbrk>
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d102      	bne.n	8004a92 <_sbrk_r+0x1a>
 8004a8c:	682b      	ldr	r3, [r5, #0]
 8004a8e:	b103      	cbz	r3, 8004a92 <_sbrk_r+0x1a>
 8004a90:	6023      	str	r3, [r4, #0]
 8004a92:	bd38      	pop	{r3, r4, r5, pc}
 8004a94:	20000400 	.word	0x20000400

08004a98 <__errno>:
 8004a98:	4b01      	ldr	r3, [pc, #4]	; (8004aa0 <__errno+0x8>)
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	200000b8 	.word	0x200000b8

08004aa4 <__libc_init_array>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	2600      	movs	r6, #0
 8004aa8:	4d0c      	ldr	r5, [pc, #48]	; (8004adc <__libc_init_array+0x38>)
 8004aaa:	4c0d      	ldr	r4, [pc, #52]	; (8004ae0 <__libc_init_array+0x3c>)
 8004aac:	1b64      	subs	r4, r4, r5
 8004aae:	10a4      	asrs	r4, r4, #2
 8004ab0:	42a6      	cmp	r6, r4
 8004ab2:	d109      	bne.n	8004ac8 <__libc_init_array+0x24>
 8004ab4:	f001 f89c 	bl	8005bf0 <_init>
 8004ab8:	2600      	movs	r6, #0
 8004aba:	4d0a      	ldr	r5, [pc, #40]	; (8004ae4 <__libc_init_array+0x40>)
 8004abc:	4c0a      	ldr	r4, [pc, #40]	; (8004ae8 <__libc_init_array+0x44>)
 8004abe:	1b64      	subs	r4, r4, r5
 8004ac0:	10a4      	asrs	r4, r4, #2
 8004ac2:	42a6      	cmp	r6, r4
 8004ac4:	d105      	bne.n	8004ad2 <__libc_init_array+0x2e>
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004acc:	4798      	blx	r3
 8004ace:	3601      	adds	r6, #1
 8004ad0:	e7ee      	b.n	8004ab0 <__libc_init_array+0xc>
 8004ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad6:	4798      	blx	r3
 8004ad8:	3601      	adds	r6, #1
 8004ada:	e7f2      	b.n	8004ac2 <__libc_init_array+0x1e>
 8004adc:	08005e10 	.word	0x08005e10
 8004ae0:	08005e10 	.word	0x08005e10
 8004ae4:	08005e10 	.word	0x08005e10
 8004ae8:	08005e14 	.word	0x08005e14

08004aec <__retarget_lock_acquire_recursive>:
 8004aec:	4770      	bx	lr

08004aee <__retarget_lock_release_recursive>:
 8004aee:	4770      	bx	lr

08004af0 <_free_r>:
 8004af0:	b538      	push	{r3, r4, r5, lr}
 8004af2:	4605      	mov	r5, r0
 8004af4:	2900      	cmp	r1, #0
 8004af6:	d040      	beq.n	8004b7a <_free_r+0x8a>
 8004af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004afc:	1f0c      	subs	r4, r1, #4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	bfb8      	it	lt
 8004b02:	18e4      	addlt	r4, r4, r3
 8004b04:	f7ff ffa4 	bl	8004a50 <__malloc_lock>
 8004b08:	4a1c      	ldr	r2, [pc, #112]	; (8004b7c <_free_r+0x8c>)
 8004b0a:	6813      	ldr	r3, [r2, #0]
 8004b0c:	b933      	cbnz	r3, 8004b1c <_free_r+0x2c>
 8004b0e:	6063      	str	r3, [r4, #4]
 8004b10:	6014      	str	r4, [r2, #0]
 8004b12:	4628      	mov	r0, r5
 8004b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b18:	f7ff bfa0 	b.w	8004a5c <__malloc_unlock>
 8004b1c:	42a3      	cmp	r3, r4
 8004b1e:	d908      	bls.n	8004b32 <_free_r+0x42>
 8004b20:	6820      	ldr	r0, [r4, #0]
 8004b22:	1821      	adds	r1, r4, r0
 8004b24:	428b      	cmp	r3, r1
 8004b26:	bf01      	itttt	eq
 8004b28:	6819      	ldreq	r1, [r3, #0]
 8004b2a:	685b      	ldreq	r3, [r3, #4]
 8004b2c:	1809      	addeq	r1, r1, r0
 8004b2e:	6021      	streq	r1, [r4, #0]
 8004b30:	e7ed      	b.n	8004b0e <_free_r+0x1e>
 8004b32:	461a      	mov	r2, r3
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	b10b      	cbz	r3, 8004b3c <_free_r+0x4c>
 8004b38:	42a3      	cmp	r3, r4
 8004b3a:	d9fa      	bls.n	8004b32 <_free_r+0x42>
 8004b3c:	6811      	ldr	r1, [r2, #0]
 8004b3e:	1850      	adds	r0, r2, r1
 8004b40:	42a0      	cmp	r0, r4
 8004b42:	d10b      	bne.n	8004b5c <_free_r+0x6c>
 8004b44:	6820      	ldr	r0, [r4, #0]
 8004b46:	4401      	add	r1, r0
 8004b48:	1850      	adds	r0, r2, r1
 8004b4a:	4283      	cmp	r3, r0
 8004b4c:	6011      	str	r1, [r2, #0]
 8004b4e:	d1e0      	bne.n	8004b12 <_free_r+0x22>
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	4408      	add	r0, r1
 8004b56:	6010      	str	r0, [r2, #0]
 8004b58:	6053      	str	r3, [r2, #4]
 8004b5a:	e7da      	b.n	8004b12 <_free_r+0x22>
 8004b5c:	d902      	bls.n	8004b64 <_free_r+0x74>
 8004b5e:	230c      	movs	r3, #12
 8004b60:	602b      	str	r3, [r5, #0]
 8004b62:	e7d6      	b.n	8004b12 <_free_r+0x22>
 8004b64:	6820      	ldr	r0, [r4, #0]
 8004b66:	1821      	adds	r1, r4, r0
 8004b68:	428b      	cmp	r3, r1
 8004b6a:	bf01      	itttt	eq
 8004b6c:	6819      	ldreq	r1, [r3, #0]
 8004b6e:	685b      	ldreq	r3, [r3, #4]
 8004b70:	1809      	addeq	r1, r1, r0
 8004b72:	6021      	streq	r1, [r4, #0]
 8004b74:	6063      	str	r3, [r4, #4]
 8004b76:	6054      	str	r4, [r2, #4]
 8004b78:	e7cb      	b.n	8004b12 <_free_r+0x22>
 8004b7a:	bd38      	pop	{r3, r4, r5, pc}
 8004b7c:	200002c0 	.word	0x200002c0

08004b80 <cos>:
 8004b80:	b530      	push	{r4, r5, lr}
 8004b82:	4a20      	ldr	r2, [pc, #128]	; (8004c04 <cos+0x84>)
 8004b84:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	dc06      	bgt.n	8004b9c <cos+0x1c>
 8004b8e:	2200      	movs	r2, #0
 8004b90:	2300      	movs	r3, #0
 8004b92:	b007      	add	sp, #28
 8004b94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b98:	f000 b87e 	b.w	8004c98 <__kernel_cos>
 8004b9c:	4a1a      	ldr	r2, [pc, #104]	; (8004c08 <cos+0x88>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	dd05      	ble.n	8004bae <cos+0x2e>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	f7fb fad7 	bl	8000158 <__aeabi_dsub>
 8004baa:	b007      	add	sp, #28
 8004bac:	bd30      	pop	{r4, r5, pc}
 8004bae:	aa02      	add	r2, sp, #8
 8004bb0:	f000 f9ea 	bl	8004f88 <__ieee754_rem_pio2>
 8004bb4:	f000 0003 	and.w	r0, r0, #3
 8004bb8:	2801      	cmp	r0, #1
 8004bba:	d009      	beq.n	8004bd0 <cos+0x50>
 8004bbc:	2802      	cmp	r0, #2
 8004bbe:	d011      	beq.n	8004be4 <cos+0x64>
 8004bc0:	b9b8      	cbnz	r0, 8004bf2 <cos+0x72>
 8004bc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bca:	f000 f865 	bl	8004c98 <__kernel_cos>
 8004bce:	e7ec      	b.n	8004baa <cos+0x2a>
 8004bd0:	9000      	str	r0, [sp, #0]
 8004bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bda:	f000 f91d 	bl	8004e18 <__kernel_sin>
 8004bde:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004be2:	e7e2      	b.n	8004baa <cos+0x2a>
 8004be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004be8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bec:	f000 f854 	bl	8004c98 <__kernel_cos>
 8004bf0:	e7f5      	b.n	8004bde <cos+0x5e>
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bfe:	f000 f90b 	bl	8004e18 <__kernel_sin>
 8004c02:	e7d2      	b.n	8004baa <cos+0x2a>
 8004c04:	3fe921fb 	.word	0x3fe921fb
 8004c08:	7fefffff 	.word	0x7fefffff

08004c0c <sin>:
 8004c0c:	b530      	push	{r4, r5, lr}
 8004c0e:	4a20      	ldr	r2, [pc, #128]	; (8004c90 <sin+0x84>)
 8004c10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004c14:	4293      	cmp	r3, r2
 8004c16:	b087      	sub	sp, #28
 8004c18:	dc06      	bgt.n	8004c28 <sin+0x1c>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	2300      	movs	r3, #0
 8004c22:	f000 f8f9 	bl	8004e18 <__kernel_sin>
 8004c26:	e006      	b.n	8004c36 <sin+0x2a>
 8004c28:	4a1a      	ldr	r2, [pc, #104]	; (8004c94 <sin+0x88>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	dd05      	ble.n	8004c3a <sin+0x2e>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	f7fb fa91 	bl	8000158 <__aeabi_dsub>
 8004c36:	b007      	add	sp, #28
 8004c38:	bd30      	pop	{r4, r5, pc}
 8004c3a:	aa02      	add	r2, sp, #8
 8004c3c:	f000 f9a4 	bl	8004f88 <__ieee754_rem_pio2>
 8004c40:	f000 0003 	and.w	r0, r0, #3
 8004c44:	2801      	cmp	r0, #1
 8004c46:	d009      	beq.n	8004c5c <sin+0x50>
 8004c48:	2802      	cmp	r0, #2
 8004c4a:	d00e      	beq.n	8004c6a <sin+0x5e>
 8004c4c:	b9c0      	cbnz	r0, 8004c80 <sin+0x74>
 8004c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c52:	2301      	movs	r3, #1
 8004c54:	9300      	str	r3, [sp, #0]
 8004c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c5a:	e7e2      	b.n	8004c22 <sin+0x16>
 8004c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c64:	f000 f818 	bl	8004c98 <__kernel_cos>
 8004c68:	e7e5      	b.n	8004c36 <sin+0x2a>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c76:	f000 f8cf 	bl	8004e18 <__kernel_sin>
 8004c7a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004c7e:	e7da      	b.n	8004c36 <sin+0x2a>
 8004c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c88:	f000 f806 	bl	8004c98 <__kernel_cos>
 8004c8c:	e7f5      	b.n	8004c7a <sin+0x6e>
 8004c8e:	bf00      	nop
 8004c90:	3fe921fb 	.word	0x3fe921fb
 8004c94:	7fefffff 	.word	0x7fefffff

08004c98 <__kernel_cos>:
 8004c98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c9c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004ca0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	460f      	mov	r7, r1
 8004ca8:	e9cd 2300 	strd	r2, r3, [sp]
 8004cac:	da04      	bge.n	8004cb8 <__kernel_cos+0x20>
 8004cae:	f7fb fea5 	bl	80009fc <__aeabi_d2iz>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	f000 8086 	beq.w	8004dc4 <__kernel_cos+0x12c>
 8004cb8:	4642      	mov	r2, r8
 8004cba:	463b      	mov	r3, r7
 8004cbc:	4640      	mov	r0, r8
 8004cbe:	4639      	mov	r1, r7
 8004cc0:	f7fb fc02 	bl	80004c8 <__aeabi_dmul>
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	4b4e      	ldr	r3, [pc, #312]	; (8004e00 <__kernel_cos+0x168>)
 8004cc8:	4604      	mov	r4, r0
 8004cca:	460d      	mov	r5, r1
 8004ccc:	f7fb fbfc 	bl	80004c8 <__aeabi_dmul>
 8004cd0:	a33f      	add	r3, pc, #252	; (adr r3, 8004dd0 <__kernel_cos+0x138>)
 8004cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd6:	4682      	mov	sl, r0
 8004cd8:	468b      	mov	fp, r1
 8004cda:	4620      	mov	r0, r4
 8004cdc:	4629      	mov	r1, r5
 8004cde:	f7fb fbf3 	bl	80004c8 <__aeabi_dmul>
 8004ce2:	a33d      	add	r3, pc, #244	; (adr r3, 8004dd8 <__kernel_cos+0x140>)
 8004ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce8:	f7fb fa38 	bl	800015c <__adddf3>
 8004cec:	4622      	mov	r2, r4
 8004cee:	462b      	mov	r3, r5
 8004cf0:	f7fb fbea 	bl	80004c8 <__aeabi_dmul>
 8004cf4:	a33a      	add	r3, pc, #232	; (adr r3, 8004de0 <__kernel_cos+0x148>)
 8004cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfa:	f7fb fa2d 	bl	8000158 <__aeabi_dsub>
 8004cfe:	4622      	mov	r2, r4
 8004d00:	462b      	mov	r3, r5
 8004d02:	f7fb fbe1 	bl	80004c8 <__aeabi_dmul>
 8004d06:	a338      	add	r3, pc, #224	; (adr r3, 8004de8 <__kernel_cos+0x150>)
 8004d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0c:	f7fb fa26 	bl	800015c <__adddf3>
 8004d10:	4622      	mov	r2, r4
 8004d12:	462b      	mov	r3, r5
 8004d14:	f7fb fbd8 	bl	80004c8 <__aeabi_dmul>
 8004d18:	a335      	add	r3, pc, #212	; (adr r3, 8004df0 <__kernel_cos+0x158>)
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	f7fb fa1b 	bl	8000158 <__aeabi_dsub>
 8004d22:	4622      	mov	r2, r4
 8004d24:	462b      	mov	r3, r5
 8004d26:	f7fb fbcf 	bl	80004c8 <__aeabi_dmul>
 8004d2a:	a333      	add	r3, pc, #204	; (adr r3, 8004df8 <__kernel_cos+0x160>)
 8004d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d30:	f7fb fa14 	bl	800015c <__adddf3>
 8004d34:	4622      	mov	r2, r4
 8004d36:	462b      	mov	r3, r5
 8004d38:	f7fb fbc6 	bl	80004c8 <__aeabi_dmul>
 8004d3c:	4622      	mov	r2, r4
 8004d3e:	462b      	mov	r3, r5
 8004d40:	f7fb fbc2 	bl	80004c8 <__aeabi_dmul>
 8004d44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d48:	4604      	mov	r4, r0
 8004d4a:	460d      	mov	r5, r1
 8004d4c:	4640      	mov	r0, r8
 8004d4e:	4639      	mov	r1, r7
 8004d50:	f7fb fbba 	bl	80004c8 <__aeabi_dmul>
 8004d54:	460b      	mov	r3, r1
 8004d56:	4602      	mov	r2, r0
 8004d58:	4629      	mov	r1, r5
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f7fb f9fc 	bl	8000158 <__aeabi_dsub>
 8004d60:	4b28      	ldr	r3, [pc, #160]	; (8004e04 <__kernel_cos+0x16c>)
 8004d62:	4680      	mov	r8, r0
 8004d64:	429e      	cmp	r6, r3
 8004d66:	4689      	mov	r9, r1
 8004d68:	dc0e      	bgt.n	8004d88 <__kernel_cos+0xf0>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4650      	mov	r0, sl
 8004d70:	4659      	mov	r1, fp
 8004d72:	f7fb f9f1 	bl	8000158 <__aeabi_dsub>
 8004d76:	4602      	mov	r2, r0
 8004d78:	2000      	movs	r0, #0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4922      	ldr	r1, [pc, #136]	; (8004e08 <__kernel_cos+0x170>)
 8004d7e:	f7fb f9eb 	bl	8000158 <__aeabi_dsub>
 8004d82:	b003      	add	sp, #12
 8004d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d88:	2400      	movs	r4, #0
 8004d8a:	4b20      	ldr	r3, [pc, #128]	; (8004e0c <__kernel_cos+0x174>)
 8004d8c:	4622      	mov	r2, r4
 8004d8e:	429e      	cmp	r6, r3
 8004d90:	bfcc      	ite	gt
 8004d92:	4d1f      	ldrgt	r5, [pc, #124]	; (8004e10 <__kernel_cos+0x178>)
 8004d94:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8004d98:	462b      	mov	r3, r5
 8004d9a:	2000      	movs	r0, #0
 8004d9c:	491a      	ldr	r1, [pc, #104]	; (8004e08 <__kernel_cos+0x170>)
 8004d9e:	f7fb f9db 	bl	8000158 <__aeabi_dsub>
 8004da2:	4622      	mov	r2, r4
 8004da4:	4606      	mov	r6, r0
 8004da6:	460f      	mov	r7, r1
 8004da8:	462b      	mov	r3, r5
 8004daa:	4650      	mov	r0, sl
 8004dac:	4659      	mov	r1, fp
 8004dae:	f7fb f9d3 	bl	8000158 <__aeabi_dsub>
 8004db2:	4642      	mov	r2, r8
 8004db4:	464b      	mov	r3, r9
 8004db6:	f7fb f9cf 	bl	8000158 <__aeabi_dsub>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4630      	mov	r0, r6
 8004dc0:	4639      	mov	r1, r7
 8004dc2:	e7dc      	b.n	8004d7e <__kernel_cos+0xe6>
 8004dc4:	2000      	movs	r0, #0
 8004dc6:	4910      	ldr	r1, [pc, #64]	; (8004e08 <__kernel_cos+0x170>)
 8004dc8:	e7db      	b.n	8004d82 <__kernel_cos+0xea>
 8004dca:	bf00      	nop
 8004dcc:	f3af 8000 	nop.w
 8004dd0:	be8838d4 	.word	0xbe8838d4
 8004dd4:	bda8fae9 	.word	0xbda8fae9
 8004dd8:	bdb4b1c4 	.word	0xbdb4b1c4
 8004ddc:	3e21ee9e 	.word	0x3e21ee9e
 8004de0:	809c52ad 	.word	0x809c52ad
 8004de4:	3e927e4f 	.word	0x3e927e4f
 8004de8:	19cb1590 	.word	0x19cb1590
 8004dec:	3efa01a0 	.word	0x3efa01a0
 8004df0:	16c15177 	.word	0x16c15177
 8004df4:	3f56c16c 	.word	0x3f56c16c
 8004df8:	5555554c 	.word	0x5555554c
 8004dfc:	3fa55555 	.word	0x3fa55555
 8004e00:	3fe00000 	.word	0x3fe00000
 8004e04:	3fd33332 	.word	0x3fd33332
 8004e08:	3ff00000 	.word	0x3ff00000
 8004e0c:	3fe90000 	.word	0x3fe90000
 8004e10:	3fd20000 	.word	0x3fd20000
 8004e14:	00000000 	.word	0x00000000

08004e18 <__kernel_sin>:
 8004e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e1c:	b086      	sub	sp, #24
 8004e1e:	e9cd 2300 	strd	r2, r3, [sp]
 8004e22:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004e26:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8004e2a:	4682      	mov	sl, r0
 8004e2c:	460c      	mov	r4, r1
 8004e2e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004e30:	da03      	bge.n	8004e3a <__kernel_sin+0x22>
 8004e32:	f7fb fde3 	bl	80009fc <__aeabi_d2iz>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	d050      	beq.n	8004edc <__kernel_sin+0xc4>
 8004e3a:	4652      	mov	r2, sl
 8004e3c:	4623      	mov	r3, r4
 8004e3e:	4650      	mov	r0, sl
 8004e40:	4621      	mov	r1, r4
 8004e42:	f7fb fb41 	bl	80004c8 <__aeabi_dmul>
 8004e46:	4606      	mov	r6, r0
 8004e48:	460f      	mov	r7, r1
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	4650      	mov	r0, sl
 8004e50:	4621      	mov	r1, r4
 8004e52:	f7fb fb39 	bl	80004c8 <__aeabi_dmul>
 8004e56:	a33e      	add	r3, pc, #248	; (adr r3, 8004f50 <__kernel_sin+0x138>)
 8004e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5c:	4680      	mov	r8, r0
 8004e5e:	4689      	mov	r9, r1
 8004e60:	4630      	mov	r0, r6
 8004e62:	4639      	mov	r1, r7
 8004e64:	f7fb fb30 	bl	80004c8 <__aeabi_dmul>
 8004e68:	a33b      	add	r3, pc, #236	; (adr r3, 8004f58 <__kernel_sin+0x140>)
 8004e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6e:	f7fb f973 	bl	8000158 <__aeabi_dsub>
 8004e72:	4632      	mov	r2, r6
 8004e74:	463b      	mov	r3, r7
 8004e76:	f7fb fb27 	bl	80004c8 <__aeabi_dmul>
 8004e7a:	a339      	add	r3, pc, #228	; (adr r3, 8004f60 <__kernel_sin+0x148>)
 8004e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e80:	f7fb f96c 	bl	800015c <__adddf3>
 8004e84:	4632      	mov	r2, r6
 8004e86:	463b      	mov	r3, r7
 8004e88:	f7fb fb1e 	bl	80004c8 <__aeabi_dmul>
 8004e8c:	a336      	add	r3, pc, #216	; (adr r3, 8004f68 <__kernel_sin+0x150>)
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	f7fb f961 	bl	8000158 <__aeabi_dsub>
 8004e96:	4632      	mov	r2, r6
 8004e98:	463b      	mov	r3, r7
 8004e9a:	f7fb fb15 	bl	80004c8 <__aeabi_dmul>
 8004e9e:	a334      	add	r3, pc, #208	; (adr r3, 8004f70 <__kernel_sin+0x158>)
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f7fb f95a 	bl	800015c <__adddf3>
 8004ea8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eac:	b9dd      	cbnz	r5, 8004ee6 <__kernel_sin+0xce>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4630      	mov	r0, r6
 8004eb4:	4639      	mov	r1, r7
 8004eb6:	f7fb fb07 	bl	80004c8 <__aeabi_dmul>
 8004eba:	a32f      	add	r3, pc, #188	; (adr r3, 8004f78 <__kernel_sin+0x160>)
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	f7fb f94a 	bl	8000158 <__aeabi_dsub>
 8004ec4:	4642      	mov	r2, r8
 8004ec6:	464b      	mov	r3, r9
 8004ec8:	f7fb fafe 	bl	80004c8 <__aeabi_dmul>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4650      	mov	r0, sl
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	f7fb f942 	bl	800015c <__adddf3>
 8004ed8:	4682      	mov	sl, r0
 8004eda:	460c      	mov	r4, r1
 8004edc:	4650      	mov	r0, sl
 8004ede:	4621      	mov	r1, r4
 8004ee0:	b006      	add	sp, #24
 8004ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004eec:	4b24      	ldr	r3, [pc, #144]	; (8004f80 <__kernel_sin+0x168>)
 8004eee:	f7fb faeb 	bl	80004c8 <__aeabi_dmul>
 8004ef2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ef6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004efa:	4640      	mov	r0, r8
 8004efc:	4649      	mov	r1, r9
 8004efe:	f7fb fae3 	bl	80004c8 <__aeabi_dmul>
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f0a:	f7fb f925 	bl	8000158 <__aeabi_dsub>
 8004f0e:	4632      	mov	r2, r6
 8004f10:	463b      	mov	r3, r7
 8004f12:	f7fb fad9 	bl	80004c8 <__aeabi_dmul>
 8004f16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f1a:	f7fb f91d 	bl	8000158 <__aeabi_dsub>
 8004f1e:	a316      	add	r3, pc, #88	; (adr r3, 8004f78 <__kernel_sin+0x160>)
 8004f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f24:	4606      	mov	r6, r0
 8004f26:	460f      	mov	r7, r1
 8004f28:	4640      	mov	r0, r8
 8004f2a:	4649      	mov	r1, r9
 8004f2c:	f7fb facc 	bl	80004c8 <__aeabi_dmul>
 8004f30:	4602      	mov	r2, r0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4630      	mov	r0, r6
 8004f36:	4639      	mov	r1, r7
 8004f38:	f7fb f910 	bl	800015c <__adddf3>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4650      	mov	r0, sl
 8004f42:	4621      	mov	r1, r4
 8004f44:	f7fb f908 	bl	8000158 <__aeabi_dsub>
 8004f48:	e7c6      	b.n	8004ed8 <__kernel_sin+0xc0>
 8004f4a:	bf00      	nop
 8004f4c:	f3af 8000 	nop.w
 8004f50:	5acfd57c 	.word	0x5acfd57c
 8004f54:	3de5d93a 	.word	0x3de5d93a
 8004f58:	8a2b9ceb 	.word	0x8a2b9ceb
 8004f5c:	3e5ae5e6 	.word	0x3e5ae5e6
 8004f60:	57b1fe7d 	.word	0x57b1fe7d
 8004f64:	3ec71de3 	.word	0x3ec71de3
 8004f68:	19c161d5 	.word	0x19c161d5
 8004f6c:	3f2a01a0 	.word	0x3f2a01a0
 8004f70:	1110f8a6 	.word	0x1110f8a6
 8004f74:	3f811111 	.word	0x3f811111
 8004f78:	55555549 	.word	0x55555549
 8004f7c:	3fc55555 	.word	0x3fc55555
 8004f80:	3fe00000 	.word	0x3fe00000
 8004f84:	00000000 	.word	0x00000000

08004f88 <__ieee754_rem_pio2>:
 8004f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8c:	4614      	mov	r4, r2
 8004f8e:	4ac2      	ldr	r2, [pc, #776]	; (8005298 <__ieee754_rem_pio2+0x310>)
 8004f90:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8004f94:	b08d      	sub	sp, #52	; 0x34
 8004f96:	4592      	cmp	sl, r2
 8004f98:	9104      	str	r1, [sp, #16]
 8004f9a:	dc07      	bgt.n	8004fac <__ieee754_rem_pio2+0x24>
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	e9c4 0100 	strd	r0, r1, [r4]
 8004fa4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004fa8:	2500      	movs	r5, #0
 8004faa:	e024      	b.n	8004ff6 <__ieee754_rem_pio2+0x6e>
 8004fac:	4abb      	ldr	r2, [pc, #748]	; (800529c <__ieee754_rem_pio2+0x314>)
 8004fae:	4592      	cmp	sl, r2
 8004fb0:	dc72      	bgt.n	8005098 <__ieee754_rem_pio2+0x110>
 8004fb2:	9b04      	ldr	r3, [sp, #16]
 8004fb4:	4dba      	ldr	r5, [pc, #744]	; (80052a0 <__ieee754_rem_pio2+0x318>)
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	a3a9      	add	r3, pc, #676	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2d8>)
 8004fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbe:	dd36      	ble.n	800502e <__ieee754_rem_pio2+0xa6>
 8004fc0:	f7fb f8ca 	bl	8000158 <__aeabi_dsub>
 8004fc4:	45aa      	cmp	sl, r5
 8004fc6:	4606      	mov	r6, r0
 8004fc8:	460f      	mov	r7, r1
 8004fca:	d018      	beq.n	8004ffe <__ieee754_rem_pio2+0x76>
 8004fcc:	a3a6      	add	r3, pc, #664	; (adr r3, 8005268 <__ieee754_rem_pio2+0x2e0>)
 8004fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd2:	f7fb f8c1 	bl	8000158 <__aeabi_dsub>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	4630      	mov	r0, r6
 8004fdc:	e9c4 2300 	strd	r2, r3, [r4]
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	f7fb f8b9 	bl	8000158 <__aeabi_dsub>
 8004fe6:	a3a0      	add	r3, pc, #640	; (adr r3, 8005268 <__ieee754_rem_pio2+0x2e0>)
 8004fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fec:	f7fb f8b4 	bl	8000158 <__aeabi_dsub>
 8004ff0:	2501      	movs	r5, #1
 8004ff2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	b00d      	add	sp, #52	; 0x34
 8004ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ffe:	a39c      	add	r3, pc, #624	; (adr r3, 8005270 <__ieee754_rem_pio2+0x2e8>)
 8005000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005004:	f7fb f8a8 	bl	8000158 <__aeabi_dsub>
 8005008:	a39b      	add	r3, pc, #620	; (adr r3, 8005278 <__ieee754_rem_pio2+0x2f0>)
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	4606      	mov	r6, r0
 8005010:	460f      	mov	r7, r1
 8005012:	f7fb f8a1 	bl	8000158 <__aeabi_dsub>
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	4630      	mov	r0, r6
 800501c:	e9c4 2300 	strd	r2, r3, [r4]
 8005020:	4639      	mov	r1, r7
 8005022:	f7fb f899 	bl	8000158 <__aeabi_dsub>
 8005026:	a394      	add	r3, pc, #592	; (adr r3, 8005278 <__ieee754_rem_pio2+0x2f0>)
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	e7de      	b.n	8004fec <__ieee754_rem_pio2+0x64>
 800502e:	f7fb f895 	bl	800015c <__adddf3>
 8005032:	45aa      	cmp	sl, r5
 8005034:	4606      	mov	r6, r0
 8005036:	460f      	mov	r7, r1
 8005038:	d016      	beq.n	8005068 <__ieee754_rem_pio2+0xe0>
 800503a:	a38b      	add	r3, pc, #556	; (adr r3, 8005268 <__ieee754_rem_pio2+0x2e0>)
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	f7fb f88c 	bl	800015c <__adddf3>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4630      	mov	r0, r6
 800504a:	e9c4 2300 	strd	r2, r3, [r4]
 800504e:	4639      	mov	r1, r7
 8005050:	f7fb f882 	bl	8000158 <__aeabi_dsub>
 8005054:	a384      	add	r3, pc, #528	; (adr r3, 8005268 <__ieee754_rem_pio2+0x2e0>)
 8005056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505a:	f7fb f87f 	bl	800015c <__adddf3>
 800505e:	f04f 35ff 	mov.w	r5, #4294967295
 8005062:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005066:	e7c6      	b.n	8004ff6 <__ieee754_rem_pio2+0x6e>
 8005068:	a381      	add	r3, pc, #516	; (adr r3, 8005270 <__ieee754_rem_pio2+0x2e8>)
 800506a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506e:	f7fb f875 	bl	800015c <__adddf3>
 8005072:	a381      	add	r3, pc, #516	; (adr r3, 8005278 <__ieee754_rem_pio2+0x2f0>)
 8005074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005078:	4606      	mov	r6, r0
 800507a:	460f      	mov	r7, r1
 800507c:	f7fb f86e 	bl	800015c <__adddf3>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4630      	mov	r0, r6
 8005086:	e9c4 2300 	strd	r2, r3, [r4]
 800508a:	4639      	mov	r1, r7
 800508c:	f7fb f864 	bl	8000158 <__aeabi_dsub>
 8005090:	a379      	add	r3, pc, #484	; (adr r3, 8005278 <__ieee754_rem_pio2+0x2f0>)
 8005092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005096:	e7e0      	b.n	800505a <__ieee754_rem_pio2+0xd2>
 8005098:	4a82      	ldr	r2, [pc, #520]	; (80052a4 <__ieee754_rem_pio2+0x31c>)
 800509a:	4592      	cmp	sl, r2
 800509c:	f300 80d4 	bgt.w	8005248 <__ieee754_rem_pio2+0x2c0>
 80050a0:	f000 f966 	bl	8005370 <fabs>
 80050a4:	a376      	add	r3, pc, #472	; (adr r3, 8005280 <__ieee754_rem_pio2+0x2f8>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	4606      	mov	r6, r0
 80050ac:	460f      	mov	r7, r1
 80050ae:	f7fb fa0b 	bl	80004c8 <__aeabi_dmul>
 80050b2:	2200      	movs	r2, #0
 80050b4:	4b7c      	ldr	r3, [pc, #496]	; (80052a8 <__ieee754_rem_pio2+0x320>)
 80050b6:	f7fb f851 	bl	800015c <__adddf3>
 80050ba:	f7fb fc9f 	bl	80009fc <__aeabi_d2iz>
 80050be:	4605      	mov	r5, r0
 80050c0:	f7fb f998 	bl	80003f4 <__aeabi_i2d>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050cc:	a364      	add	r3, pc, #400	; (adr r3, 8005260 <__ieee754_rem_pio2+0x2d8>)
 80050ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d2:	f7fb f9f9 	bl	80004c8 <__aeabi_dmul>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	4630      	mov	r0, r6
 80050dc:	4639      	mov	r1, r7
 80050de:	f7fb f83b 	bl	8000158 <__aeabi_dsub>
 80050e2:	a361      	add	r3, pc, #388	; (adr r3, 8005268 <__ieee754_rem_pio2+0x2e0>)
 80050e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e8:	4680      	mov	r8, r0
 80050ea:	4689      	mov	r9, r1
 80050ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050f0:	f7fb f9ea 	bl	80004c8 <__aeabi_dmul>
 80050f4:	2d1f      	cmp	r5, #31
 80050f6:	4606      	mov	r6, r0
 80050f8:	460f      	mov	r7, r1
 80050fa:	dc0e      	bgt.n	800511a <__ieee754_rem_pio2+0x192>
 80050fc:	4b6b      	ldr	r3, [pc, #428]	; (80052ac <__ieee754_rem_pio2+0x324>)
 80050fe:	1e6a      	subs	r2, r5, #1
 8005100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005104:	4553      	cmp	r3, sl
 8005106:	d008      	beq.n	800511a <__ieee754_rem_pio2+0x192>
 8005108:	4632      	mov	r2, r6
 800510a:	463b      	mov	r3, r7
 800510c:	4640      	mov	r0, r8
 800510e:	4649      	mov	r1, r9
 8005110:	f7fb f822 	bl	8000158 <__aeabi_dsub>
 8005114:	e9c4 0100 	strd	r0, r1, [r4]
 8005118:	e012      	b.n	8005140 <__ieee754_rem_pio2+0x1b8>
 800511a:	463b      	mov	r3, r7
 800511c:	4632      	mov	r2, r6
 800511e:	4640      	mov	r0, r8
 8005120:	4649      	mov	r1, r9
 8005122:	f7fb f819 	bl	8000158 <__aeabi_dsub>
 8005126:	ea4f 532a 	mov.w	r3, sl, asr #20
 800512a:	9305      	str	r3, [sp, #20]
 800512c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005130:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 8005134:	2b10      	cmp	r3, #16
 8005136:	dc1f      	bgt.n	8005178 <__ieee754_rem_pio2+0x1f0>
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	e9c4 2300 	strd	r2, r3, [r4]
 8005140:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8005144:	4640      	mov	r0, r8
 8005146:	4653      	mov	r3, sl
 8005148:	4649      	mov	r1, r9
 800514a:	f7fb f805 	bl	8000158 <__aeabi_dsub>
 800514e:	4632      	mov	r2, r6
 8005150:	463b      	mov	r3, r7
 8005152:	f7fb f801 	bl	8000158 <__aeabi_dsub>
 8005156:	460b      	mov	r3, r1
 8005158:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800515c:	9904      	ldr	r1, [sp, #16]
 800515e:	4602      	mov	r2, r0
 8005160:	2900      	cmp	r1, #0
 8005162:	f6bf af48 	bge.w	8004ff6 <__ieee754_rem_pio2+0x6e>
 8005166:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800516a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800516e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005172:	60e3      	str	r3, [r4, #12]
 8005174:	426d      	negs	r5, r5
 8005176:	e73e      	b.n	8004ff6 <__ieee754_rem_pio2+0x6e>
 8005178:	a33d      	add	r3, pc, #244	; (adr r3, 8005270 <__ieee754_rem_pio2+0x2e8>)
 800517a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005182:	f7fb f9a1 	bl	80004c8 <__aeabi_dmul>
 8005186:	4606      	mov	r6, r0
 8005188:	460f      	mov	r7, r1
 800518a:	4602      	mov	r2, r0
 800518c:	460b      	mov	r3, r1
 800518e:	4640      	mov	r0, r8
 8005190:	4649      	mov	r1, r9
 8005192:	f7fa ffe1 	bl	8000158 <__aeabi_dsub>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	4682      	mov	sl, r0
 800519c:	468b      	mov	fp, r1
 800519e:	4640      	mov	r0, r8
 80051a0:	4649      	mov	r1, r9
 80051a2:	f7fa ffd9 	bl	8000158 <__aeabi_dsub>
 80051a6:	4632      	mov	r2, r6
 80051a8:	463b      	mov	r3, r7
 80051aa:	f7fa ffd5 	bl	8000158 <__aeabi_dsub>
 80051ae:	a332      	add	r3, pc, #200	; (adr r3, 8005278 <__ieee754_rem_pio2+0x2f0>)
 80051b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b4:	4606      	mov	r6, r0
 80051b6:	460f      	mov	r7, r1
 80051b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051bc:	f7fb f984 	bl	80004c8 <__aeabi_dmul>
 80051c0:	4632      	mov	r2, r6
 80051c2:	463b      	mov	r3, r7
 80051c4:	f7fa ffc8 	bl	8000158 <__aeabi_dsub>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4606      	mov	r6, r0
 80051ce:	460f      	mov	r7, r1
 80051d0:	4650      	mov	r0, sl
 80051d2:	4659      	mov	r1, fp
 80051d4:	f7fa ffc0 	bl	8000158 <__aeabi_dsub>
 80051d8:	9a05      	ldr	r2, [sp, #20]
 80051da:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b31      	cmp	r3, #49	; 0x31
 80051e2:	dc06      	bgt.n	80051f2 <__ieee754_rem_pio2+0x26a>
 80051e4:	4602      	mov	r2, r0
 80051e6:	460b      	mov	r3, r1
 80051e8:	46d0      	mov	r8, sl
 80051ea:	46d9      	mov	r9, fp
 80051ec:	e9c4 2300 	strd	r2, r3, [r4]
 80051f0:	e7a6      	b.n	8005140 <__ieee754_rem_pio2+0x1b8>
 80051f2:	a325      	add	r3, pc, #148	; (adr r3, 8005288 <__ieee754_rem_pio2+0x300>)
 80051f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051fc:	f7fb f964 	bl	80004c8 <__aeabi_dmul>
 8005200:	4606      	mov	r6, r0
 8005202:	460f      	mov	r7, r1
 8005204:	4602      	mov	r2, r0
 8005206:	460b      	mov	r3, r1
 8005208:	4650      	mov	r0, sl
 800520a:	4659      	mov	r1, fp
 800520c:	f7fa ffa4 	bl	8000158 <__aeabi_dsub>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4680      	mov	r8, r0
 8005216:	4689      	mov	r9, r1
 8005218:	4650      	mov	r0, sl
 800521a:	4659      	mov	r1, fp
 800521c:	f7fa ff9c 	bl	8000158 <__aeabi_dsub>
 8005220:	4632      	mov	r2, r6
 8005222:	463b      	mov	r3, r7
 8005224:	f7fa ff98 	bl	8000158 <__aeabi_dsub>
 8005228:	a319      	add	r3, pc, #100	; (adr r3, 8005290 <__ieee754_rem_pio2+0x308>)
 800522a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522e:	4606      	mov	r6, r0
 8005230:	460f      	mov	r7, r1
 8005232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005236:	f7fb f947 	bl	80004c8 <__aeabi_dmul>
 800523a:	4632      	mov	r2, r6
 800523c:	463b      	mov	r3, r7
 800523e:	f7fa ff8b 	bl	8000158 <__aeabi_dsub>
 8005242:	4606      	mov	r6, r0
 8005244:	460f      	mov	r7, r1
 8005246:	e75f      	b.n	8005108 <__ieee754_rem_pio2+0x180>
 8005248:	4a19      	ldr	r2, [pc, #100]	; (80052b0 <__ieee754_rem_pio2+0x328>)
 800524a:	4592      	cmp	sl, r2
 800524c:	dd32      	ble.n	80052b4 <__ieee754_rem_pio2+0x32c>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	f7fa ff81 	bl	8000158 <__aeabi_dsub>
 8005256:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800525a:	e9c4 0100 	strd	r0, r1, [r4]
 800525e:	e6a3      	b.n	8004fa8 <__ieee754_rem_pio2+0x20>
 8005260:	54400000 	.word	0x54400000
 8005264:	3ff921fb 	.word	0x3ff921fb
 8005268:	1a626331 	.word	0x1a626331
 800526c:	3dd0b461 	.word	0x3dd0b461
 8005270:	1a600000 	.word	0x1a600000
 8005274:	3dd0b461 	.word	0x3dd0b461
 8005278:	2e037073 	.word	0x2e037073
 800527c:	3ba3198a 	.word	0x3ba3198a
 8005280:	6dc9c883 	.word	0x6dc9c883
 8005284:	3fe45f30 	.word	0x3fe45f30
 8005288:	2e000000 	.word	0x2e000000
 800528c:	3ba3198a 	.word	0x3ba3198a
 8005290:	252049c1 	.word	0x252049c1
 8005294:	397b839a 	.word	0x397b839a
 8005298:	3fe921fb 	.word	0x3fe921fb
 800529c:	4002d97b 	.word	0x4002d97b
 80052a0:	3ff921fb 	.word	0x3ff921fb
 80052a4:	413921fb 	.word	0x413921fb
 80052a8:	3fe00000 	.word	0x3fe00000
 80052ac:	08005c34 	.word	0x08005c34
 80052b0:	7fefffff 	.word	0x7fefffff
 80052b4:	ea4f 552a 	mov.w	r5, sl, asr #20
 80052b8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80052bc:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 80052c0:	460f      	mov	r7, r1
 80052c2:	4606      	mov	r6, r0
 80052c4:	f7fb fb9a 	bl	80009fc <__aeabi_d2iz>
 80052c8:	f7fb f894 	bl	80003f4 <__aeabi_i2d>
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	4630      	mov	r0, r6
 80052d2:	4639      	mov	r1, r7
 80052d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80052d8:	f7fa ff3e 	bl	8000158 <__aeabi_dsub>
 80052dc:	2200      	movs	r2, #0
 80052de:	4b22      	ldr	r3, [pc, #136]	; (8005368 <__ieee754_rem_pio2+0x3e0>)
 80052e0:	f7fb f8f2 	bl	80004c8 <__aeabi_dmul>
 80052e4:	460f      	mov	r7, r1
 80052e6:	4606      	mov	r6, r0
 80052e8:	f7fb fb88 	bl	80009fc <__aeabi_d2iz>
 80052ec:	f7fb f882 	bl	80003f4 <__aeabi_i2d>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4630      	mov	r0, r6
 80052f6:	4639      	mov	r1, r7
 80052f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80052fc:	f7fa ff2c 	bl	8000158 <__aeabi_dsub>
 8005300:	2200      	movs	r2, #0
 8005302:	4b19      	ldr	r3, [pc, #100]	; (8005368 <__ieee754_rem_pio2+0x3e0>)
 8005304:	f7fb f8e0 	bl	80004c8 <__aeabi_dmul>
 8005308:	f04f 0803 	mov.w	r8, #3
 800530c:	2600      	movs	r6, #0
 800530e:	2700      	movs	r7, #0
 8005310:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005314:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8005318:	4632      	mov	r2, r6
 800531a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800531e:	463b      	mov	r3, r7
 8005320:	46c2      	mov	sl, r8
 8005322:	f108 38ff 	add.w	r8, r8, #4294967295
 8005326:	f7fb fb37 	bl	8000998 <__aeabi_dcmpeq>
 800532a:	2800      	cmp	r0, #0
 800532c:	d1f4      	bne.n	8005318 <__ieee754_rem_pio2+0x390>
 800532e:	4b0f      	ldr	r3, [pc, #60]	; (800536c <__ieee754_rem_pio2+0x3e4>)
 8005330:	462a      	mov	r2, r5
 8005332:	9301      	str	r3, [sp, #4]
 8005334:	2302      	movs	r3, #2
 8005336:	4621      	mov	r1, r4
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	a806      	add	r0, sp, #24
 800533c:	4653      	mov	r3, sl
 800533e:	f000 f81b 	bl	8005378 <__kernel_rem_pio2>
 8005342:	9b04      	ldr	r3, [sp, #16]
 8005344:	4605      	mov	r5, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	f6bf ae55 	bge.w	8004ff6 <__ieee754_rem_pio2+0x6e>
 800534c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005350:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005354:	e9c4 2300 	strd	r2, r3, [r4]
 8005358:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800535c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005360:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005364:	e706      	b.n	8005174 <__ieee754_rem_pio2+0x1ec>
 8005366:	bf00      	nop
 8005368:	41700000 	.word	0x41700000
 800536c:	08005cb4 	.word	0x08005cb4

08005370 <fabs>:
 8005370:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005374:	4619      	mov	r1, r3
 8005376:	4770      	bx	lr

08005378 <__kernel_rem_pio2>:
 8005378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8005380:	9308      	str	r3, [sp, #32]
 8005382:	9106      	str	r1, [sp, #24]
 8005384:	4bb6      	ldr	r3, [pc, #728]	; (8005660 <__kernel_rem_pio2+0x2e8>)
 8005386:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8005388:	f112 0f14 	cmn.w	r2, #20
 800538c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005390:	bfa8      	it	ge
 8005392:	1ed4      	subge	r4, r2, #3
 8005394:	9302      	str	r3, [sp, #8]
 8005396:	9b08      	ldr	r3, [sp, #32]
 8005398:	bfb8      	it	lt
 800539a:	2400      	movlt	r4, #0
 800539c:	f103 33ff 	add.w	r3, r3, #4294967295
 80053a0:	9307      	str	r3, [sp, #28]
 80053a2:	bfa4      	itt	ge
 80053a4:	2318      	movge	r3, #24
 80053a6:	fb94 f4f3 	sdivge	r4, r4, r3
 80053aa:	f06f 0317 	mvn.w	r3, #23
 80053ae:	fb04 3303 	mla	r3, r4, r3, r3
 80053b2:	eb03 0b02 	add.w	fp, r3, r2
 80053b6:	9a07      	ldr	r2, [sp, #28]
 80053b8:	9b02      	ldr	r3, [sp, #8]
 80053ba:	1aa7      	subs	r7, r4, r2
 80053bc:	eb03 0802 	add.w	r8, r3, r2
 80053c0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80053c2:	2500      	movs	r5, #0
 80053c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80053c8:	2200      	movs	r2, #0
 80053ca:	2300      	movs	r3, #0
 80053cc:	9009      	str	r0, [sp, #36]	; 0x24
 80053ce:	ae20      	add	r6, sp, #128	; 0x80
 80053d0:	4545      	cmp	r5, r8
 80053d2:	dd14      	ble.n	80053fe <__kernel_rem_pio2+0x86>
 80053d4:	f04f 0800 	mov.w	r8, #0
 80053d8:	9a08      	ldr	r2, [sp, #32]
 80053da:	ab20      	add	r3, sp, #128	; 0x80
 80053dc:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80053e0:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80053e4:	9b02      	ldr	r3, [sp, #8]
 80053e6:	4598      	cmp	r8, r3
 80053e8:	dc35      	bgt.n	8005456 <__kernel_rem_pio2+0xde>
 80053ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053ec:	2200      	movs	r2, #0
 80053ee:	f1a3 0908 	sub.w	r9, r3, #8
 80053f2:	2300      	movs	r3, #0
 80053f4:	462f      	mov	r7, r5
 80053f6:	2600      	movs	r6, #0
 80053f8:	e9cd 2300 	strd	r2, r3, [sp]
 80053fc:	e01f      	b.n	800543e <__kernel_rem_pio2+0xc6>
 80053fe:	42ef      	cmn	r7, r5
 8005400:	d40b      	bmi.n	800541a <__kernel_rem_pio2+0xa2>
 8005402:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005406:	e9cd 2300 	strd	r2, r3, [sp]
 800540a:	f7fa fff3 	bl	80003f4 <__aeabi_i2d>
 800540e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005412:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005416:	3501      	adds	r5, #1
 8005418:	e7da      	b.n	80053d0 <__kernel_rem_pio2+0x58>
 800541a:	4610      	mov	r0, r2
 800541c:	4619      	mov	r1, r3
 800541e:	e7f8      	b.n	8005412 <__kernel_rem_pio2+0x9a>
 8005420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005424:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8005428:	f7fb f84e 	bl	80004c8 <__aeabi_dmul>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005434:	f7fa fe92 	bl	800015c <__adddf3>
 8005438:	e9cd 0100 	strd	r0, r1, [sp]
 800543c:	3601      	adds	r6, #1
 800543e:	9b07      	ldr	r3, [sp, #28]
 8005440:	3f08      	subs	r7, #8
 8005442:	429e      	cmp	r6, r3
 8005444:	ddec      	ble.n	8005420 <__kernel_rem_pio2+0xa8>
 8005446:	e9dd 2300 	ldrd	r2, r3, [sp]
 800544a:	f108 0801 	add.w	r8, r8, #1
 800544e:	e8ea 2302 	strd	r2, r3, [sl], #8
 8005452:	3508      	adds	r5, #8
 8005454:	e7c6      	b.n	80053e4 <__kernel_rem_pio2+0x6c>
 8005456:	9b02      	ldr	r3, [sp, #8]
 8005458:	aa0c      	add	r2, sp, #48	; 0x30
 800545a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800545e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005460:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8005462:	9e02      	ldr	r6, [sp, #8]
 8005464:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005468:	930a      	str	r3, [sp, #40]	; 0x28
 800546a:	ab98      	add	r3, sp, #608	; 0x260
 800546c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005470:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8005474:	ab70      	add	r3, sp, #448	; 0x1c0
 8005476:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800547a:	46d0      	mov	r8, sl
 800547c:	46b1      	mov	r9, r6
 800547e:	af0c      	add	r7, sp, #48	; 0x30
 8005480:	9700      	str	r7, [sp, #0]
 8005482:	f1b9 0f00 	cmp.w	r9, #0
 8005486:	f1a8 0808 	sub.w	r8, r8, #8
 800548a:	dc70      	bgt.n	800556e <__kernel_rem_pio2+0x1f6>
 800548c:	465a      	mov	r2, fp
 800548e:	4620      	mov	r0, r4
 8005490:	4629      	mov	r1, r5
 8005492:	f000 fab1 	bl	80059f8 <scalbn>
 8005496:	2200      	movs	r2, #0
 8005498:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800549c:	4604      	mov	r4, r0
 800549e:	460d      	mov	r5, r1
 80054a0:	f7fb f812 	bl	80004c8 <__aeabi_dmul>
 80054a4:	f000 fb24 	bl	8005af0 <floor>
 80054a8:	2200      	movs	r2, #0
 80054aa:	4b6e      	ldr	r3, [pc, #440]	; (8005664 <__kernel_rem_pio2+0x2ec>)
 80054ac:	f7fb f80c 	bl	80004c8 <__aeabi_dmul>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4620      	mov	r0, r4
 80054b6:	4629      	mov	r1, r5
 80054b8:	f7fa fe4e 	bl	8000158 <__aeabi_dsub>
 80054bc:	460d      	mov	r5, r1
 80054be:	4604      	mov	r4, r0
 80054c0:	f7fb fa9c 	bl	80009fc <__aeabi_d2iz>
 80054c4:	9004      	str	r0, [sp, #16]
 80054c6:	f7fa ff95 	bl	80003f4 <__aeabi_i2d>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4620      	mov	r0, r4
 80054d0:	4629      	mov	r1, r5
 80054d2:	f7fa fe41 	bl	8000158 <__aeabi_dsub>
 80054d6:	f1bb 0f00 	cmp.w	fp, #0
 80054da:	4680      	mov	r8, r0
 80054dc:	4689      	mov	r9, r1
 80054de:	dd6f      	ble.n	80055c0 <__kernel_rem_pio2+0x248>
 80054e0:	1e71      	subs	r1, r6, #1
 80054e2:	ab0c      	add	r3, sp, #48	; 0x30
 80054e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80054e8:	9c04      	ldr	r4, [sp, #16]
 80054ea:	f1cb 0018 	rsb	r0, fp, #24
 80054ee:	fa43 f200 	asr.w	r2, r3, r0
 80054f2:	4414      	add	r4, r2
 80054f4:	4082      	lsls	r2, r0
 80054f6:	1a9b      	subs	r3, r3, r2
 80054f8:	aa0c      	add	r2, sp, #48	; 0x30
 80054fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80054fe:	f1cb 0217 	rsb	r2, fp, #23
 8005502:	9404      	str	r4, [sp, #16]
 8005504:	4113      	asrs	r3, r2
 8005506:	9300      	str	r3, [sp, #0]
 8005508:	9b00      	ldr	r3, [sp, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	dd66      	ble.n	80055dc <__kernel_rem_pio2+0x264>
 800550e:	2200      	movs	r2, #0
 8005510:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005514:	4614      	mov	r4, r2
 8005516:	9b04      	ldr	r3, [sp, #16]
 8005518:	3301      	adds	r3, #1
 800551a:	9304      	str	r3, [sp, #16]
 800551c:	4296      	cmp	r6, r2
 800551e:	f300 80ad 	bgt.w	800567c <__kernel_rem_pio2+0x304>
 8005522:	f1bb 0f00 	cmp.w	fp, #0
 8005526:	dd07      	ble.n	8005538 <__kernel_rem_pio2+0x1c0>
 8005528:	f1bb 0f01 	cmp.w	fp, #1
 800552c:	f000 80b5 	beq.w	800569a <__kernel_rem_pio2+0x322>
 8005530:	f1bb 0f02 	cmp.w	fp, #2
 8005534:	f000 80bb 	beq.w	80056ae <__kernel_rem_pio2+0x336>
 8005538:	9b00      	ldr	r3, [sp, #0]
 800553a:	2b02      	cmp	r3, #2
 800553c:	d14e      	bne.n	80055dc <__kernel_rem_pio2+0x264>
 800553e:	4642      	mov	r2, r8
 8005540:	464b      	mov	r3, r9
 8005542:	2000      	movs	r0, #0
 8005544:	4948      	ldr	r1, [pc, #288]	; (8005668 <__kernel_rem_pio2+0x2f0>)
 8005546:	f7fa fe07 	bl	8000158 <__aeabi_dsub>
 800554a:	4680      	mov	r8, r0
 800554c:	4689      	mov	r9, r1
 800554e:	2c00      	cmp	r4, #0
 8005550:	d044      	beq.n	80055dc <__kernel_rem_pio2+0x264>
 8005552:	465a      	mov	r2, fp
 8005554:	2000      	movs	r0, #0
 8005556:	4944      	ldr	r1, [pc, #272]	; (8005668 <__kernel_rem_pio2+0x2f0>)
 8005558:	f000 fa4e 	bl	80059f8 <scalbn>
 800555c:	4602      	mov	r2, r0
 800555e:	460b      	mov	r3, r1
 8005560:	4640      	mov	r0, r8
 8005562:	4649      	mov	r1, r9
 8005564:	f7fa fdf8 	bl	8000158 <__aeabi_dsub>
 8005568:	4680      	mov	r8, r0
 800556a:	4689      	mov	r9, r1
 800556c:	e036      	b.n	80055dc <__kernel_rem_pio2+0x264>
 800556e:	2200      	movs	r2, #0
 8005570:	4b3e      	ldr	r3, [pc, #248]	; (800566c <__kernel_rem_pio2+0x2f4>)
 8005572:	4620      	mov	r0, r4
 8005574:	4629      	mov	r1, r5
 8005576:	f7fa ffa7 	bl	80004c8 <__aeabi_dmul>
 800557a:	f7fb fa3f 	bl	80009fc <__aeabi_d2iz>
 800557e:	f7fa ff39 	bl	80003f4 <__aeabi_i2d>
 8005582:	4602      	mov	r2, r0
 8005584:	460b      	mov	r3, r1
 8005586:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800558a:	2200      	movs	r2, #0
 800558c:	4b38      	ldr	r3, [pc, #224]	; (8005670 <__kernel_rem_pio2+0x2f8>)
 800558e:	f7fa ff9b 	bl	80004c8 <__aeabi_dmul>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4620      	mov	r0, r4
 8005598:	4629      	mov	r1, r5
 800559a:	f7fa fddd 	bl	8000158 <__aeabi_dsub>
 800559e:	f7fb fa2d 	bl	80009fc <__aeabi_d2iz>
 80055a2:	9b00      	ldr	r3, [sp, #0]
 80055a4:	f109 39ff 	add.w	r9, r9, #4294967295
 80055a8:	f843 0b04 	str.w	r0, [r3], #4
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055b2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80055b6:	f7fa fdd1 	bl	800015c <__adddf3>
 80055ba:	4604      	mov	r4, r0
 80055bc:	460d      	mov	r5, r1
 80055be:	e760      	b.n	8005482 <__kernel_rem_pio2+0x10a>
 80055c0:	d105      	bne.n	80055ce <__kernel_rem_pio2+0x256>
 80055c2:	1e73      	subs	r3, r6, #1
 80055c4:	aa0c      	add	r2, sp, #48	; 0x30
 80055c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ca:	15db      	asrs	r3, r3, #23
 80055cc:	e79b      	b.n	8005506 <__kernel_rem_pio2+0x18e>
 80055ce:	2200      	movs	r2, #0
 80055d0:	4b28      	ldr	r3, [pc, #160]	; (8005674 <__kernel_rem_pio2+0x2fc>)
 80055d2:	f7fb f9ff 	bl	80009d4 <__aeabi_dcmpge>
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d13e      	bne.n	8005658 <__kernel_rem_pio2+0x2e0>
 80055da:	9000      	str	r0, [sp, #0]
 80055dc:	2200      	movs	r2, #0
 80055de:	2300      	movs	r3, #0
 80055e0:	4640      	mov	r0, r8
 80055e2:	4649      	mov	r1, r9
 80055e4:	f7fb f9d8 	bl	8000998 <__aeabi_dcmpeq>
 80055e8:	2800      	cmp	r0, #0
 80055ea:	f000 80b2 	beq.w	8005752 <__kernel_rem_pio2+0x3da>
 80055ee:	1e74      	subs	r4, r6, #1
 80055f0:	4623      	mov	r3, r4
 80055f2:	2200      	movs	r2, #0
 80055f4:	9902      	ldr	r1, [sp, #8]
 80055f6:	428b      	cmp	r3, r1
 80055f8:	da60      	bge.n	80056bc <__kernel_rem_pio2+0x344>
 80055fa:	2a00      	cmp	r2, #0
 80055fc:	d075      	beq.n	80056ea <__kernel_rem_pio2+0x372>
 80055fe:	ab0c      	add	r3, sp, #48	; 0x30
 8005600:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005604:	f1ab 0b18 	sub.w	fp, fp, #24
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 80a0 	beq.w	800574e <__kernel_rem_pio2+0x3d6>
 800560e:	465a      	mov	r2, fp
 8005610:	2000      	movs	r0, #0
 8005612:	4915      	ldr	r1, [pc, #84]	; (8005668 <__kernel_rem_pio2+0x2f0>)
 8005614:	f000 f9f0 	bl	80059f8 <scalbn>
 8005618:	46a2      	mov	sl, r4
 800561a:	4606      	mov	r6, r0
 800561c:	460f      	mov	r7, r1
 800561e:	f04f 0800 	mov.w	r8, #0
 8005622:	ab70      	add	r3, sp, #448	; 0x1c0
 8005624:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800566c <__kernel_rem_pio2+0x2f4>
 8005628:	00e5      	lsls	r5, r4, #3
 800562a:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800562e:	f1ba 0f00 	cmp.w	sl, #0
 8005632:	f280 80c4 	bge.w	80057be <__kernel_rem_pio2+0x446>
 8005636:	4626      	mov	r6, r4
 8005638:	2e00      	cmp	r6, #0
 800563a:	f2c0 80f6 	blt.w	800582a <__kernel_rem_pio2+0x4b2>
 800563e:	4b0e      	ldr	r3, [pc, #56]	; (8005678 <__kernel_rem_pio2+0x300>)
 8005640:	f04f 0a00 	mov.w	sl, #0
 8005644:	9307      	str	r3, [sp, #28]
 8005646:	ab70      	add	r3, sp, #448	; 0x1c0
 8005648:	f04f 0b00 	mov.w	fp, #0
 800564c:	f04f 0800 	mov.w	r8, #0
 8005650:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8005654:	1ba7      	subs	r7, r4, r6
 8005656:	e0dc      	b.n	8005812 <__kernel_rem_pio2+0x49a>
 8005658:	2302      	movs	r3, #2
 800565a:	9300      	str	r3, [sp, #0]
 800565c:	e757      	b.n	800550e <__kernel_rem_pio2+0x196>
 800565e:	bf00      	nop
 8005660:	08005e00 	.word	0x08005e00
 8005664:	40200000 	.word	0x40200000
 8005668:	3ff00000 	.word	0x3ff00000
 800566c:	3e700000 	.word	0x3e700000
 8005670:	41700000 	.word	0x41700000
 8005674:	3fe00000 	.word	0x3fe00000
 8005678:	08005dc0 	.word	0x08005dc0
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	b944      	cbnz	r4, 8005692 <__kernel_rem_pio2+0x31a>
 8005680:	b11b      	cbz	r3, 800568a <__kernel_rem_pio2+0x312>
 8005682:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005686:	603b      	str	r3, [r7, #0]
 8005688:	2301      	movs	r3, #1
 800568a:	461c      	mov	r4, r3
 800568c:	3201      	adds	r2, #1
 800568e:	3704      	adds	r7, #4
 8005690:	e744      	b.n	800551c <__kernel_rem_pio2+0x1a4>
 8005692:	1acb      	subs	r3, r1, r3
 8005694:	603b      	str	r3, [r7, #0]
 8005696:	4623      	mov	r3, r4
 8005698:	e7f7      	b.n	800568a <__kernel_rem_pio2+0x312>
 800569a:	1e72      	subs	r2, r6, #1
 800569c:	ab0c      	add	r3, sp, #48	; 0x30
 800569e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80056a6:	a90c      	add	r1, sp, #48	; 0x30
 80056a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80056ac:	e744      	b.n	8005538 <__kernel_rem_pio2+0x1c0>
 80056ae:	1e72      	subs	r2, r6, #1
 80056b0:	ab0c      	add	r3, sp, #48	; 0x30
 80056b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056b6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80056ba:	e7f4      	b.n	80056a6 <__kernel_rem_pio2+0x32e>
 80056bc:	a90c      	add	r1, sp, #48	; 0x30
 80056be:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	430a      	orrs	r2, r1
 80056c6:	e795      	b.n	80055f4 <__kernel_rem_pio2+0x27c>
 80056c8:	3301      	adds	r3, #1
 80056ca:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80056ce:	2900      	cmp	r1, #0
 80056d0:	d0fa      	beq.n	80056c8 <__kernel_rem_pio2+0x350>
 80056d2:	9a08      	ldr	r2, [sp, #32]
 80056d4:	a920      	add	r1, sp, #128	; 0x80
 80056d6:	18b2      	adds	r2, r6, r2
 80056d8:	f106 0801 	add.w	r8, r6, #1
 80056dc:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80056e0:	18f4      	adds	r4, r6, r3
 80056e2:	4544      	cmp	r4, r8
 80056e4:	da04      	bge.n	80056f0 <__kernel_rem_pio2+0x378>
 80056e6:	4626      	mov	r6, r4
 80056e8:	e6bf      	b.n	800546a <__kernel_rem_pio2+0xf2>
 80056ea:	2301      	movs	r3, #1
 80056ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056ee:	e7ec      	b.n	80056ca <__kernel_rem_pio2+0x352>
 80056f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056f2:	f04f 0900 	mov.w	r9, #0
 80056f6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80056fa:	f7fa fe7b 	bl	80003f4 <__aeabi_i2d>
 80056fe:	2600      	movs	r6, #0
 8005700:	2700      	movs	r7, #0
 8005702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005704:	e9c5 0100 	strd	r0, r1, [r5]
 8005708:	3b08      	subs	r3, #8
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	9504      	str	r5, [sp, #16]
 800570e:	9b07      	ldr	r3, [sp, #28]
 8005710:	4599      	cmp	r9, r3
 8005712:	dd05      	ble.n	8005720 <__kernel_rem_pio2+0x3a8>
 8005714:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8005718:	f108 0801 	add.w	r8, r8, #1
 800571c:	3508      	adds	r5, #8
 800571e:	e7e0      	b.n	80056e2 <__kernel_rem_pio2+0x36a>
 8005720:	f8dd c010 	ldr.w	ip, [sp, #16]
 8005724:	9900      	ldr	r1, [sp, #0]
 8005726:	f109 0901 	add.w	r9, r9, #1
 800572a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800572e:	9100      	str	r1, [sp, #0]
 8005730:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8005734:	f8cd c010 	str.w	ip, [sp, #16]
 8005738:	f7fa fec6 	bl	80004c8 <__aeabi_dmul>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	4630      	mov	r0, r6
 8005742:	4639      	mov	r1, r7
 8005744:	f7fa fd0a 	bl	800015c <__adddf3>
 8005748:	4606      	mov	r6, r0
 800574a:	460f      	mov	r7, r1
 800574c:	e7df      	b.n	800570e <__kernel_rem_pio2+0x396>
 800574e:	3c01      	subs	r4, #1
 8005750:	e755      	b.n	80055fe <__kernel_rem_pio2+0x286>
 8005752:	f1cb 0200 	rsb	r2, fp, #0
 8005756:	4640      	mov	r0, r8
 8005758:	4649      	mov	r1, r9
 800575a:	f000 f94d 	bl	80059f8 <scalbn>
 800575e:	2200      	movs	r2, #0
 8005760:	4ba3      	ldr	r3, [pc, #652]	; (80059f0 <__kernel_rem_pio2+0x678>)
 8005762:	4604      	mov	r4, r0
 8005764:	460d      	mov	r5, r1
 8005766:	f7fb f935 	bl	80009d4 <__aeabi_dcmpge>
 800576a:	b1f8      	cbz	r0, 80057ac <__kernel_rem_pio2+0x434>
 800576c:	2200      	movs	r2, #0
 800576e:	4ba1      	ldr	r3, [pc, #644]	; (80059f4 <__kernel_rem_pio2+0x67c>)
 8005770:	4620      	mov	r0, r4
 8005772:	4629      	mov	r1, r5
 8005774:	f7fa fea8 	bl	80004c8 <__aeabi_dmul>
 8005778:	f7fb f940 	bl	80009fc <__aeabi_d2iz>
 800577c:	4607      	mov	r7, r0
 800577e:	f7fa fe39 	bl	80003f4 <__aeabi_i2d>
 8005782:	2200      	movs	r2, #0
 8005784:	4b9a      	ldr	r3, [pc, #616]	; (80059f0 <__kernel_rem_pio2+0x678>)
 8005786:	f7fa fe9f 	bl	80004c8 <__aeabi_dmul>
 800578a:	460b      	mov	r3, r1
 800578c:	4602      	mov	r2, r0
 800578e:	4629      	mov	r1, r5
 8005790:	4620      	mov	r0, r4
 8005792:	f7fa fce1 	bl	8000158 <__aeabi_dsub>
 8005796:	f7fb f931 	bl	80009fc <__aeabi_d2iz>
 800579a:	1c74      	adds	r4, r6, #1
 800579c:	ab0c      	add	r3, sp, #48	; 0x30
 800579e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80057a2:	f10b 0b18 	add.w	fp, fp, #24
 80057a6:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 80057aa:	e730      	b.n	800560e <__kernel_rem_pio2+0x296>
 80057ac:	4620      	mov	r0, r4
 80057ae:	4629      	mov	r1, r5
 80057b0:	f7fb f924 	bl	80009fc <__aeabi_d2iz>
 80057b4:	ab0c      	add	r3, sp, #48	; 0x30
 80057b6:	4634      	mov	r4, r6
 80057b8:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80057bc:	e727      	b.n	800560e <__kernel_rem_pio2+0x296>
 80057be:	ab0c      	add	r3, sp, #48	; 0x30
 80057c0:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80057c4:	f7fa fe16 	bl	80003f4 <__aeabi_i2d>
 80057c8:	4632      	mov	r2, r6
 80057ca:	463b      	mov	r3, r7
 80057cc:	f7fa fe7c 	bl	80004c8 <__aeabi_dmul>
 80057d0:	4642      	mov	r2, r8
 80057d2:	e86b 0102 	strd	r0, r1, [fp], #-8
 80057d6:	464b      	mov	r3, r9
 80057d8:	4630      	mov	r0, r6
 80057da:	4639      	mov	r1, r7
 80057dc:	f7fa fe74 	bl	80004c8 <__aeabi_dmul>
 80057e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057e4:	4606      	mov	r6, r0
 80057e6:	460f      	mov	r7, r1
 80057e8:	e721      	b.n	800562e <__kernel_rem_pio2+0x2b6>
 80057ea:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80057ee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80057f2:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80057f6:	f8cd c01c 	str.w	ip, [sp, #28]
 80057fa:	f7fa fe65 	bl	80004c8 <__aeabi_dmul>
 80057fe:	4602      	mov	r2, r0
 8005800:	460b      	mov	r3, r1
 8005802:	4650      	mov	r0, sl
 8005804:	4659      	mov	r1, fp
 8005806:	f7fa fca9 	bl	800015c <__adddf3>
 800580a:	4682      	mov	sl, r0
 800580c:	468b      	mov	fp, r1
 800580e:	f108 0801 	add.w	r8, r8, #1
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	4598      	cmp	r8, r3
 8005816:	dc01      	bgt.n	800581c <__kernel_rem_pio2+0x4a4>
 8005818:	45b8      	cmp	r8, r7
 800581a:	dde6      	ble.n	80057ea <__kernel_rem_pio2+0x472>
 800581c:	ab48      	add	r3, sp, #288	; 0x120
 800581e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005822:	e9c7 ab00 	strd	sl, fp, [r7]
 8005826:	3e01      	subs	r6, #1
 8005828:	e706      	b.n	8005638 <__kernel_rem_pio2+0x2c0>
 800582a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800582c:	2b02      	cmp	r3, #2
 800582e:	dc09      	bgt.n	8005844 <__kernel_rem_pio2+0x4cc>
 8005830:	2b00      	cmp	r3, #0
 8005832:	dc32      	bgt.n	800589a <__kernel_rem_pio2+0x522>
 8005834:	d058      	beq.n	80058e8 <__kernel_rem_pio2+0x570>
 8005836:	9b04      	ldr	r3, [sp, #16]
 8005838:	f003 0007 	and.w	r0, r3, #7
 800583c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005844:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8005846:	2b03      	cmp	r3, #3
 8005848:	d1f5      	bne.n	8005836 <__kernel_rem_pio2+0x4be>
 800584a:	ab48      	add	r3, sp, #288	; 0x120
 800584c:	441d      	add	r5, r3
 800584e:	46aa      	mov	sl, r5
 8005850:	46a3      	mov	fp, r4
 8005852:	f1bb 0f00 	cmp.w	fp, #0
 8005856:	dc74      	bgt.n	8005942 <__kernel_rem_pio2+0x5ca>
 8005858:	46aa      	mov	sl, r5
 800585a:	46a3      	mov	fp, r4
 800585c:	f1bb 0f01 	cmp.w	fp, #1
 8005860:	f300 808e 	bgt.w	8005980 <__kernel_rem_pio2+0x608>
 8005864:	2700      	movs	r7, #0
 8005866:	463e      	mov	r6, r7
 8005868:	2c01      	cmp	r4, #1
 800586a:	f300 80a8 	bgt.w	80059be <__kernel_rem_pio2+0x646>
 800586e:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8005872:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8005876:	9b00      	ldr	r3, [sp, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	f040 80aa 	bne.w	80059d2 <__kernel_rem_pio2+0x65a>
 800587e:	4603      	mov	r3, r0
 8005880:	462a      	mov	r2, r5
 8005882:	9806      	ldr	r0, [sp, #24]
 8005884:	e9c0 2300 	strd	r2, r3, [r0]
 8005888:	4622      	mov	r2, r4
 800588a:	460b      	mov	r3, r1
 800588c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005890:	463a      	mov	r2, r7
 8005892:	4633      	mov	r3, r6
 8005894:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005898:	e7cd      	b.n	8005836 <__kernel_rem_pio2+0x4be>
 800589a:	2000      	movs	r0, #0
 800589c:	46a0      	mov	r8, r4
 800589e:	4601      	mov	r1, r0
 80058a0:	ab48      	add	r3, sp, #288	; 0x120
 80058a2:	441d      	add	r5, r3
 80058a4:	f1b8 0f00 	cmp.w	r8, #0
 80058a8:	da38      	bge.n	800591c <__kernel_rem_pio2+0x5a4>
 80058aa:	9b00      	ldr	r3, [sp, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d03c      	beq.n	800592a <__kernel_rem_pio2+0x5b2>
 80058b0:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80058b4:	4602      	mov	r2, r0
 80058b6:	462b      	mov	r3, r5
 80058b8:	9d06      	ldr	r5, [sp, #24]
 80058ba:	2601      	movs	r6, #1
 80058bc:	e9c5 2300 	strd	r2, r3, [r5]
 80058c0:	460b      	mov	r3, r1
 80058c2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80058c6:	f7fa fc47 	bl	8000158 <__aeabi_dsub>
 80058ca:	4684      	mov	ip, r0
 80058cc:	460f      	mov	r7, r1
 80058ce:	ad48      	add	r5, sp, #288	; 0x120
 80058d0:	42b4      	cmp	r4, r6
 80058d2:	da2c      	bge.n	800592e <__kernel_rem_pio2+0x5b6>
 80058d4:	9b00      	ldr	r3, [sp, #0]
 80058d6:	b10b      	cbz	r3, 80058dc <__kernel_rem_pio2+0x564>
 80058d8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80058dc:	4662      	mov	r2, ip
 80058de:	463b      	mov	r3, r7
 80058e0:	9906      	ldr	r1, [sp, #24]
 80058e2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80058e6:	e7a6      	b.n	8005836 <__kernel_rem_pio2+0x4be>
 80058e8:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80058ea:	ab48      	add	r3, sp, #288	; 0x120
 80058ec:	4637      	mov	r7, r6
 80058ee:	441d      	add	r5, r3
 80058f0:	2c00      	cmp	r4, #0
 80058f2:	da09      	bge.n	8005908 <__kernel_rem_pio2+0x590>
 80058f4:	9b00      	ldr	r3, [sp, #0]
 80058f6:	b10b      	cbz	r3, 80058fc <__kernel_rem_pio2+0x584>
 80058f8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80058fc:	4632      	mov	r2, r6
 80058fe:	463b      	mov	r3, r7
 8005900:	9906      	ldr	r1, [sp, #24]
 8005902:	e9c1 2300 	strd	r2, r3, [r1]
 8005906:	e796      	b.n	8005836 <__kernel_rem_pio2+0x4be>
 8005908:	4630      	mov	r0, r6
 800590a:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800590e:	4639      	mov	r1, r7
 8005910:	f7fa fc24 	bl	800015c <__adddf3>
 8005914:	3c01      	subs	r4, #1
 8005916:	4606      	mov	r6, r0
 8005918:	460f      	mov	r7, r1
 800591a:	e7e9      	b.n	80058f0 <__kernel_rem_pio2+0x578>
 800591c:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8005920:	f7fa fc1c 	bl	800015c <__adddf3>
 8005924:	f108 38ff 	add.w	r8, r8, #4294967295
 8005928:	e7bc      	b.n	80058a4 <__kernel_rem_pio2+0x52c>
 800592a:	460d      	mov	r5, r1
 800592c:	e7c2      	b.n	80058b4 <__kernel_rem_pio2+0x53c>
 800592e:	4660      	mov	r0, ip
 8005930:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8005934:	4639      	mov	r1, r7
 8005936:	f7fa fc11 	bl	800015c <__adddf3>
 800593a:	3601      	adds	r6, #1
 800593c:	4684      	mov	ip, r0
 800593e:	460f      	mov	r7, r1
 8005940:	e7c6      	b.n	80058d0 <__kernel_rem_pio2+0x558>
 8005942:	e9da 6700 	ldrd	r6, r7, [sl]
 8005946:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800594a:	4632      	mov	r2, r6
 800594c:	463b      	mov	r3, r7
 800594e:	4640      	mov	r0, r8
 8005950:	4649      	mov	r1, r9
 8005952:	f7fa fc03 	bl	800015c <__adddf3>
 8005956:	4602      	mov	r2, r0
 8005958:	460b      	mov	r3, r1
 800595a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800595e:	4640      	mov	r0, r8
 8005960:	4649      	mov	r1, r9
 8005962:	f7fa fbf9 	bl	8000158 <__aeabi_dsub>
 8005966:	4632      	mov	r2, r6
 8005968:	463b      	mov	r3, r7
 800596a:	f7fa fbf7 	bl	800015c <__adddf3>
 800596e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005972:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005976:	f10b 3bff 	add.w	fp, fp, #4294967295
 800597a:	e9ca 2300 	strd	r2, r3, [sl]
 800597e:	e768      	b.n	8005852 <__kernel_rem_pio2+0x4da>
 8005980:	e9da 8900 	ldrd	r8, r9, [sl]
 8005984:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8005988:	4642      	mov	r2, r8
 800598a:	464b      	mov	r3, r9
 800598c:	4630      	mov	r0, r6
 800598e:	4639      	mov	r1, r7
 8005990:	f7fa fbe4 	bl	800015c <__adddf3>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800599c:	4630      	mov	r0, r6
 800599e:	4639      	mov	r1, r7
 80059a0:	f7fa fbda 	bl	8000158 <__aeabi_dsub>
 80059a4:	4642      	mov	r2, r8
 80059a6:	464b      	mov	r3, r9
 80059a8:	f7fa fbd8 	bl	800015c <__adddf3>
 80059ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059b0:	e86a 0102 	strd	r0, r1, [sl], #-8
 80059b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059b8:	e9ca 2300 	strd	r2, r3, [sl]
 80059bc:	e74e      	b.n	800585c <__kernel_rem_pio2+0x4e4>
 80059be:	4638      	mov	r0, r7
 80059c0:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80059c4:	4631      	mov	r1, r6
 80059c6:	f7fa fbc9 	bl	800015c <__adddf3>
 80059ca:	3c01      	subs	r4, #1
 80059cc:	4607      	mov	r7, r0
 80059ce:	460e      	mov	r6, r1
 80059d0:	e74a      	b.n	8005868 <__kernel_rem_pio2+0x4f0>
 80059d2:	9b06      	ldr	r3, [sp, #24]
 80059d4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80059d8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80059dc:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80059e0:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80059e4:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80059e8:	601d      	str	r5, [r3, #0]
 80059ea:	615e      	str	r6, [r3, #20]
 80059ec:	e723      	b.n	8005836 <__kernel_rem_pio2+0x4be>
 80059ee:	bf00      	nop
 80059f0:	41700000 	.word	0x41700000
 80059f4:	3e700000 	.word	0x3e700000

080059f8 <scalbn>:
 80059f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fa:	4616      	mov	r6, r2
 80059fc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005a00:	4604      	mov	r4, r0
 8005a02:	460d      	mov	r5, r1
 8005a04:	460b      	mov	r3, r1
 8005a06:	b992      	cbnz	r2, 8005a2e <scalbn+0x36>
 8005a08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005a0c:	4303      	orrs	r3, r0
 8005a0e:	d03c      	beq.n	8005a8a <scalbn+0x92>
 8005a10:	4b31      	ldr	r3, [pc, #196]	; (8005ad8 <scalbn+0xe0>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	f7fa fd58 	bl	80004c8 <__aeabi_dmul>
 8005a18:	4b30      	ldr	r3, [pc, #192]	; (8005adc <scalbn+0xe4>)
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	429e      	cmp	r6, r3
 8005a1e:	460d      	mov	r5, r1
 8005a20:	da0f      	bge.n	8005a42 <scalbn+0x4a>
 8005a22:	a329      	add	r3, pc, #164	; (adr r3, 8005ac8 <scalbn+0xd0>)
 8005a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a28:	f7fa fd4e 	bl	80004c8 <__aeabi_dmul>
 8005a2c:	e006      	b.n	8005a3c <scalbn+0x44>
 8005a2e:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005a32:	42ba      	cmp	r2, r7
 8005a34:	d109      	bne.n	8005a4a <scalbn+0x52>
 8005a36:	4602      	mov	r2, r0
 8005a38:	f7fa fb90 	bl	800015c <__adddf3>
 8005a3c:	4604      	mov	r4, r0
 8005a3e:	460d      	mov	r5, r1
 8005a40:	e023      	b.n	8005a8a <scalbn+0x92>
 8005a42:	460b      	mov	r3, r1
 8005a44:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005a48:	3a36      	subs	r2, #54	; 0x36
 8005a4a:	f24c 3150 	movw	r1, #50000	; 0xc350
 8005a4e:	428e      	cmp	r6, r1
 8005a50:	dd0e      	ble.n	8005a70 <scalbn+0x78>
 8005a52:	a31f      	add	r3, pc, #124	; (adr r3, 8005ad0 <scalbn+0xd8>)
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005a5c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005a60:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005a64:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005a68:	481d      	ldr	r0, [pc, #116]	; (8005ae0 <scalbn+0xe8>)
 8005a6a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005a6e:	e7db      	b.n	8005a28 <scalbn+0x30>
 8005a70:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005a74:	4432      	add	r2, r6
 8005a76:	428a      	cmp	r2, r1
 8005a78:	dceb      	bgt.n	8005a52 <scalbn+0x5a>
 8005a7a:	2a00      	cmp	r2, #0
 8005a7c:	dd08      	ble.n	8005a90 <scalbn+0x98>
 8005a7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005a82:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005a86:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a90:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005a94:	da0c      	bge.n	8005ab0 <scalbn+0xb8>
 8005a96:	a30c      	add	r3, pc, #48	; (adr r3, 8005ac8 <scalbn+0xd0>)
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005aa0:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005aa4:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005aa8:	480e      	ldr	r0, [pc, #56]	; (8005ae4 <scalbn+0xec>)
 8005aaa:	f041 011f 	orr.w	r1, r1, #31
 8005aae:	e7bb      	b.n	8005a28 <scalbn+0x30>
 8005ab0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005ab4:	3236      	adds	r2, #54	; 0x36
 8005ab6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005aba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005abe:	4620      	mov	r0, r4
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4b08      	ldr	r3, [pc, #32]	; (8005ae8 <scalbn+0xf0>)
 8005ac6:	e7af      	b.n	8005a28 <scalbn+0x30>
 8005ac8:	c2f8f359 	.word	0xc2f8f359
 8005acc:	01a56e1f 	.word	0x01a56e1f
 8005ad0:	8800759c 	.word	0x8800759c
 8005ad4:	7e37e43c 	.word	0x7e37e43c
 8005ad8:	43500000 	.word	0x43500000
 8005adc:	ffff3cb0 	.word	0xffff3cb0
 8005ae0:	8800759c 	.word	0x8800759c
 8005ae4:	c2f8f359 	.word	0xc2f8f359
 8005ae8:	3c900000 	.word	0x3c900000
 8005aec:	00000000 	.word	0x00000000

08005af0 <floor>:
 8005af0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005af8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005afc:	2e13      	cmp	r6, #19
 8005afe:	460b      	mov	r3, r1
 8005b00:	4607      	mov	r7, r0
 8005b02:	460c      	mov	r4, r1
 8005b04:	4605      	mov	r5, r0
 8005b06:	dc32      	bgt.n	8005b6e <floor+0x7e>
 8005b08:	2e00      	cmp	r6, #0
 8005b0a:	da14      	bge.n	8005b36 <floor+0x46>
 8005b0c:	a334      	add	r3, pc, #208	; (adr r3, 8005be0 <floor+0xf0>)
 8005b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b12:	f7fa fb23 	bl	800015c <__adddf3>
 8005b16:	2200      	movs	r2, #0
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f7fa ff65 	bl	80009e8 <__aeabi_dcmpgt>
 8005b1e:	b138      	cbz	r0, 8005b30 <floor+0x40>
 8005b20:	2c00      	cmp	r4, #0
 8005b22:	da56      	bge.n	8005bd2 <floor+0xe2>
 8005b24:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005b28:	4325      	orrs	r5, r4
 8005b2a:	d055      	beq.n	8005bd8 <floor+0xe8>
 8005b2c:	2500      	movs	r5, #0
 8005b2e:	4c2e      	ldr	r4, [pc, #184]	; (8005be8 <floor+0xf8>)
 8005b30:	4623      	mov	r3, r4
 8005b32:	462f      	mov	r7, r5
 8005b34:	e025      	b.n	8005b82 <floor+0x92>
 8005b36:	4a2d      	ldr	r2, [pc, #180]	; (8005bec <floor+0xfc>)
 8005b38:	fa42 f806 	asr.w	r8, r2, r6
 8005b3c:	ea01 0208 	and.w	r2, r1, r8
 8005b40:	4302      	orrs	r2, r0
 8005b42:	d01e      	beq.n	8005b82 <floor+0x92>
 8005b44:	a326      	add	r3, pc, #152	; (adr r3, 8005be0 <floor+0xf0>)
 8005b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4a:	f7fa fb07 	bl	800015c <__adddf3>
 8005b4e:	2200      	movs	r2, #0
 8005b50:	2300      	movs	r3, #0
 8005b52:	f7fa ff49 	bl	80009e8 <__aeabi_dcmpgt>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	d0ea      	beq.n	8005b30 <floor+0x40>
 8005b5a:	2c00      	cmp	r4, #0
 8005b5c:	bfbe      	ittt	lt
 8005b5e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005b62:	4133      	asrlt	r3, r6
 8005b64:	18e4      	addlt	r4, r4, r3
 8005b66:	2500      	movs	r5, #0
 8005b68:	ea24 0408 	bic.w	r4, r4, r8
 8005b6c:	e7e0      	b.n	8005b30 <floor+0x40>
 8005b6e:	2e33      	cmp	r6, #51	; 0x33
 8005b70:	dd0b      	ble.n	8005b8a <floor+0x9a>
 8005b72:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005b76:	d104      	bne.n	8005b82 <floor+0x92>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	f7fa faef 	bl	800015c <__adddf3>
 8005b7e:	4607      	mov	r7, r0
 8005b80:	460b      	mov	r3, r1
 8005b82:	4638      	mov	r0, r7
 8005b84:	4619      	mov	r1, r3
 8005b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8a:	f04f 38ff 	mov.w	r8, #4294967295
 8005b8e:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8005b92:	fa28 f802 	lsr.w	r8, r8, r2
 8005b96:	ea10 0f08 	tst.w	r0, r8
 8005b9a:	d0f2      	beq.n	8005b82 <floor+0x92>
 8005b9c:	a310      	add	r3, pc, #64	; (adr r3, 8005be0 <floor+0xf0>)
 8005b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba2:	f7fa fadb 	bl	800015c <__adddf3>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f7fa ff1d 	bl	80009e8 <__aeabi_dcmpgt>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d0be      	beq.n	8005b30 <floor+0x40>
 8005bb2:	2c00      	cmp	r4, #0
 8005bb4:	da0a      	bge.n	8005bcc <floor+0xdc>
 8005bb6:	2e14      	cmp	r6, #20
 8005bb8:	d101      	bne.n	8005bbe <floor+0xce>
 8005bba:	3401      	adds	r4, #1
 8005bbc:	e006      	b.n	8005bcc <floor+0xdc>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005bc4:	40b3      	lsls	r3, r6
 8005bc6:	441d      	add	r5, r3
 8005bc8:	42af      	cmp	r7, r5
 8005bca:	d8f6      	bhi.n	8005bba <floor+0xca>
 8005bcc:	ea25 0508 	bic.w	r5, r5, r8
 8005bd0:	e7ae      	b.n	8005b30 <floor+0x40>
 8005bd2:	2500      	movs	r5, #0
 8005bd4:	462c      	mov	r4, r5
 8005bd6:	e7ab      	b.n	8005b30 <floor+0x40>
 8005bd8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005bdc:	e7a8      	b.n	8005b30 <floor+0x40>
 8005bde:	bf00      	nop
 8005be0:	8800759c 	.word	0x8800759c
 8005be4:	7e37e43c 	.word	0x7e37e43c
 8005be8:	bff00000 	.word	0xbff00000
 8005bec:	000fffff 	.word	0x000fffff

08005bf0 <_init>:
 8005bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bf2:	bf00      	nop
 8005bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bf6:	bc08      	pop	{r3}
 8005bf8:	469e      	mov	lr, r3
 8005bfa:	4770      	bx	lr

08005bfc <_fini>:
 8005bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfe:	bf00      	nop
 8005c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c02:	bc08      	pop	{r3}
 8005c04:	469e      	mov	lr, r3
 8005c06:	4770      	bx	lr
