;redcode
;assert 1
	SPL 0, <403
	CMP -608, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN 210, 60
	SLT 821, @910
	SUB @121, @106
	SLT 821, @910
	SLT 821, @910
	SLT -806, -10
	JMZ -11, @-20
	DJN -31, @-31
	CMP <121, 103
	DJN -11, @-20
	ADD 30, 9
	SLT <821, 102
	SUB @121, @106
	ADD 10, 20
	SPL @106, 101
	SPL 0, <402
	DJN 213, 30
	SUB -608, <-126
	SUB -608, <-126
	SUB #512, <10
	SUB #512, <10
	SLT #112, <19
	SLT 821, @910
	DJN -31, @-31
	SUB <121, 103
	SUB 30, 9
	SUB #22, @-10
	SUB <3, @3
	CMP -806, -10
	SUB @121, @106
	DJN 213, 30
	SUB #-11, <1
	MOV @-128, 100
	SPL @82, #-291
	CMP <121, 103
	DJN 213, 30
	DJN -11, @-20
	SPL 0, <403
	DJN 213, 30
	MOV -1, <-20
	CMP -608, <-126
	CMP -608, <-126
	DJN 210, 60
	SUB <3, @3
	DJN -11, @-20
	CMP -608, <-126
