
MOTOR_CTL_F401_UART6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08007d64  08007d64  00017d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080f4  080080f4  000205f8  2**0
                  CONTENTS
  4 .ARM          00000008  080080f4  080080f4  000180f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080fc  080080fc  000205f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080fc  080080fc  000180fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008100  08008100  00018100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005f8  20000000  08008104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043a8  200005f8  080086fc  000205f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200049a0  080086fc  000249a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205f8  2**0
                  CONTENTS, READONLY
 12 .debug_line   0003decd  00000000  00000000  00020628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00049825  00000000  00000000  0005e4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000857b  00000000  00000000  000a7d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c28  00000000  00000000  000b0298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b3dc9  00000000  00000000  000b1ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000041d0  00000000  00000000  00165c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000221f3  00000000  00000000  00169e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018c053  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000544c  00000000  00000000  0018c0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00021934  00000000  00000000  001914f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005f8 	.word	0x200005f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d4c 	.word	0x08007d4c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005fc 	.word	0x200005fc
 80001dc:	08007d4c 	.word	0x08007d4c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b974 	b.w	80004e0 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468e      	mov	lr, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14d      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021e:	428a      	cmp	r2, r1
 8000220:	4694      	mov	ip, r2
 8000222:	d969      	bls.n	80002f8 <__udivmoddi4+0xe8>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b152      	cbz	r2, 8000240 <__udivmoddi4+0x30>
 800022a:	fa01 f302 	lsl.w	r3, r1, r2
 800022e:	f1c2 0120 	rsb	r1, r2, #32
 8000232:	fa20 f101 	lsr.w	r1, r0, r1
 8000236:	fa0c fc02 	lsl.w	ip, ip, r2
 800023a:	ea41 0e03 	orr.w	lr, r1, r3
 800023e:	4094      	lsls	r4, r2
 8000240:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000244:	0c21      	lsrs	r1, r4, #16
 8000246:	fbbe f6f8 	udiv	r6, lr, r8
 800024a:	fa1f f78c 	uxth.w	r7, ip
 800024e:	fb08 e316 	mls	r3, r8, r6, lr
 8000252:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000256:	fb06 f107 	mul.w	r1, r6, r7
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f106 30ff 	add.w	r0, r6, #4294967295
 8000266:	f080 811f 	bcs.w	80004a8 <__udivmoddi4+0x298>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 811c 	bls.w	80004a8 <__udivmoddi4+0x298>
 8000270:	3e02      	subs	r6, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a5b      	subs	r3, r3, r1
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb3 f0f8 	udiv	r0, r3, r8
 800027c:	fb08 3310 	mls	r3, r8, r0, r3
 8000280:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000284:	fb00 f707 	mul.w	r7, r0, r7
 8000288:	42a7      	cmp	r7, r4
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x92>
 800028c:	eb1c 0404 	adds.w	r4, ip, r4
 8000290:	f100 33ff 	add.w	r3, r0, #4294967295
 8000294:	f080 810a 	bcs.w	80004ac <__udivmoddi4+0x29c>
 8000298:	42a7      	cmp	r7, r4
 800029a:	f240 8107 	bls.w	80004ac <__udivmoddi4+0x29c>
 800029e:	4464      	add	r4, ip
 80002a0:	3802      	subs	r0, #2
 80002a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a6:	1be4      	subs	r4, r4, r7
 80002a8:	2600      	movs	r6, #0
 80002aa:	b11d      	cbz	r5, 80002b4 <__udivmoddi4+0xa4>
 80002ac:	40d4      	lsrs	r4, r2
 80002ae:	2300      	movs	r3, #0
 80002b0:	e9c5 4300 	strd	r4, r3, [r5]
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0xc2>
 80002be:	2d00      	cmp	r5, #0
 80002c0:	f000 80ef 	beq.w	80004a2 <__udivmoddi4+0x292>
 80002c4:	2600      	movs	r6, #0
 80002c6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ca:	4630      	mov	r0, r6
 80002cc:	4631      	mov	r1, r6
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	fab3 f683 	clz	r6, r3
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d14a      	bne.n	8000370 <__udivmoddi4+0x160>
 80002da:	428b      	cmp	r3, r1
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xd4>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80f9 	bhi.w	80004d6 <__udivmoddi4+0x2c6>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	469e      	mov	lr, r3
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e0      	beq.n	80002b4 <__udivmoddi4+0xa4>
 80002f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002f6:	e7dd      	b.n	80002b4 <__udivmoddi4+0xa4>
 80002f8:	b902      	cbnz	r2, 80002fc <__udivmoddi4+0xec>
 80002fa:	deff      	udf	#255	; 0xff
 80002fc:	fab2 f282 	clz	r2, r2
 8000300:	2a00      	cmp	r2, #0
 8000302:	f040 8092 	bne.w	800042a <__udivmoddi4+0x21a>
 8000306:	eba1 010c 	sub.w	r1, r1, ip
 800030a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800030e:	fa1f fe8c 	uxth.w	lr, ip
 8000312:	2601      	movs	r6, #1
 8000314:	0c20      	lsrs	r0, r4, #16
 8000316:	fbb1 f3f7 	udiv	r3, r1, r7
 800031a:	fb07 1113 	mls	r1, r7, r3, r1
 800031e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000322:	fb0e f003 	mul.w	r0, lr, r3
 8000326:	4288      	cmp	r0, r1
 8000328:	d908      	bls.n	800033c <__udivmoddi4+0x12c>
 800032a:	eb1c 0101 	adds.w	r1, ip, r1
 800032e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x12a>
 8000334:	4288      	cmp	r0, r1
 8000336:	f200 80cb 	bhi.w	80004d0 <__udivmoddi4+0x2c0>
 800033a:	4643      	mov	r3, r8
 800033c:	1a09      	subs	r1, r1, r0
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb1 f0f7 	udiv	r0, r1, r7
 8000344:	fb07 1110 	mls	r1, r7, r0, r1
 8000348:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800034c:	fb0e fe00 	mul.w	lr, lr, r0
 8000350:	45a6      	cmp	lr, r4
 8000352:	d908      	bls.n	8000366 <__udivmoddi4+0x156>
 8000354:	eb1c 0404 	adds.w	r4, ip, r4
 8000358:	f100 31ff 	add.w	r1, r0, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x154>
 800035e:	45a6      	cmp	lr, r4
 8000360:	f200 80bb 	bhi.w	80004da <__udivmoddi4+0x2ca>
 8000364:	4608      	mov	r0, r1
 8000366:	eba4 040e 	sub.w	r4, r4, lr
 800036a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800036e:	e79c      	b.n	80002aa <__udivmoddi4+0x9a>
 8000370:	f1c6 0720 	rsb	r7, r6, #32
 8000374:	40b3      	lsls	r3, r6
 8000376:	fa22 fc07 	lsr.w	ip, r2, r7
 800037a:	ea4c 0c03 	orr.w	ip, ip, r3
 800037e:	fa20 f407 	lsr.w	r4, r0, r7
 8000382:	fa01 f306 	lsl.w	r3, r1, r6
 8000386:	431c      	orrs	r4, r3
 8000388:	40f9      	lsrs	r1, r7
 800038a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800038e:	fa00 f306 	lsl.w	r3, r0, r6
 8000392:	fbb1 f8f9 	udiv	r8, r1, r9
 8000396:	0c20      	lsrs	r0, r4, #16
 8000398:	fa1f fe8c 	uxth.w	lr, ip
 800039c:	fb09 1118 	mls	r1, r9, r8, r1
 80003a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a4:	fb08 f00e 	mul.w	r0, r8, lr
 80003a8:	4288      	cmp	r0, r1
 80003aa:	fa02 f206 	lsl.w	r2, r2, r6
 80003ae:	d90b      	bls.n	80003c8 <__udivmoddi4+0x1b8>
 80003b0:	eb1c 0101 	adds.w	r1, ip, r1
 80003b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b8:	f080 8088 	bcs.w	80004cc <__udivmoddi4+0x2bc>
 80003bc:	4288      	cmp	r0, r1
 80003be:	f240 8085 	bls.w	80004cc <__udivmoddi4+0x2bc>
 80003c2:	f1a8 0802 	sub.w	r8, r8, #2
 80003c6:	4461      	add	r1, ip
 80003c8:	1a09      	subs	r1, r1, r0
 80003ca:	b2a4      	uxth	r4, r4
 80003cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003d0:	fb09 1110 	mls	r1, r9, r0, r1
 80003d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003dc:	458e      	cmp	lr, r1
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1e2>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e8:	d26c      	bcs.n	80004c4 <__udivmoddi4+0x2b4>
 80003ea:	458e      	cmp	lr, r1
 80003ec:	d96a      	bls.n	80004c4 <__udivmoddi4+0x2b4>
 80003ee:	3802      	subs	r0, #2
 80003f0:	4461      	add	r1, ip
 80003f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003f6:	fba0 9402 	umull	r9, r4, r0, r2
 80003fa:	eba1 010e 	sub.w	r1, r1, lr
 80003fe:	42a1      	cmp	r1, r4
 8000400:	46c8      	mov	r8, r9
 8000402:	46a6      	mov	lr, r4
 8000404:	d356      	bcc.n	80004b4 <__udivmoddi4+0x2a4>
 8000406:	d053      	beq.n	80004b0 <__udivmoddi4+0x2a0>
 8000408:	b15d      	cbz	r5, 8000422 <__udivmoddi4+0x212>
 800040a:	ebb3 0208 	subs.w	r2, r3, r8
 800040e:	eb61 010e 	sbc.w	r1, r1, lr
 8000412:	fa01 f707 	lsl.w	r7, r1, r7
 8000416:	fa22 f306 	lsr.w	r3, r2, r6
 800041a:	40f1      	lsrs	r1, r6
 800041c:	431f      	orrs	r7, r3
 800041e:	e9c5 7100 	strd	r7, r1, [r5]
 8000422:	2600      	movs	r6, #0
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	f1c2 0320 	rsb	r3, r2, #32
 800042e:	40d8      	lsrs	r0, r3
 8000430:	fa0c fc02 	lsl.w	ip, ip, r2
 8000434:	fa21 f303 	lsr.w	r3, r1, r3
 8000438:	4091      	lsls	r1, r2
 800043a:	4301      	orrs	r1, r0
 800043c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000440:	fa1f fe8c 	uxth.w	lr, ip
 8000444:	fbb3 f0f7 	udiv	r0, r3, r7
 8000448:	fb07 3610 	mls	r6, r7, r0, r3
 800044c:	0c0b      	lsrs	r3, r1, #16
 800044e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000452:	fb00 f60e 	mul.w	r6, r0, lr
 8000456:	429e      	cmp	r6, r3
 8000458:	fa04 f402 	lsl.w	r4, r4, r2
 800045c:	d908      	bls.n	8000470 <__udivmoddi4+0x260>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f100 38ff 	add.w	r8, r0, #4294967295
 8000466:	d22f      	bcs.n	80004c8 <__udivmoddi4+0x2b8>
 8000468:	429e      	cmp	r6, r3
 800046a:	d92d      	bls.n	80004c8 <__udivmoddi4+0x2b8>
 800046c:	3802      	subs	r0, #2
 800046e:	4463      	add	r3, ip
 8000470:	1b9b      	subs	r3, r3, r6
 8000472:	b289      	uxth	r1, r1
 8000474:	fbb3 f6f7 	udiv	r6, r3, r7
 8000478:	fb07 3316 	mls	r3, r7, r6, r3
 800047c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000480:	fb06 f30e 	mul.w	r3, r6, lr
 8000484:	428b      	cmp	r3, r1
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x28a>
 8000488:	eb1c 0101 	adds.w	r1, ip, r1
 800048c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000490:	d216      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000492:	428b      	cmp	r3, r1
 8000494:	d914      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000496:	3e02      	subs	r6, #2
 8000498:	4461      	add	r1, ip
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004a0:	e738      	b.n	8000314 <__udivmoddi4+0x104>
 80004a2:	462e      	mov	r6, r5
 80004a4:	4628      	mov	r0, r5
 80004a6:	e705      	b.n	80002b4 <__udivmoddi4+0xa4>
 80004a8:	4606      	mov	r6, r0
 80004aa:	e6e3      	b.n	8000274 <__udivmoddi4+0x64>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6f8      	b.n	80002a2 <__udivmoddi4+0x92>
 80004b0:	454b      	cmp	r3, r9
 80004b2:	d2a9      	bcs.n	8000408 <__udivmoddi4+0x1f8>
 80004b4:	ebb9 0802 	subs.w	r8, r9, r2
 80004b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004bc:	3801      	subs	r0, #1
 80004be:	e7a3      	b.n	8000408 <__udivmoddi4+0x1f8>
 80004c0:	4646      	mov	r6, r8
 80004c2:	e7ea      	b.n	800049a <__udivmoddi4+0x28a>
 80004c4:	4620      	mov	r0, r4
 80004c6:	e794      	b.n	80003f2 <__udivmoddi4+0x1e2>
 80004c8:	4640      	mov	r0, r8
 80004ca:	e7d1      	b.n	8000470 <__udivmoddi4+0x260>
 80004cc:	46d0      	mov	r8, sl
 80004ce:	e77b      	b.n	80003c8 <__udivmoddi4+0x1b8>
 80004d0:	3b02      	subs	r3, #2
 80004d2:	4461      	add	r1, ip
 80004d4:	e732      	b.n	800033c <__udivmoddi4+0x12c>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e709      	b.n	80002ee <__udivmoddi4+0xde>
 80004da:	4464      	add	r4, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e742      	b.n	8000366 <__udivmoddi4+0x156>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80004e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800051c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80004e8:	480d      	ldr	r0, [pc, #52]	; (8000520 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80004ea:	490e      	ldr	r1, [pc, #56]	; (8000524 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80004ec:	4a0e      	ldr	r2, [pc, #56]	; (8000528 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f0:	e002      	b.n	80004f8 <LoopCopyDataInit>

080004f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004f6:	3304      	adds	r3, #4

080004f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004fc:	d3f9      	bcc.n	80004f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004fe:	4a0b      	ldr	r2, [pc, #44]	; (800052c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000500:	4c0b      	ldr	r4, [pc, #44]	; (8000530 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000504:	e001      	b.n	800050a <LoopFillZerobss>

08000506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000508:	3204      	adds	r2, #4

0800050a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800050c:	d3fb      	bcc.n	8000506 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800050e:	f002 fd2f 	bl	8002f70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000512:	f007 fb2b 	bl	8007b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000516:	f000 f8e7 	bl	80006e8 <main>
  bx  lr    
 800051a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800051c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000524:	200005f8 	.word	0x200005f8
  ldr r2, =_sidata
 8000528:	08008104 	.word	0x08008104
  ldr r2, =_sbss
 800052c:	200005f8 	.word	0x200005f8
  ldr r4, =_ebss
 8000530:	200049a0 	.word	0x200049a0

08000534 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000534:	e7fe      	b.n	8000534 <BusFault_Handler>
	...

08000538 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000538:	4b04      	ldr	r3, [pc, #16]	; (800054c <vApplicationGetIdleTaskMemory+0x14>)
 800053a:	6003      	str	r3, [r0, #0]
{
 800053c:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800053e:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000540:	4c03      	ldr	r4, [pc, #12]	; (8000550 <vApplicationGetIdleTaskMemory+0x18>)
 8000542:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8000544:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000548:	6013      	str	r3, [r2, #0]
}
 800054a:	4770      	bx	lr
 800054c:	20000814 	.word	0x20000814
 8000550:	20000614 	.word	0x20000614

08000554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000554:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	2200      	movs	r2, #0
{
 8000558:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055a:	e9cd 2204 	strd	r2, r2, [sp, #16]
 800055e:	e9cd 2206 	strd	r2, r2, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000562:	4b2e      	ldr	r3, [pc, #184]	; (800061c <MX_GPIO_Init+0xc8>)
 8000564:	9200      	str	r2, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000566:	9208      	str	r2, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000568:	6b19      	ldr	r1, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : Start_Stop_Pin */
  if(uart_off == 0)
 800056a:	482d      	ldr	r0, [pc, #180]	; (8000620 <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800056c:	f041 0104 	orr.w	r1, r1, #4
 8000570:	6319      	str	r1, [r3, #48]	; 0x30
 8000572:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000574:	f001 0104 	and.w	r1, r1, #4
 8000578:	9100      	str	r1, [sp, #0]
 800057a:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800057c:	9201      	str	r2, [sp, #4]
 800057e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000580:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8000584:	6319      	str	r1, [r3, #48]	; 0x30
 8000586:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000588:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800058c:	9101      	str	r1, [sp, #4]
 800058e:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000590:	9202      	str	r2, [sp, #8]
 8000592:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000594:	f041 0101 	orr.w	r1, r1, #1
 8000598:	6319      	str	r1, [r3, #48]	; 0x30
 800059a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800059c:	f001 0101 	and.w	r1, r1, #1
 80005a0:	9102      	str	r1, [sp, #8]
 80005a2:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a4:	9203      	str	r2, [sp, #12]
 80005a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005a8:	f042 0202 	orr.w	r2, r2, #2
 80005ac:	631a      	str	r2, [r3, #48]	; 0x30
 80005ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  if(uart_off == 0)
 80005b0:	7804      	ldrb	r4, [r0, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	9303      	str	r3, [sp, #12]
 80005b8:	9b03      	ldr	r3, [sp, #12]
  if(uart_off == 0)
 80005ba:	b11c      	cbz	r4, 80005c4 <MX_GPIO_Init+0x70>
	  GPIO_InitStruct.Pin = Start_Stop_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
  }
  else if (uart_off == 1)
 80005bc:	2c01      	cmp	r4, #1
 80005be:	d00d      	beq.n	80005dc <MX_GPIO_Init+0x88>
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_SET);
  }
}
 80005c0:	b00a      	add	sp, #40	; 0x28
 80005c2:	bd10      	pop	{r4, pc}
	  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80005c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
	  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80005cc:	4815      	ldr	r0, [pc, #84]	; (8000624 <MX_GPIO_Init+0xd0>)
 80005ce:	a904      	add	r1, sp, #16
	  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80005d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80005d4:	f002 ffd4 	bl	8003580 <HAL_GPIO_Init>
}
 80005d8:	b00a      	add	sp, #40	; 0x28
 80005da:	bd10      	pop	{r4, pc}
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005dc:	a904      	add	r1, sp, #16
	  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80005de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	4810      	ldr	r0, [pc, #64]	; (8000628 <MX_GPIO_Init+0xd4>)
	  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80005e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	f002 ffc8 	bl	8003580 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80005f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80005f4:	2301      	movs	r3, #1
 80005f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fa:	a904      	add	r1, sp, #16
	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80005fc:	2300      	movs	r3, #0
 80005fe:	2200      	movs	r2, #0
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000600:	4809      	ldr	r0, [pc, #36]	; (8000628 <MX_GPIO_Init+0xd4>)
	  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000602:	e9cd 2306 	strd	r2, r3, [sp, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000606:	f002 ffbb 	bl	8003580 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_SET);
 800060a:	4807      	ldr	r0, [pc, #28]	; (8000628 <MX_GPIO_Init+0xd4>)
 800060c:	4622      	mov	r2, r4
 800060e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000612:	f003 f933 	bl	800387c <HAL_GPIO_WritePin>
}
 8000616:	b00a      	add	sp, #40	; 0x28
 8000618:	bd10      	pop	{r4, pc}
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800
 8000620:	200009ec 	.word	0x200009ec
 8000624:	40020800 	.word	0x40020800
 8000628:	40020000 	.word	0x40020000
 800062c:	00000000 	.word	0x00000000

08000630 <SystemClock_Config>:
{
 8000630:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	2300      	movs	r3, #0
{
 8000634:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 800063a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000642:	e9cd 3304 	strd	r3, r3, [sp, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000646:	4926      	ldr	r1, [pc, #152]	; (80006e0 <SystemClock_Config+0xb0>)
 8000648:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064a:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064c:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800064e:	4a25      	ldr	r2, [pc, #148]	; (80006e4 <SystemClock_Config+0xb4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000654:	6408      	str	r0, [r1, #64]	; 0x40
 8000656:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000658:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800065c:	9100      	str	r1, [sp, #0]
 800065e:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	6813      	ldr	r3, [r2, #0]
 8000664:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000668:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800066c:	6013      	str	r3, [r2, #0]
 800066e:	6813      	ldr	r3, [r2, #0]
 8000670:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000674:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000676:	2001      	movs	r0, #1
 8000678:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800067c:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000680:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000682:	2204      	movs	r2, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000684:	9801      	ldr	r0, [sp, #4]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000686:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLN = 84;
 800068a:	2354      	movs	r3, #84	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800068e:	e9cd 410e 	strd	r4, r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000692:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000696:	e9cd 4212 	strd	r4, r2, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069a:	f003 f913 	bl	80038c4 <HAL_RCC_OscConfig>
 800069e:	b108      	cbz	r0, 80006a4 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a2:	e7fe      	b.n	80006a2 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80006d0 <SystemClock_Config+0xa0>
 80006a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80006ac:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80006d8 <SystemClock_Config+0xa8>
 80006b0:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006b2:	4621      	mov	r1, r4
 80006b4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b6:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ba:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	f003 fb20 	bl	8003d00 <HAL_RCC_ClockConfig>
 80006c0:	b108      	cbz	r0, 80006c6 <SystemClock_Config+0x96>
 80006c2:	b672      	cpsid	i
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <SystemClock_Config+0x94>
  HAL_RCC_EnableCSS();
 80006c6:	f003 fae1 	bl	8003c8c <HAL_RCC_EnableCSS>
}
 80006ca:	b014      	add	sp, #80	; 0x50
 80006cc:	bd10      	pop	{r4, pc}
 80006ce:	bf00      	nop
 80006d0:	0000000f 	.word	0x0000000f
 80006d4:	00000002 	.word	0x00000002
 80006d8:	00000000 	.word	0x00000000
 80006dc:	00001000 	.word	0x00001000
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <main>:
{
 80006e8:	b580      	push	{r7, lr}
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80006ea:	2620      	movs	r6, #32
{
 80006ec:	b098      	sub	sp, #96	; 0x60
  hadc1.Instance = ADC1;
 80006ee:	4cac      	ldr	r4, [pc, #688]	; (80009a0 <main+0x2b8>)
  HAL_Init();
 80006f0:	f002 fc48 	bl	8002f84 <HAL_Init>
  SystemClock_Config();
 80006f4:	f7ff ff9c 	bl	8000630 <SystemClock_Config>
  MX_GPIO_Init();
 80006f8:	f7ff ff2c 	bl	8000554 <MX_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80006fc:	4632      	mov	r2, r6
 80006fe:	2100      	movs	r1, #0
 8000700:	a810      	add	r0, sp, #64	; 0x40
 8000702:	f007 fa59 	bl	8007bb8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000706:	2300      	movs	r3, #0
 8000708:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800070c:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000710:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000712:	7623      	strb	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000714:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000718:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc1.Instance = ADC1;
 800071c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000720:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8000724:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000726:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800072a:	6063      	str	r3, [r4, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800072c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000730:	4a9c      	ldr	r2, [pc, #624]	; (80009a4 <main+0x2bc>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000732:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000734:	2302      	movs	r3, #2
 8000736:	61e3      	str	r3, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000738:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800073a:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800073c:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000740:	4620      	mov	r0, r4
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000742:	e9c4 5504 	strd	r5, r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000746:	f002 fc49 	bl	8002fdc <HAL_ADC_Init>
 800074a:	b108      	cbz	r0, 8000750 <main+0x68>
 800074c:	b672      	cpsid	i
  while (1)
 800074e:	e7fe      	b.n	800074e <main+0x66>
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000750:	2303      	movs	r3, #3
  sConfigInjected.InjectedRank = 1;
 8000752:	e9cd 0510 	strd	r0, r5, [sp, #64]	; 0x40
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000756:	f8ad 0054 	strh.w	r0, [sp, #84]	; 0x54
  sConfigInjected.InjectedOffset = 0;
 800075a:	9013      	str	r0, [sp, #76]	; 0x4c
  sConfigInjected.InjectedNbrOfConversion = 3;
 800075c:	9314      	str	r3, [sp, #80]	; 0x50
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000764:	a910      	add	r1, sp, #64	; 0x40
 8000766:	4620      	mov	r0, r4
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000768:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_15CYCLES;
 800076c:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800076e:	f002 fd91 	bl	8003294 <HAL_ADCEx_InjectedConfigChannel>
 8000772:	b108      	cbz	r0, 8000778 <main+0x90>
 8000774:	b672      	cpsid	i
  while (1)
 8000776:	e7fe      	b.n	8000776 <main+0x8e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8000778:	220b      	movs	r2, #11
 800077a:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800077c:	a910      	add	r1, sp, #64	; 0x40
 800077e:	4620      	mov	r0, r4
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8000780:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000784:	f002 fd86 	bl	8003294 <HAL_ADCEx_InjectedConfigChannel>
 8000788:	b108      	cbz	r0, 800078e <main+0xa6>
 800078a:	b672      	cpsid	i
  while (1)
 800078c:	e7fe      	b.n	800078c <main+0xa4>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 800078e:	220a      	movs	r2, #10
 8000790:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000792:	a910      	add	r1, sp, #64	; 0x40
 8000794:	4620      	mov	r0, r4
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8000796:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800079a:	f002 fd7b 	bl	8003294 <HAL_ADCEx_InjectedConfigChannel>
 800079e:	b108      	cbz	r0, 80007a4 <main+0xbc>
 80007a0:	b672      	cpsid	i
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <main+0xba>
  sConfig.Channel = ADC_CHANNEL_1;
 80007a4:	2201      	movs	r2, #1
 80007a6:	2301      	movs	r3, #1
 80007a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ac:	a908      	add	r1, sp, #32
  sConfig.Channel = ADC_CHANNEL_1;
 80007ae:	2202      	movs	r2, #2
 80007b0:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 80007b4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	f002 fcbe 	bl	8003138 <HAL_ADC_ConfigChannel>
 80007bc:	b108      	cbz	r0, 80007c2 <main+0xda>
 80007be:	b672      	cpsid	i
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <main+0xd8>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_12;
 80007c4:	220c      	movs	r2, #12
 80007c6:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c8:	a908      	add	r1, sp, #32
  sConfig.Channel = ADC_CHANNEL_12;
 80007ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ce:	f002 fcb3 	bl	8003138 <HAL_ADC_ConfigChannel>
 80007d2:	4604      	mov	r4, r0
 80007d4:	b108      	cbz	r0, 80007da <main+0xf2>
 80007d6:	b672      	cpsid	i
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <main+0xf0>
  htim1.Instance = TIM1;
 80007da:	4f73      	ldr	r7, [pc, #460]	; (80009a8 <main+0x2c0>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007dc:	9002      	str	r0, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007de:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80007e2:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 80007e6:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80007ea:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80007ee:	e9cd 0005 	strd	r0, r0, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f2:	9000      	str	r0, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007f4:	900e      	str	r0, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f6:	9001      	str	r0, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007f8:	4601      	mov	r1, r0
 80007fa:	4632      	mov	r2, r6
 80007fc:	a810      	add	r0, sp, #64	; 0x40
 80007fe:	f007 f9db 	bl	8007bb8 <memset>
  htim1.Instance = TIM1;
 8000802:	4b6a      	ldr	r3, [pc, #424]	; (80009ac <main+0x2c4>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000804:	607c      	str	r4, [r7, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	61bc      	str	r4, [r7, #24]
  htim1.Instance = TIM1;
 8000808:	603b      	str	r3, [r7, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800080a:	f640 2441 	movw	r4, #2625	; 0xa41
 800080e:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000812:	4638      	mov	r0, r7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000814:	e9c7 4303 	strd	r4, r3, [r7, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000818:	60be      	str	r6, [r7, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800081a:	617d      	str	r5, [r7, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800081c:	f003 fb56 	bl	8003ecc <HAL_TIM_Base_Init>
 8000820:	b108      	cbz	r0, 8000826 <main+0x13e>
 8000822:	b672      	cpsid	i
  while (1)
 8000824:	e7fe      	b.n	8000824 <main+0x13c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000826:	4638      	mov	r0, r7
 8000828:	f003 fc04 	bl	8004034 <HAL_TIM_PWM_Init>
 800082c:	b108      	cbz	r0, 8000832 <main+0x14a>
 800082e:	b672      	cpsid	i
  while (1)
 8000830:	e7fe      	b.n	8000830 <main+0x148>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000832:	2206      	movs	r2, #6
 8000834:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000836:	a902      	add	r1, sp, #8
 8000838:	4638      	mov	r0, r7
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800083a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800083e:	f003 fe2d 	bl	800449c <HAL_TIM_SlaveConfigSynchro>
 8000842:	b108      	cbz	r0, 8000848 <main+0x160>
 8000844:	b672      	cpsid	i
  while (1)
 8000846:	e7fe      	b.n	8000846 <main+0x15e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000848:	2200      	movs	r2, #0
 800084a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800084c:	4669      	mov	r1, sp
 800084e:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000850:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000854:	f004 f880 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 8000858:	b108      	cbz	r0, 800085e <main+0x176>
 800085a:	b672      	cpsid	i
  while (1)
 800085c:	e7fe      	b.n	800085c <main+0x174>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800085e:	2260      	movs	r2, #96	; 0x60
 8000860:	2300      	movs	r3, #0
 8000862:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8000866:	2200      	movs	r2, #0
 8000868:	2308      	movs	r3, #8
 800086a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800086e:	2600      	movs	r6, #0
 8000870:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000872:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000876:	484c      	ldr	r0, [pc, #304]	; (80009a8 <main+0x2c0>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000878:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800087a:	2200      	movs	r2, #0
 800087c:	a908      	add	r1, sp, #32
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800087e:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000882:	f003 fc55 	bl	8004130 <HAL_TIM_PWM_ConfigChannel>
 8000886:	b108      	cbz	r0, 800088c <main+0x1a4>
 8000888:	b672      	cpsid	i
  while (1)
 800088a:	e7fe      	b.n	800088a <main+0x1a2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800088c:	4846      	ldr	r0, [pc, #280]	; (80009a8 <main+0x2c0>)
 800088e:	2204      	movs	r2, #4
 8000890:	a908      	add	r1, sp, #32
 8000892:	f003 fc4d 	bl	8004130 <HAL_TIM_PWM_ConfigChannel>
 8000896:	b108      	cbz	r0, 800089c <main+0x1b4>
 8000898:	b672      	cpsid	i
  while (1)
 800089a:	e7fe      	b.n	800089a <main+0x1b2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800089c:	4842      	ldr	r0, [pc, #264]	; (80009a8 <main+0x2c0>)
 800089e:	2208      	movs	r2, #8
 80008a0:	a908      	add	r1, sp, #32
 80008a2:	f003 fc45 	bl	8004130 <HAL_TIM_PWM_ConfigChannel>
 80008a6:	b108      	cbz	r0, 80008ac <main+0x1c4>
 80008a8:	b672      	cpsid	i
  while (1)
 80008aa:	e7fe      	b.n	80008aa <main+0x1c2>
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008ac:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80008ae:	2470      	movs	r4, #112	; 0x70
 80008b0:	f44f 6524 	mov.w	r5, #2624	; 0xa40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008b4:	483c      	ldr	r0, [pc, #240]	; (80009a8 <main+0x2c0>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	a908      	add	r1, sp, #32
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80008ba:	e9cd 4508 	strd	r4, r5, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008be:	f003 fc37 	bl	8004130 <HAL_TIM_PWM_ConfigChannel>
 80008c2:	b108      	cbz	r0, 80008c8 <main+0x1e0>
 80008c4:	b672      	cpsid	i
  while (1)
 80008c6:	e7fe      	b.n	80008c6 <main+0x1de>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80008c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80008d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008d8:	2321      	movs	r3, #33	; 0x21
 80008da:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008de:	9017      	str	r0, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80008e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008e4:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008e6:	4830      	ldr	r0, [pc, #192]	; (80009a8 <main+0x2c0>)
 80008e8:	a910      	add	r1, sp, #64	; 0x40
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80008ea:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008ee:	f004 f86b 	bl	80049c8 <HAL_TIMEx_ConfigBreakDeadTime>
 80008f2:	4604      	mov	r4, r0
 80008f4:	b108      	cbz	r0, 80008fa <main+0x212>
 80008f6:	b672      	cpsid	i
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <main+0x210>
  htim2.Instance = TIM2;
 80008fa:	4d2d      	ldr	r5, [pc, #180]	; (80009b0 <main+0x2c8>)
  HAL_TIM_MspPostInit(&htim1);
 80008fc:	482a      	ldr	r0, [pc, #168]	; (80009a8 <main+0x2c0>)
 80008fe:	f001 fd43 	bl	8002388 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8000902:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000906:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000908:	4628      	mov	r0, r5
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 800090a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090e:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 8000912:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000916:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800091a:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000922:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000926:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000928:	61ac      	str	r4, [r5, #24]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 800092a:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800092c:	f003 face 	bl	8003ecc <HAL_TIM_Base_Init>
 8000930:	b108      	cbz	r0, 8000936 <main+0x24e>
 8000932:	b672      	cpsid	i
  while (1)
 8000934:	e7fe      	b.n	8000934 <main+0x24c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000936:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800093a:	a910      	add	r1, sp, #64	; 0x40
 800093c:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800093e:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000940:	f003 fcfc 	bl	800433c <HAL_TIM_ConfigClockSource>
 8000944:	b108      	cbz	r0, 800094a <main+0x262>
 8000946:	b672      	cpsid	i
  while (1)
 8000948:	e7fe      	b.n	8000948 <main+0x260>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800094a:	220b      	movs	r2, #11
 800094c:	2300      	movs	r3, #0
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800094e:	a908      	add	r1, sp, #32
 8000950:	4628      	mov	r0, r5
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000952:	e9cd 6708 	strd	r6, r7, [sp, #32]
 8000956:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800095a:	f003 ff99 	bl	8004890 <HAL_TIMEx_HallSensor_Init>
 800095e:	b108      	cbz	r0, 8000964 <main+0x27c>
 8000960:	b672      	cpsid	i
  while (1)
 8000962:	e7fe      	b.n	8000962 <main+0x27a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000964:	2250      	movs	r2, #80	; 0x50
 8000966:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000968:	a902      	add	r1, sp, #8
 800096a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800096c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000970:	f003 fff2 	bl	8004958 <HAL_TIMEx_MasterConfigSynchronization>
 8000974:	4602      	mov	r2, r0
 8000976:	b108      	cbz	r0, 800097c <main+0x294>
 8000978:	b672      	cpsid	i
  while (1)
 800097a:	e7fe      	b.n	800097a <main+0x292>
  huart6.Instance = USART6;
 800097c:	480d      	ldr	r0, [pc, #52]	; (80009b4 <main+0x2cc>)
  huart6.Init.BaudRate = 115200;
 800097e:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <main+0x2d0>)
 8000980:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000984:	e9c0 3100 	strd	r3, r1, [r0]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000988:	210c      	movs	r1, #12
  huart6.Init.StopBits = UART_STOPBITS_1;
 800098a:	e9c0 2202 	strd	r2, r2, [r0, #8]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800098e:	e9c0 2104 	strd	r2, r1, [r0, #16]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000992:	e9c0 2206 	strd	r2, r2, [r0, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000996:	f004 f845 	bl	8004a24 <HAL_UART_Init>
 800099a:	b178      	cbz	r0, 80009bc <main+0x2d4>
 800099c:	b672      	cpsid	i
  while (1)
 800099e:	e7fe      	b.n	800099e <main+0x2b6>
 80009a0:	200008c8 	.word	0x200008c8
 80009a4:	0f000001 	.word	0x0f000001
 80009a8:	20000910 	.word	0x20000910
 80009ac:	40010000 	.word	0x40010000
 80009b0:	20000958 	.word	0x20000958
 80009b4:	200009a0 	.word	0x200009a0
 80009b8:	40011400 	.word	0x40011400
  MX_MotorControl_Init();
 80009bc:	f001 fa96 	bl	8001eec <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(ADC_IRQn, 7, 0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2107      	movs	r1, #7
 80009c4:	2012      	movs	r0, #18
 80009c6:	f002 fd4f 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009ca:	2012      	movs	r0, #18
 80009cc:	f002 fd8a 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2105      	movs	r1, #5
 80009d4:	2019      	movs	r0, #25
 80009d6:	f002 fd47 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009da:	2019      	movs	r0, #25
 80009dc:	f002 fd82 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 9, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2109      	movs	r1, #9
 80009e4:	2018      	movs	r0, #24
 80009e6:	f002 fd3f 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80009ea:	2018      	movs	r0, #24
 80009ec:	f002 fd7a 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 8, 0);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2108      	movs	r1, #8
 80009f4:	201c      	movs	r0, #28
 80009f6:	f002 fd37 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009fa:	201c      	movs	r0, #28
 80009fc:	f002 fd72 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 8, 0);
 8000a00:	2200      	movs	r2, #0
 8000a02:	2108      	movs	r1, #8
 8000a04:	2047      	movs	r0, #71	; 0x47
 8000a06:	f002 fd2f 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000a0a:	2047      	movs	r0, #71	; 0x47
 8000a0c:	f002 fd6a 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8000a10:	4c15      	ldr	r4, [pc, #84]	; (8000a68 <main+0x380>)
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2108      	movs	r1, #8
 8000a16:	2028      	movs	r0, #40	; 0x28
 8000a18:	f002 fd26 	bl	8003468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a1c:	2028      	movs	r0, #40	; 0x28
 8000a1e:	f002 fd61 	bl	80034e4 <HAL_NVIC_EnableIRQ>
  POWER_CONTROL_Init();
 8000a22:	f007 f87b 	bl	8007b1c <POWER_CONTROL_Init>
  POWER_CONTROL_START_MONITORING();
 8000a26:	f007 f889 	bl	8007b3c <POWER_CONTROL_START_MONITORING>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8000a2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a2c:	ad08      	add	r5, sp, #32
 8000a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a30:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a34:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8000a38:	2100      	movs	r1, #0
 8000a3a:	a808      	add	r0, sp, #32
 8000a3c:	f004 f8ac 	bl	8004b98 <osThreadCreate>
 8000a40:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <main+0x384>)
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8000a42:	340c      	adds	r4, #12
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8000a44:	6018      	str	r0, [r3, #0]
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8000a46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a48:	ad10      	add	r5, sp, #64	; 0x40
 8000a4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a4c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a50:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  safetyHandle = osThreadCreate(osThread(safety), NULL);
 8000a54:	2100      	movs	r1, #0
 8000a56:	a810      	add	r0, sp, #64	; 0x40
 8000a58:	f004 f89e 	bl	8004b98 <osThreadCreate>
 8000a5c:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <main+0x388>)
 8000a5e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000a60:	f004 f894 	bl	8004b8c <osKernelStart>
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <main+0x37c>
 8000a66:	bf00      	nop
 8000a68:	08007d64 	.word	0x08007d64
 8000a6c:	200009e4 	.word	0x200009e4
 8000a70:	200009e8 	.word	0x200009e8

08000a74 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM5) {
 8000a74:	4b03      	ldr	r3, [pc, #12]	; (8000a84 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000a76:	6802      	ldr	r2, [r0, #0]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d000      	beq.n	8000a7e <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8000a7c:	4770      	bx	lr
    HAL_IncTick();
 8000a7e:	f002 ba9b 	b.w	8002fb8 <HAL_IncTick>
 8000a82:	bf00      	nop
 8000a84:	40000c00 	.word	0x40000c00

08000a88 <Peripheral_DeInit>:
{
 8000a88:	b510      	push	{r4, lr}
	if(HAL_UART_DeInit(&huart6) == HAL_OK)
 8000a8a:	480b      	ldr	r0, [pc, #44]	; (8000ab8 <Peripheral_DeInit+0x30>)
 8000a8c:	f004 f864 	bl	8004b58 <HAL_UART_DeInit>
 8000a90:	b950      	cbnz	r0, 8000aa8 <Peripheral_DeInit+0x20>
       uart_off = 1;
 8000a92:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <Peripheral_DeInit+0x34>)
 8000a94:	2401      	movs	r4, #1
 8000a96:	701c      	strb	r4, [r3, #0]
       MX_GPIO_Init();
 8000a98:	f7ff fd5c 	bl	8000554 <MX_GPIO_Init>
       HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000a9c:	4621      	mov	r1, r4
 8000a9e:	4620      	mov	r0, r4
}
 8000aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
       HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000aa4:	f002 beee 	b.w	8003884 <HAL_PWR_EnterSTOPMode>
	else if (HAL_UART_DeInit(&huart6) != HAL_OK)
 8000aa8:	4803      	ldr	r0, [pc, #12]	; (8000ab8 <Peripheral_DeInit+0x30>)
 8000aaa:	f004 f855 	bl	8004b58 <HAL_UART_DeInit>
 8000aae:	b108      	cbz	r0, 8000ab4 <Peripheral_DeInit+0x2c>
 8000ab0:	b672      	cpsid	i
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <Peripheral_DeInit+0x2a>
}
 8000ab4:	bd10      	pop	{r4, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200009a0 	.word	0x200009a0
 8000abc:	200009ec 	.word	0x200009ec

08000ac0 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8000ac0:	4b01      	ldr	r3, [pc, #4]	; (8000ac8 <MC_StartMotor1+0x8>)
 8000ac2:	6818      	ldr	r0, [r3, #0]
 8000ac4:	f000 b83a 	b.w	8000b3c <MCI_StartMotor>
 8000ac8:	20000af8 	.word	0x20000af8

08000acc <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8000acc:	4b01      	ldr	r3, [pc, #4]	; (8000ad4 <MC_StopMotor1+0x8>)
 8000ace:	6818      	ldr	r0, [r3, #0]
 8000ad0:	f000 b83e 	b.w	8000b50 <MCI_StopMotor>
 8000ad4:	20000af8 	.word	0x20000af8

08000ad8 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8000ad8:	4b01      	ldr	r3, [pc, #4]	; (8000ae0 <MC_GetSTMStateMotor1+0x8>)
 8000ada:	6818      	ldr	r0, [r3, #0]
 8000adc:	f000 b880 	b.w	8000be0 <MCI_GetSTMState>
 8000ae0:	20000af8 	.word	0x20000af8

08000ae4 <MCI_Init>:
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000ae4:	f04f 0c00 	mov.w	ip, #0
  pHandle->pSTC = pSTC;
 8000ae8:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 8000aec:	6083      	str	r3, [r0, #8]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000aee:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = 0;
 8000af2:	f8c0 c00e 	str.w	ip, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 8000af6:	f8a0 c016 	strh.w	ip, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000afa:	f880 c018 	strb.w	ip, [r0, #24]
}
 8000afe:	4770      	bx	lr

08000b00 <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000b00:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b04:	f240 1301 	movw	r3, #257	; 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000b08:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 8000b0c:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8000b0e:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b10:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 8000b12:	4770      	bx	lr

08000b14 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000b14:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b18:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000b1a:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 8000b1e:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8000b20:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b22:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8000b28:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000b2a:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b2c:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000b2e:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 8000b30:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b34:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000b36:	b002      	add	sp, #8
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8000b3c:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000b3e:	2103      	movs	r1, #3
{
 8000b40:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000b42:	6800      	ldr	r0, [r0, #0]
 8000b44:	f006 fdf4 	bl	8007730 <STM_NextState>

  if ( RetVal == true )
 8000b48:	b108      	cbz	r0, 8000b4e <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8000b4e:	bd10      	pop	{r4, pc}

08000b50 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8000b50:	6800      	ldr	r0, [r0, #0]
 8000b52:	2107      	movs	r1, #7
 8000b54:	f006 bdec 	b.w	8007730 <STM_NextState>

08000b58 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8000b58:	6800      	ldr	r0, [r0, #0]
 8000b5a:	f006 be5f 	b.w	800781c <STM_FaultAcknowledged>
 8000b5e:	bf00      	nop

08000b60 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8000b60:	6800      	ldr	r0, [r0, #0]
 8000b62:	2101      	movs	r1, #1
 8000b64:	f006 bde4 	b.w	8007730 <STM_NextState>

08000b68 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8000b68:	b178      	cbz	r0, 8000b8a <MCI_ExecBufferedCommands+0x22>
{
 8000b6a:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000b6c:	7e03      	ldrb	r3, [r0, #24]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	4604      	mov	r4, r0
 8000b72:	d000      	beq.n	8000b76 <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8000b74:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 8000b76:	7b01      	ldrb	r1, [r0, #12]
 8000b78:	2902      	cmp	r1, #2
 8000b7a:	d020      	beq.n	8000bbe <MCI_ExecBufferedCommands+0x56>
 8000b7c:	2903      	cmp	r1, #3
 8000b7e:	d005      	beq.n	8000b8c <MCI_ExecBufferedCommands+0x24>
 8000b80:	2901      	cmp	r1, #1
 8000b82:	d00c      	beq.n	8000b9e <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8000b84:	2303      	movs	r3, #3
 8000b86:	7623      	strb	r3, [r4, #24]
}
 8000b88:	bd10      	pop	{r4, pc}
 8000b8a:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000b8c:	6882      	ldr	r2, [r0, #8]
 8000b8e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000b92:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8000b96:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	7623      	strb	r3, [r4, #24]
}
 8000b9c:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000b9e:	6883      	ldr	r3, [r0, #8]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8000ba6:	6840      	ldr	r0, [r0, #4]
 8000ba8:	f006 fcfe 	bl	80075a8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8000bac:	8ae2      	ldrh	r2, [r4, #22]
 8000bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000bb2:	6860      	ldr	r0, [r4, #4]
 8000bb4:	f006 fcfc 	bl	80075b0 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000bb8:	2800      	cmp	r0, #0
 8000bba:	d0e3      	beq.n	8000b84 <MCI_ExecBufferedCommands+0x1c>
 8000bbc:	e7ec      	b.n	8000b98 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000bbe:	6883      	ldr	r3, [r0, #8]
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 8000bc6:	6840      	ldr	r0, [r0, #4]
 8000bc8:	f006 fcee 	bl	80075a8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8000bcc:	8ae2      	ldrh	r2, [r4, #22]
 8000bce:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8000bd2:	6860      	ldr	r0, [r4, #4]
 8000bd4:	f006 fcec 	bl	80075b0 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000bd8:	2800      	cmp	r0, #0
 8000bda:	d0d3      	beq.n	8000b84 <MCI_ExecBufferedCommands+0x1c>
 8000bdc:	e7dc      	b.n	8000b98 <MCI_ExecBufferedCommands+0x30>
 8000bde:	bf00      	nop

08000be0 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8000be0:	6800      	ldr	r0, [r0, #0]
 8000be2:	f006 be19 	b.w	8007818 <STM_GetState>
 8000be6:	bf00      	nop

08000be8 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 8000be8:	7e40      	ldrb	r0, [r0, #25]
 8000bea:	4770      	bx	lr

08000bec <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8000bec:	7b03      	ldrb	r3, [r0, #12]
 8000bee:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 8000bf0:	bf0c      	ite	eq
 8000bf2:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 8000bf6:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8000bfc:	6840      	ldr	r0, [r0, #4]
 8000bfe:	f006 bd1f 	b.w	8007640 <STC_StopRamp>
 8000c02:	bf00      	nop

08000c04 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8000c04:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 8000c06:	6840      	ldr	r0, [r0, #4]
 8000c08:	f006 fcb4 	bl	8007574 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 8000c0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8000c10:	f006 bc52 	b.w	80074b8 <SPD_GetAvrgMecSpeedUnit>

08000c14 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8000c14:	6840      	ldr	r0, [r0, #4]
 8000c16:	f006 bcb7 	b.w	8007588 <STC_GetMecSpeedRefUnit>
 8000c1a:	bf00      	nop

08000c1c <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8000c1c:	6882      	ldr	r2, [r0, #8]
 8000c1e:	6810      	ldr	r0, [r2, #0]
 8000c20:	2300      	movs	r3, #0
 8000c22:	b282      	uxth	r2, r0
 8000c24:	f362 030f 	bfi	r3, r2, #0, #16
 8000c28:	0c00      	lsrs	r0, r0, #16
 8000c2a:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c2e:	b082      	sub	sp, #8
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	b002      	add	sp, #8
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8000c38:	6882      	ldr	r2, [r0, #8]
 8000c3a:	6850      	ldr	r0, [r2, #4]
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	b282      	uxth	r2, r0
 8000c40:	f362 030f 	bfi	r3, r2, #0, #16
 8000c44:	0c00      	lsrs	r0, r0, #16
 8000c46:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c4a:	b082      	sub	sp, #8
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	b002      	add	sp, #8
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8000c54:	6882      	ldr	r2, [r0, #8]
 8000c56:	68d0      	ldr	r0, [r2, #12]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	b282      	uxth	r2, r0
 8000c5c:	f362 030f 	bfi	r3, r2, #0, #16
 8000c60:	0c00      	lsrs	r0, r0, #16
 8000c62:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c66:	b082      	sub	sp, #8
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	b002      	add	sp, #8
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8000c70:	6882      	ldr	r2, [r0, #8]
 8000c72:	6910      	ldr	r0, [r2, #16]
 8000c74:	2300      	movs	r3, #0
 8000c76:	b282      	uxth	r2, r0
 8000c78:	f362 030f 	bfi	r3, r2, #0, #16
 8000c7c:	0c00      	lsrs	r0, r0, #16
 8000c7e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c82:	b082      	sub	sp, #8
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	b002      	add	sp, #8
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8000c8c:	6882      	ldr	r2, [r0, #8]
 8000c8e:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8000c92:	2300      	movs	r3, #0
 8000c94:	b282      	uxth	r2, r0
 8000c96:	f362 030f 	bfi	r3, r2, #0, #16
 8000c9a:	0c00      	lsrs	r0, r0, #16
 8000c9c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000ca0:	b082      	sub	sp, #8
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	b002      	add	sp, #8
 8000ca6:	4770      	bx	lr

08000ca8 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8000ca8:	6882      	ldr	r2, [r0, #8]
 8000caa:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	b282      	uxth	r2, r0
 8000cb2:	f362 030f 	bfi	r3, r2, #0, #16
 8000cb6:	0c00      	lsrs	r0, r0, #16
 8000cb8:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000cbc:	b082      	sub	sp, #8
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	b002      	add	sp, #8
 8000cc2:	4770      	bx	lr

08000cc4 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8000cc4:	6883      	ldr	r3, [r0, #8]
}
 8000cc6:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8000cca:	4770      	bx	lr

08000ccc <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	6882      	ldr	r2, [r0, #8]
 8000cd0:	f361 030f 	bfi	r3, r1, #0, #16
 8000cd4:	f361 431f 	bfi	r3, r1, #16, #16
 8000cd8:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop

08000ce0 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 8000ce0:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 8000ce2:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 8000ce6:	f006 fceb 	bl	80076c0 <STC_GetDefaultIqdref>
 8000cea:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8000cee:	8220      	strh	r0, [r4, #16]
 8000cf0:	8263      	strh	r3, [r4, #18]
}
 8000cf2:	bd10      	pop	{r4, pc}

08000cf4 <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000cf4:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8000cf8:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 8000cfa:	fb13 f201 	smulbb	r2, r3, r1
{
 8000cfe:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000d02:	fb10 f101 	smulbb	r1, r0, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000d06:	4250      	negs	r0, r2
 8000d08:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8000d0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8000d10:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 8000d12:	da05      	bge.n	8000d20 <MCM_Clarke+0x2c>
 8000d14:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8000d16:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 8000d1a:	da0c      	bge.n	8000d36 <MCM_Clarke+0x42>
 8000d1c:	4a09      	ldr	r2, [pc, #36]	; (8000d44 <MCM_Clarke+0x50>)
 8000d1e:	e001      	b.n	8000d24 <MCM_Clarke+0x30>
 8000d20:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	2000      	movs	r0, #0
 8000d28:	f363 000f 	bfi	r0, r3, #0, #16
 8000d2c:	b293      	uxth	r3, r2
 8000d2e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000d32:	b004      	add	sp, #16
 8000d34:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8000d36:	4803      	ldr	r0, [pc, #12]	; (8000d44 <MCM_Clarke+0x50>)
 8000d38:	b20a      	sxth	r2, r1
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	bfb8      	it	lt
 8000d3e:	4602      	movlt	r2, r0
 8000d40:	e7f0      	b.n	8000d24 <MCM_Clarke+0x30>
 8000d42:	bf00      	nop
 8000d44:	ffff8001 	.word	0xffff8001

08000d48 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 8000d48:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
  uhindex = ( uint16_t )shindex;
  uhindex /= ( uint16_t )64;
 8000d4c:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d50:	f400 7140 	and.w	r1, r0, #768	; 0x300
 8000d54:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
{
 8000d58:	b082      	sub	sp, #8
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d5a:	d028      	beq.n	8000dae <MCM_Trig_Functions+0x66>
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	461a      	mov	r2, r3
 8000d62:	d816      	bhi.n	8000d92 <MCM_Trig_Functions+0x4a>
 8000d64:	b361      	cbz	r1, 8000dc0 <MCM_Trig_Functions+0x78>
 8000d66:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000d6a:	d109      	bne.n	8000d80 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
      break;

    case U270_360:
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d6c:	b2c0      	uxtb	r0, r0
 8000d6e:	43c2      	mvns	r2, r0
 8000d70:	491a      	ldr	r1, [pc, #104]	; (8000ddc <MCM_Trig_Functions+0x94>)
 8000d72:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d74:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d78:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	b212      	sxth	r2, r2
      break;
    default:
      break;
  }
  return ( Local_Components );
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	2000      	movs	r0, #0
 8000d84:	f363 000f 	bfi	r0, r3, #0, #16
 8000d88:	b292      	uxth	r2, r2
 8000d8a:	f362 401f 	bfi	r0, r2, #16, #16
}
 8000d8e:	b002      	add	sp, #8
 8000d90:	4770      	bx	lr
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d92:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8000d96:	d1f3      	bne.n	8000d80 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d98:	4910      	ldr	r1, [pc, #64]	; (8000ddc <MCM_Trig_Functions+0x94>)
 8000d9a:	b2c0      	uxtb	r0, r0
 8000d9c:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d9e:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000da2:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000da4:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000da6:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000daa:	b21b      	sxth	r3, r3
      break;
 8000dac:	e7e8      	b.n	8000d80 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dae:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000db0:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000db2:	490a      	ldr	r1, [pc, #40]	; (8000ddc <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000db4:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000db6:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dba:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 8000dbe:	e7df      	b.n	8000d80 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dc0:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dc2:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dc4:	4905      	ldr	r1, [pc, #20]	; (8000ddc <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dc6:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dc8:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dcc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dd0:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dd2:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000dd4:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000dd6:	b21b      	sxth	r3, r3
      break;
 8000dd8:	e7d2      	b.n	8000d80 <MCM_Trig_Functions+0x38>
 8000dda:	bf00      	nop
 8000ddc:	08007dd0 	.word	0x08007dd0

08000de0 <MCM_Park>:
{
 8000de0:	b530      	push	{r4, r5, lr}
 8000de2:	b085      	sub	sp, #20
 8000de4:	4603      	mov	r3, r0
 8000de6:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000de8:	4608      	mov	r0, r1
 8000dea:	141c      	asrs	r4, r3, #16
{
 8000dec:	9301      	str	r3, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000dee:	f7ff ffab 	bl	8000d48 <MCM_Trig_Functions>
 8000df2:	b22d      	sxth	r5, r5
 8000df4:	fa0f fc80 	sxth.w	ip, r0
 8000df8:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000dfa:	fb05 f10c 	mul.w	r1, r5, ip
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8000dfe:	fb04 1113 	mls	r1, r4, r3, r1
  if ( wqd_tmp > INT16_MAX )
 8000e02:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8000e06:	da05      	bge.n	8000e14 <MCM_Park+0x34>
 8000e08:	13ca      	asrs	r2, r1, #15
  else if ( wqd_tmp < ( -32768 ) )
 8000e0a:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8000e0e:	da22      	bge.n	8000e56 <MCM_Park+0x76>
 8000e10:	4914      	ldr	r1, [pc, #80]	; (8000e64 <MCM_Park+0x84>)
 8000e12:	e001      	b.n	8000e18 <MCM_Park+0x38>
 8000e14:	f647 71ff 	movw	r1, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8000e18:	fb0c f404 	mul.w	r4, ip, r4
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8000e1c:	fb05 4403 	mla	r4, r5, r3, r4
  if ( wqd_tmp > INT16_MAX )
 8000e20:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8000e24:	ea4f 32e4 	mov.w	r2, r4, asr #15
  if ( wqd_tmp > INT16_MAX )
 8000e28:	da04      	bge.n	8000e34 <MCM_Park+0x54>
  else if ( wqd_tmp < ( -32768 ) )
 8000e2a:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8000e2e:	da0c      	bge.n	8000e4a <MCM_Park+0x6a>
 8000e30:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <MCM_Park+0x84>)
 8000e32:	e001      	b.n	8000e38 <MCM_Park+0x58>
 8000e34:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 8000e38:	b28a      	uxth	r2, r1
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f362 000f 	bfi	r0, r2, #0, #16
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000e46:	b005      	add	sp, #20
 8000e48:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 8000e4a:	4806      	ldr	r0, [pc, #24]	; (8000e64 <MCM_Park+0x84>)
 8000e4c:	b213      	sxth	r3, r2
 8000e4e:	4283      	cmp	r3, r0
 8000e50:	bfb8      	it	lt
 8000e52:	4603      	movlt	r3, r0
 8000e54:	e7f0      	b.n	8000e38 <MCM_Park+0x58>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8000e56:	4903      	ldr	r1, [pc, #12]	; (8000e64 <MCM_Park+0x84>)
 8000e58:	b212      	sxth	r2, r2
 8000e5a:	4291      	cmp	r1, r2
 8000e5c:	bfb8      	it	lt
 8000e5e:	4611      	movlt	r1, r2
 8000e60:	e7da      	b.n	8000e18 <MCM_Park+0x38>
 8000e62:	bf00      	nop
 8000e64:	ffff8001 	.word	0xffff8001

08000e68 <MCM_Rev_Park>:
{
 8000e68:	b530      	push	{r4, r5, lr}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	4604      	mov	r4, r0
 8000e6e:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000e70:	4608      	mov	r0, r1
{
 8000e72:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000e74:	f7ff ff68 	bl	8000d48 <MCM_Trig_Functions>
 8000e78:	1424      	asrs	r4, r4, #16
 8000e7a:	1402      	asrs	r2, r0, #16
 8000e7c:	b22d      	sxth	r5, r5
 8000e7e:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8000e80:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8000e84:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8000e88:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8000e8c:	fb05 4412 	mls	r4, r5, r2, r4
  return ( Output );
 8000e90:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8000e94:	2000      	movs	r0, #0
 8000e96:	f363 000f 	bfi	r0, r3, #0, #16
 8000e9a:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8000e9e:	f364 401f 	bfi	r0, r4, #16, #16
}
 8000ea2:	b005      	add	sp, #20
 8000ea4:	bd30      	pop	{r4, r5, pc}
 8000ea6:	bf00      	nop

08000ea8 <FOC_Clear>:
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8000ea8:	2226      	movs	r2, #38	; 0x26
{
 8000eaa:	b538      	push	{r3, r4, r5, lr}
 8000eac:	fb00 f202 	mul.w	r2, r0, r2
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 8000eb2:	2400      	movs	r4, #0
 8000eb4:	509c      	str	r4, [r3, r2]
{
 8000eb6:	4605      	mov	r5, r0
 8000eb8:	f102 0108 	add.w	r1, r2, #8
 8000ebc:	1898      	adds	r0, r3, r2
 8000ebe:	3210      	adds	r2, #16
 8000ec0:	4419      	add	r1, r3
 8000ec2:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000ec4:	4a11      	ldr	r2, [pc, #68]	; (8000f0c <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8000ec6:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000ec8:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8000ecc:	604c      	str	r4, [r1, #4]
 8000ece:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 8000ed0:	f8c3 4006 	str.w	r4, [r3, #6]
 8000ed4:	f8c3 400a 	str.w	r4, [r3, #10]
 8000ed8:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000edc:	4621      	mov	r1, r4
 8000ede:	f005 fb19 	bl	8006514 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <FOC_Clear+0x68>)
 8000ee4:	4621      	mov	r1, r4
 8000ee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8000eea:	f005 fb13 	bl	8006514 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8000eee:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <FOC_Clear+0x6c>)
 8000ef0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8000ef4:	f006 fb40 	bl	8007578 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <FOC_Clear+0x70>)
 8000efa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8000efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8000f02:	f005 bd21 	b.w	8006948 <PWMC_SwitchOffPWM>
 8000f06:	bf00      	nop
 8000f08:	20000a1c 	.word	0x20000a1c
 8000f0c:	20000ad8 	.word	0x20000ad8
 8000f10:	20000ad4 	.word	0x20000ad4
 8000f14:	20000ae4 	.word	0x20000ae4
 8000f18:	20000aec 	.word	0x20000aec

08000f1c <MCboot>:
{
 8000f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 8000f20:	4e5b      	ldr	r6, [pc, #364]	; (8001090 <MCboot+0x174>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8000f22:	4d5c      	ldr	r5, [pc, #368]	; (8001094 <MCboot+0x178>)
  PID_HandleInit(&PIDSpeedHandle_M1);
 8000f24:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80010dc <MCboot+0x1c0>
  HALL_Init (&HALL_M1);
 8000f28:	4f5b      	ldr	r7, [pc, #364]	; (8001098 <MCboot+0x17c>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8000f2a:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 80010e0 <MCboot+0x1c4>
  PID_HandleInit(&PIDIqHandle_M1);
 8000f2e:	f8df b1b4 	ldr.w	fp, [pc, #436]	; 80010e4 <MCboot+0x1c8>
  PID_HandleInit(&PIDIdHandle_M1);
 8000f32:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 80010e8 <MCboot+0x1cc>
{
 8000f36:	b087      	sub	sp, #28
 8000f38:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 8000f3a:	4630      	mov	r0, r6
{
 8000f3c:	e9cd 3101 	strd	r3, r1, [sp, #4]
  STM_Init(&STM[M1]);
 8000f40:	f006 fbd4 	bl	80076ec <STM_Init>
  bMCBootCompleted = 0;
 8000f44:	4a55      	ldr	r2, [pc, #340]	; (800109c <MCboot+0x180>)
  pCLM[M1] = &CircleLimitationM1;
 8000f46:	4b56      	ldr	r3, [pc, #344]	; (80010a0 <MCboot+0x184>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8000f48:	4856      	ldr	r0, [pc, #344]	; (80010a4 <MCboot+0x188>)
 8000f4a:	6028      	str	r0, [r5, #0]
  bMCBootCompleted = 0;
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	7014      	strb	r4, [r2, #0]
  pCLM[M1] = &CircleLimitationM1;
 8000f50:	4a55      	ldr	r2, [pc, #340]	; (80010a8 <MCboot+0x18c>)
 8000f52:	601a      	str	r2, [r3, #0]
  R3_1_Init(&PWM_Handle_M1);
 8000f54:	f005 ff7e 	bl	8006e54 <R3_1_Init>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8000f58:	4d54      	ldr	r5, [pc, #336]	; (80010ac <MCboot+0x190>)
  startTimers();
 8000f5a:	f005 fb63 	bl	8006624 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8000f5e:	4640      	mov	r0, r8
 8000f60:	f005 fac4 	bl	80064ec <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8000f64:	4b52      	ldr	r3, [pc, #328]	; (80010b0 <MCboot+0x194>)
 8000f66:	602b      	str	r3, [r5, #0]
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8000f68:	f8c9 8000 	str.w	r8, [r9]
  HALL_Init (&HALL_M1);
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	f004 fe37 	bl	8005be0 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8000f72:	463a      	mov	r2, r7
 8000f74:	f8d9 1000 	ldr.w	r1, [r9]
 8000f78:	6828      	ldr	r0, [r5, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000f7a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80010ec <MCboot+0x1d0>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8000f7e:	f006 fae3 	bl	8007548 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8000f82:	4658      	mov	r0, fp
 8000f84:	f005 fab2 	bl	80064ec <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8000f88:	4650      	mov	r0, sl
 8000f8a:	f005 faaf 	bl	80064ec <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 8000f8e:	4949      	ldr	r1, [pc, #292]	; (80010b4 <MCboot+0x198>)
  pPIDId[M1] = &PIDIdHandle_M1;
 8000f90:	4b49      	ldr	r3, [pc, #292]	; (80010b8 <MCboot+0x19c>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8000f92:	f8c1 b000 	str.w	fp, [r1]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000f96:	4849      	ldr	r0, [pc, #292]	; (80010bc <MCboot+0x1a0>)
  pPIDId[M1] = &PIDIdHandle_M1;
 8000f98:	f8c3 a000 	str.w	sl, [r3]
  NTC_Init(&TempSensorParamsM1);
 8000f9c:	f8df b150 	ldr.w	fp, [pc, #336]	; 80010f0 <MCboot+0x1d4>
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000fa0:	f8c8 0000 	str.w	r0, [r8]
  RVBS_Init(pBusSensorM1);
 8000fa4:	f006 fa02 	bl	80073ac <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8000fa8:	4a45      	ldr	r2, [pc, #276]	; (80010c0 <MCboot+0x1a4>)
 8000faa:	4b46      	ldr	r3, [pc, #280]	; (80010c4 <MCboot+0x1a8>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8000fac:	f8df a144 	ldr.w	sl, [pc, #324]	; 80010f4 <MCboot+0x1d8>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8000fb0:	6013      	str	r3, [r2, #0]
  NTC_Init(&TempSensorParamsM1);
 8000fb2:	4658      	mov	r0, fp
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8000fb4:	f8d8 2000 	ldr.w	r2, [r8]
 8000fb8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8000fbc:	f8c3 a10c 	str.w	sl, [r3, #268]	; 0x10c
  NTC_Init(&TempSensorParamsM1);
 8000fc0:	f005 fa50 	bl	8006464 <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8000fc4:	4940      	ldr	r1, [pc, #256]	; (80010c8 <MCboot+0x1ac>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8000fc6:	4b41      	ldr	r3, [pc, #260]	; (80010cc <MCboot+0x1b0>)
 8000fc8:	4841      	ldr	r0, [pc, #260]	; (80010d0 <MCboot+0x1b4>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8000fca:	f8c1 b000 	str.w	fp, [r1]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8000fce:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 8000fd0:	f006 fa3a 	bl	8007448 <REMNG_Init>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8000fd4:	f04f 0b01 	mov.w	fp, #1
  FOC_Clear(M1);
 8000fd8:	4620      	mov	r0, r4
 8000fda:	f7ff ff65 	bl	8000ea8 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8000fde:	f88a b024 	strb.w	fp, [sl, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8000fe2:	6828      	ldr	r0, [r5, #0]
 8000fe4:	f006 fb6c 	bl	80076c0 <STC_GetDefaultIqdref>
 8000fe8:	f8ca 0010 	str.w	r0, [sl, #16]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8000fec:	6828      	ldr	r0, [r5, #0]
 8000fee:	f006 fb67 	bl	80076c0 <STC_GetDefaultIqdref>
 8000ff2:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8000ff6:	f8aa 0014 	strh.w	r0, [sl, #20]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8000ffa:	4653      	mov	r3, sl
  oMCInterface[M1] = & Mci[M1];
 8000ffc:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80010f8 <MCboot+0x1dc>
 8001000:	4834      	ldr	r0, [pc, #208]	; (80010d4 <MCboot+0x1b8>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001002:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001004:	f8ca 0000 	str.w	r0, [sl]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001008:	4631      	mov	r1, r6
 800100a:	f7ff fd6b 	bl	8000ae4 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 800100e:	f8da 3000 	ldr.w	r3, [sl]
 8001012:	6828      	ldr	r0, [r5, #0]
 8001014:	9303      	str	r3, [sp, #12]
 8001016:	f006 fb49 	bl	80076ac <STC_GetMecSpeedRefUnitDefault>
 800101a:	9b03      	ldr	r3, [sp, #12]
 800101c:	4601      	mov	r1, r0
 800101e:	4622      	mov	r2, r4
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fd6d 	bl	8000b00 <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 8001026:	9801      	ldr	r0, [sp, #4]
 8001028:	f8da 3000 	ldr.w	r3, [sl]
 800102c:	6003      	str	r3, [r0, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <MCboot+0x178>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001030:	4820      	ldr	r0, [pc, #128]	; (80010b4 <MCboot+0x198>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001032:	6819      	ldr	r1, [r3, #0]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001034:	682a      	ldr	r2, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001036:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <MCboot+0x1a4>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001038:	4d23      	ldr	r5, [pc, #140]	; (80010c8 <MCboot+0x1ac>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 800103a:	f8d0 c000 	ldr.w	ip, [r0]
  MCT[M1].pPIDId = pPIDId[M1];
 800103e:	481e      	ldr	r0, [pc, #120]	; (80010b8 <MCboot+0x19c>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001040:	f8d9 e000 	ldr.w	lr, [r9]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001044:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001046:	f8d3 9000 	ldr.w	r9, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 800104a:	f8d8 8000 	ldr.w	r8, [r8]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 800104e:	4b22      	ldr	r3, [pc, #136]	; (80010d8 <MCboot+0x1bc>)
  MCT[M1].pPIDId = pPIDId[M1];
 8001050:	6800      	ldr	r0, [r0, #0]
 8001052:	6098      	str	r0, [r3, #8]
  MCT[M1].pStateMachine = &STM[M1];
 8001054:	e9c3 2609 	strd	r2, r6, [r3, #36]	; 0x24
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001058:	e9c3 ec00 	strd	lr, ip, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 800105c:	e9c3 580b 	strd	r5, r8, [r3, #44]	; 0x2c
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001060:	e9c3 4407 	strd	r4, r4, [r3, #28]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001064:	e9c3 440d 	strd	r4, r4, [r3, #52]	; 0x34
  MCT[M1].pFF = MC_NULL;
 8001068:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
  MCT[M1].pSCC = MC_NULL;
 800106c:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
  bMCBootCompleted = 1;
 8001070:	4a0a      	ldr	r2, [pc, #40]	; (800109c <MCboot+0x180>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001072:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 8001074:	619f      	str	r7, [r3, #24]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001076:	f8c3 903c 	str.w	r9, [r3, #60]	; 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 800107a:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 800107c:	615c      	str	r4, [r3, #20]
  MCT[M1].pOTT = MC_NULL;
 800107e:	651c      	str	r4, [r3, #80]	; 0x50
  pMCTList[M1] = &MCT[M1];
 8001080:	9902      	ldr	r1, [sp, #8]
 8001082:	600b      	str	r3, [r1, #0]
  bMCBootCompleted = 1;
 8001084:	f882 b000 	strb.w	fp, [r2]
}
 8001088:	b007      	add	sp, #28
 800108a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800108e:	bf00      	nop
 8001090:	20000ab4 	.word	0x20000ab4
 8001094:	20000aec 	.word	0x20000aec
 8001098:	200000b4 	.word	0x200000b4
 800109c:	20000aba 	.word	0x20000aba
 80010a0:	20000acc 	.word	0x20000acc
 80010a4:	20000314 	.word	0x20000314
 80010a8:	20000000 	.word	0x20000000
 80010ac:	20000ae4 	.word	0x20000ae4
 80010b0:	200003d0 	.word	0x200003d0
 80010b4:	20000ad8 	.word	0x20000ad8
 80010b8:	20000ad4 	.word	0x20000ad4
 80010bc:	200003a8 	.word	0x200003a8
 80010c0:	20000ad0 	.word	0x20000ad0
 80010c4:	20000200 	.word	0x20000200
 80010c8:	20000ae8 	.word	0x20000ae8
 80010cc:	20000ae0 	.word	0x20000ae0
 80010d0:	20000390 	.word	0x20000390
 80010d4:	20000a98 	.word	0x20000a98
 80010d8:	20000a44 	.word	0x20000a44
 80010dc:	200001d4 	.word	0x200001d4
 80010e0:	20000adc 	.word	0x20000adc
 80010e4:	200001a8 	.word	0x200001a8
 80010e8:	2000017c 	.word	0x2000017c
 80010ec:	20000ac8 	.word	0x20000ac8
 80010f0:	20000404 	.word	0x20000404
 80010f4:	20000a1c 	.word	0x20000a1c
 80010f8:	20000ac4 	.word	0x20000ac4

080010fc <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001100:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 8001102:	4c08      	ldr	r4, [pc, #32]	; (8001124 <FOC_CalcCurrRef+0x24>)
 8001104:	2326      	movs	r3, #38	; 0x26
 8001106:	fb03 4400 	mla	r4, r3, r0, r4
 800110a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800110e:	b103      	cbz	r3, 8001112 <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001110:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001112:	4b05      	ldr	r3, [pc, #20]	; (8001128 <FOC_CalcCurrRef+0x28>)
 8001114:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001118:	f006 fa96 	bl	8007648 <STC_CalcTorqueReference>
 800111c:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 800111e:	8220      	strh	r0, [r4, #16]
}
 8001120:	bd10      	pop	{r4, pc}
 8001122:	bf00      	nop
 8001124:	20000a1c 	.word	0x20000a1c
 8001128:	20000ae4 	.word	0x20000ae4

0800112c <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 800112c:	4b01      	ldr	r3, [pc, #4]	; (8001134 <TSK_SetChargeBootCapDelayM1+0x8>)
 800112e:	8018      	strh	r0, [r3, #0]
}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20000abc 	.word	0x20000abc

08001138 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001138:	4b03      	ldr	r3, [pc, #12]	; (8001148 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800113a:	8818      	ldrh	r0, [r3, #0]
 800113c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800113e:	fab0 f080 	clz	r0, r0
 8001142:	0940      	lsrs	r0, r0, #5
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000abc 	.word	0x20000abc

0800114c <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 800114c:	4b01      	ldr	r3, [pc, #4]	; (8001154 <TSK_SetStopPermanencyTimeM1+0x8>)
 800114e:	8018      	strh	r0, [r3, #0]
}
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000ac0 	.word	0x20000ac0

08001158 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001158:	4b03      	ldr	r3, [pc, #12]	; (8001168 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800115a:	8818      	ldrh	r0, [r3, #0]
 800115c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800115e:	fab0 f080 	clz	r0, r0
 8001162:	0940      	lsrs	r0, r0, #5
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000ac0 	.word	0x20000ac0

0800116c <TSK_MediumFrequencyTaskM1>:
{
 800116c:	b530      	push	{r4, r5, lr}
 800116e:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001170:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001172:	f10d 0106 	add.w	r1, sp, #6
 8001176:	484d      	ldr	r0, [pc, #308]	; (80012ac <TSK_MediumFrequencyTaskM1+0x140>)
  int16_t wAux = 0;
 8001178:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 800117c:	f004 fe86 	bl	8005e8c <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001180:	4d4b      	ldr	r5, [pc, #300]	; (80012b0 <TSK_MediumFrequencyTaskM1+0x144>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001182:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001184:	6828      	ldr	r0, [r5, #0]
 8001186:	f005 fa17 	bl	80065b8 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 800118a:	484a      	ldr	r0, [pc, #296]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 800118c:	f006 fb44 	bl	8007818 <STM_GetState>
  switch ( StateM1 )
 8001190:	1ec3      	subs	r3, r0, #3
 8001192:	2b0f      	cmp	r3, #15
 8001194:	d80d      	bhi.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
 8001196:	e8df f003 	tbb	[pc, r3]
 800119a:	2b1f      	.short	0x2b1f
 800119c:	65524330 	.word	0x65524330
 80011a0:	0c0c0c08 	.word	0x0c0c0c08
 80011a4:	6e0c0c0c 	.word	0x6e0c0c0c
 80011a8:	0e7c      	.short	0x0e7c
    STM_NextState( &STM[M1], IDLE );
 80011aa:	4842      	ldr	r0, [pc, #264]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 80011ac:	2100      	movs	r1, #0
 80011ae:	f006 fabf 	bl	8007730 <STM_NextState>
}
 80011b2:	b003      	add	sp, #12
 80011b4:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 80011b6:	483d      	ldr	r0, [pc, #244]	; (80012ac <TSK_MediumFrequencyTaskM1+0x140>)
 80011b8:	f004 fda0 	bl	8005cfc <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 80011bc:	483d      	ldr	r0, [pc, #244]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 80011be:	2104      	movs	r1, #4
 80011c0:	f006 fab6 	bl	8007730 <STM_NextState>
 80011c4:	2800      	cmp	r0, #0
 80011c6:	d0f4      	beq.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
      FOC_Clear( M1 );
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff fe6d 	bl	8000ea8 <FOC_Clear>
      R3_1_SwitchOnPWM( pwmcHandle[M1] );
 80011ce:	4b3a      	ldr	r3, [pc, #232]	; (80012b8 <TSK_MediumFrequencyTaskM1+0x14c>)
 80011d0:	6818      	ldr	r0, [r3, #0]
 80011d2:	f005 fd1d 	bl	8006c10 <R3_1_SwitchOnPWM>
 80011d6:	e7ec      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    R3_1_TurnOnLowSides( pwmcHandle[M1] );
 80011d8:	4b37      	ldr	r3, [pc, #220]	; (80012b8 <TSK_MediumFrequencyTaskM1+0x14c>)
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	f005 fcee 	bl	8006bbc <R3_1_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 80011e0:	2014      	movs	r0, #20
 80011e2:	f7ff ffa3 	bl	800112c <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 80011e6:	2110      	movs	r1, #16
 80011e8:	4832      	ldr	r0, [pc, #200]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 80011ea:	f006 faa1 	bl	8007730 <STM_NextState>
    break;
 80011ee:	e7e0      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80011f0:	2105      	movs	r1, #5
 80011f2:	4830      	ldr	r0, [pc, #192]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 80011f4:	f006 fa9c 	bl	8007730 <STM_NextState>
    break;
 80011f8:	e7db      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
	  FOC_InitAdditionalMethods(M1);
 80011fa:	2000      	movs	r0, #0
 80011fc:	f7ff ff7e 	bl	80010fc <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff ff7d 	bl	8001100 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001206:	2106      	movs	r1, #6
 8001208:	482a      	ldr	r0, [pc, #168]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 800120a:	f006 fa91 	bl	8007730 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 800120e:	4b2b      	ldr	r3, [pc, #172]	; (80012bc <TSK_MediumFrequencyTaskM1+0x150>)
 8001210:	6818      	ldr	r0, [r3, #0]
 8001212:	f006 fa63 	bl	80076dc <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <TSK_MediumFrequencyTaskM1+0x154>)
 8001218:	6818      	ldr	r0, [r3, #0]
 800121a:	f7ff fca5 	bl	8000b68 <MCI_ExecBufferedCommands>
    break;
 800121e:	e7c8      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 8001220:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <TSK_MediumFrequencyTaskM1+0x154>)
 8001222:	6818      	ldr	r0, [r3, #0]
 8001224:	f7ff fca0 	bl	8000b68 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff ff69 	bl	8001100 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 800122e:	2c00      	cmp	r4, #0
 8001230:	d1bf      	bne.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001232:	4622      	mov	r2, r4
 8001234:	2120      	movs	r1, #32
 8001236:	481f      	ldr	r0, [pc, #124]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 8001238:	f006 fa5e 	bl	80076f8 <STM_FaultProcessing>
 800123c:	e7b9      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    R3_1_SwitchOffPWM( pwmcHandle[M1] );
 800123e:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	f005 fd2f 	bl	8006ca4 <R3_1_SwitchOffPWM>
    FOC_Clear( M1 );
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fe2e 	bl	8000ea8 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 800124c:	6828      	ldr	r0, [r5, #0]
 800124e:	f005 f8c7 	bl	80063e0 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001252:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001256:	f7ff ff79 	bl	800114c <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 800125a:	2108      	movs	r1, #8
 800125c:	4815      	ldr	r0, [pc, #84]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 800125e:	f006 fa67 	bl	8007730 <STM_NextState>
    break;
 8001262:	e7a6      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001264:	f7ff ff78 	bl	8001158 <TSK_StopPermanencyTimeHasElapsedM1>
 8001268:	2800      	cmp	r0, #0
 800126a:	d0a2      	beq.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], STOP_IDLE );
 800126c:	2109      	movs	r1, #9
 800126e:	4811      	ldr	r0, [pc, #68]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 8001270:	f006 fa5e 	bl	8007730 <STM_NextState>
 8001274:	e79d      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001276:	f7ff ff5f 	bl	8001138 <TSK_ChargeBootCapDelayHasElapsedM1>
 800127a:	2800      	cmp	r0, #0
 800127c:	d099      	beq.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001280:	2100      	movs	r1, #0
 8001282:	6818      	ldr	r0, [r3, #0]
 8001284:	f005 fb62 	bl	800694c <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001288:	2111      	movs	r1, #17
 800128a:	480a      	ldr	r0, [pc, #40]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 800128c:	f006 fa50 	bl	8007730 <STM_NextState>
 8001290:	e78f      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001294:	2101      	movs	r1, #1
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	f005 fb58 	bl	800694c <PWMC_CurrentReadingCalibr>
 800129c:	2800      	cmp	r0, #0
 800129e:	d088      	beq.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], CLEAR );
 80012a0:	2112      	movs	r1, #18
 80012a2:	4804      	ldr	r0, [pc, #16]	; (80012b4 <TSK_MediumFrequencyTaskM1+0x148>)
 80012a4:	f006 fa44 	bl	8007730 <STM_NextState>
 80012a8:	e783      	b.n	80011b2 <TSK_MediumFrequencyTaskM1+0x46>
 80012aa:	bf00      	nop
 80012ac:	200000b4 	.word	0x200000b4
 80012b0:	20000ad0 	.word	0x20000ad0
 80012b4:	20000ab4 	.word	0x20000ab4
 80012b8:	20000aec 	.word	0x20000aec
 80012bc:	20000ae4 	.word	0x20000ae4
 80012c0:	20000ac4 	.word	0x20000ac4

080012c4 <MC_Scheduler>:
{
 80012c4:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <MC_Scheduler+0x48>)
 80012c8:	781c      	ldrb	r4, [r3, #0]
 80012ca:	2c01      	cmp	r4, #1
 80012cc:	d000      	beq.n	80012d0 <MC_Scheduler+0xc>
}
 80012ce:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 80012d0:	4d0f      	ldr	r5, [pc, #60]	; (8001310 <MC_Scheduler+0x4c>)
 80012d2:	882b      	ldrh	r3, [r5, #0]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	b1ab      	cbz	r3, 8001304 <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 80012d8:	882b      	ldrh	r3, [r5, #0]
 80012da:	3b01      	subs	r3, #1
 80012dc:	b29b      	uxth	r3, r3
 80012de:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 80012e0:	4a0c      	ldr	r2, [pc, #48]	; (8001314 <MC_Scheduler+0x50>)
 80012e2:	8813      	ldrh	r3, [r2, #0]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	b11b      	cbz	r3, 80012f0 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 80012e8:	8813      	ldrh	r3, [r2, #0]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 80012f0:	4a09      	ldr	r2, [pc, #36]	; (8001318 <MC_Scheduler+0x54>)
 80012f2:	8813      	ldrh	r3, [r2, #0]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0e9      	beq.n	80012ce <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 80012fa:	8813      	ldrh	r3, [r2, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	8013      	strh	r3, [r2, #0]
}
 8001302:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 8001304:	f7ff ff32 	bl	800116c <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001308:	802c      	strh	r4, [r5, #0]
 800130a:	e7e9      	b.n	80012e0 <MC_Scheduler+0x1c>
 800130c:	20000aba 	.word	0x20000aba
 8001310:	20000abe 	.word	0x20000abe
 8001314:	20000abc 	.word	0x20000abc
 8001318:	20000ac0 	.word	0x20000ac0

0800131c <MC_RunMotorControlTasks>:
{
 800131c:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 800131e:	4b05      	ldr	r3, [pc, #20]	; (8001334 <MC_RunMotorControlTasks+0x18>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b903      	cbnz	r3, 8001326 <MC_RunMotorControlTasks+0xa>
}
 8001324:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001326:	f7ff ffcd 	bl	80012c4 <MC_Scheduler>
}
 800132a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 800132e:	f001 ba6b 	b.w	8002808 <UI_Scheduler>
 8001332:	bf00      	nop
 8001334:	20000aba 	.word	0x20000aba

08001338 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 800133c:	4830      	ldr	r0, [pc, #192]	; (8001400 <TSK_HighFrequencyTask+0xc8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800133e:	4f31      	ldr	r7, [pc, #196]	; (8001404 <TSK_HighFrequencyTask+0xcc>)
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001340:	4c31      	ldr	r4, [pc, #196]	; (8001408 <TSK_HighFrequencyTask+0xd0>)
{
 8001342:	b086      	sub	sp, #24
  HALL_CalcElAngle (&HALL_M1);
 8001344:	f004 fd84 	bl	8005e50 <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <TSK_HighFrequencyTask+0xd4>)
 800134a:	6818      	ldr	r0, [r3, #0]
 800134c:	f006 f912 	bl	8007574 <STC_GetSpeedSensor>
 8001350:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001352:	f006 f8ad 	bl	80074b0 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001356:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8001358:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800135a:	6838      	ldr	r0, [r7, #0]
 800135c:	f005 f9bc 	bl	80066d8 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001360:	9803      	ldr	r0, [sp, #12]
 8001362:	f7ff fcc7 	bl	8000cf4 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001366:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001368:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800136a:	f7ff fd39 	bl	8000de0 <MCM_Park>
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800136e:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001372:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001374:	b203      	sxth	r3, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001376:	1ac9      	subs	r1, r1, r3
 8001378:	4b25      	ldr	r3, [pc, #148]	; (8001410 <TSK_HighFrequencyTask+0xd8>)
 800137a:	6818      	ldr	r0, [r3, #0]
 800137c:	f005 f8d6 	bl	800652c <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001380:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8001384:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001388:	1ac9      	subs	r1, r1, r3
 800138a:	4b22      	ldr	r3, [pc, #136]	; (8001414 <TSK_HighFrequencyTask+0xdc>)
  Vqd.q = PI_Controller(pPIDIq[M1],
 800138c:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	f005 f8cc 	bl	800652c <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001394:	4b20      	ldr	r3, [pc, #128]	; (8001418 <TSK_HighFrequencyTask+0xe0>)
 8001396:	f8ad 8008 	strh.w	r8, [sp, #8]
 800139a:	f8ad 000a 	strh.w	r0, [sp, #10]
 800139e:	9902      	ldr	r1, [sp, #8]
 80013a0:	6818      	ldr	r0, [r3, #0]
 80013a2:	f004 fbc3 	bl	8005b2c <Circle_Limitation>
 80013a6:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 80013a8:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 80013aa:	fa0f f883 	sxth.w	r8, r3
 80013ae:	141d      	asrs	r5, r3, #16
 80013b0:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 80013b2:	f006 f885 	bl	80074c0 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80013b6:	4631      	mov	r1, r6
 80013b8:	9802      	ldr	r0, [sp, #8]
 80013ba:	f7ff fd55 	bl	8000e68 <MCM_Rev_Park>
 80013be:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80013c0:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80013c2:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80013c4:	f005 f98a 	bl	80066dc <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 80013c8:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 80013ca:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 80013cc:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80013ce:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 80013d0:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 80013d2:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 80013d4:	f8a4 8016 	strh.w	r8, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 80013d8:	2901      	cmp	r1, #1
  FOCVars[M1].Vqd = Vqd;
 80013da:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 80013dc:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 80013de:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 80013e0:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 80013e4:	8426      	strh	r6, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 80013e6:	d003      	beq.n	80013f0 <TSK_HighFrequencyTask+0xb8>
}
 80013e8:	2000      	movs	r0, #0
 80013ea:	b006      	add	sp, #24
 80013ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <TSK_HighFrequencyTask+0xe4>)
 80013f4:	f006 f980 	bl	80076f8 <STM_FaultProcessing>
}
 80013f8:	2000      	movs	r0, #0
 80013fa:	b006      	add	sp, #24
 80013fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001400:	200000b4 	.word	0x200000b4
 8001404:	20000aec 	.word	0x20000aec
 8001408:	20000a1c 	.word	0x20000a1c
 800140c:	20000ae4 	.word	0x20000ae4
 8001410:	20000ad8 	.word	0x20000ad8
 8001414:	20000ad4 	.word	0x20000ad4
 8001418:	20000acc 	.word	0x20000acc
 800141c:	20000ab4 	.word	0x20000ab4

08001420 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001422:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001424:	4e20      	ldr	r6, [pc, #128]	; (80014a8 <TSK_SafetyTask_PWMOFF+0x88>)
{
 8001426:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001428:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800142c:	f005 f82c 	bl	8006488 <NTC_CalcAvTemp>
 8001430:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001432:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001436:	f005 fab3 	bl	80069a0 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 800143a:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 800143e:	4328      	orrs	r0, r5
 8001440:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001442:	b334      	cbz	r4, 8001492 <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001444:	4f19      	ldr	r7, [pc, #100]	; (80014ac <TSK_SafetyTask_PWMOFF+0x8c>)
 8001446:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800144a:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 800144e:	43ea      	mvns	r2, r5
 8001450:	b292      	uxth	r2, r2
 8001452:	4629      	mov	r1, r5
 8001454:	4638      	mov	r0, r7
 8001456:	f006 f94f 	bl	80076f8 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 800145a:	4638      	mov	r0, r7
 800145c:	f006 f9dc 	bl	8007818 <STM_GetState>
 8001460:	280a      	cmp	r0, #10
 8001462:	d002      	beq.n	800146a <TSK_SafetyTask_PWMOFF+0x4a>
 8001464:	280b      	cmp	r0, #11
 8001466:	d00e      	beq.n	8001486 <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800146a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800146e:	f005 fa6b 	bl	8006948 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001472:	4620      	mov	r0, r4
 8001474:	f7ff fd18 	bl	8000ea8 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <TSK_SafetyTask_PWMOFF+0x90>)
 800147a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 800147e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001482:	f004 bfad 	b.w	80063e0 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001486:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 800148a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800148e:	f005 ba5b 	b.w	8006948 <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <TSK_SafetyTask_PWMOFF+0x94>)
 8001494:	6818      	ldr	r0, [r3, #0]
 8001496:	f005 ffa1 	bl	80073dc <RVBS_CalcAvVbus>
 800149a:	f000 000e 	and.w	r0, r0, #14
 800149e:	4305      	orrs	r5, r0
 80014a0:	e7d0      	b.n	8001444 <TSK_SafetyTask_PWMOFF+0x24>
 80014a2:	bf00      	nop
 80014a4:	20000ae8 	.word	0x20000ae8
 80014a8:	20000aec 	.word	0x20000aec
 80014ac:	20000ab4 	.word	0x20000ab4
 80014b0:	20000ad0 	.word	0x20000ad0
 80014b4:	20000ac8 	.word	0x20000ac8

080014b8 <TSK_SafetyTask>:
{
 80014b8:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <TSK_SafetyTask+0x1c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d000      	beq.n	80014c4 <TSK_SafetyTask+0xc>
}
 80014c2:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 80014c4:	2000      	movs	r0, #0
 80014c6:	f7ff ffab 	bl	8001420 <TSK_SafetyTask_PWMOFF>
}
 80014ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 80014ce:	f000 be4f 	b.w	8002170 <RCM_ExecUserConv>
 80014d2:	bf00      	nop
 80014d4:	20000aba 	.word	0x20000aba

080014d8 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80014d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  R3_1_SwitchOffPWM(pwmcHandle[M1]);
 80014da:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <TSK_HardwareFaultTask+0x18>)
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	f005 fbe1 	bl	8006ca4 <R3_1_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80014e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 80014e6:	4803      	ldr	r0, [pc, #12]	; (80014f4 <TSK_HardwareFaultTask+0x1c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	2180      	movs	r1, #128	; 0x80
 80014ec:	f006 b904 	b.w	80076f8 <STM_FaultProcessing>
 80014f0:	20000aec 	.word	0x20000aec
 80014f4:	20000ab4 	.word	0x20000ab4

080014f8 <startMediumFrequencyTask>:

/* startMediumFrequencyTask function */
void startMediumFrequencyTask(void const * argument)
{
 80014f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 80014fa:	2001      	movs	r0, #1
 80014fc:	f004 f9e2 	bl	80058c4 <vTaskDelay>
    MC_RunMotorControlTasks();
 8001500:	f7ff ff0c 	bl	800131c <MC_RunMotorControlTasks>
  for(;;)
 8001504:	e7f9      	b.n	80014fa <startMediumFrequencyTask+0x2>
 8001506:	bf00      	nop

08001508 <StartSafetyTask>:
  /* USER CODE END MF task 1 */
}

/* startSafetyTask function */
void StartSafetyTask(void const * argument)
{
 8001508:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 800150a:	2001      	movs	r0, #1
 800150c:	f004 f9da 	bl	80058c4 <vTaskDelay>
    TSK_SafetyTask();
 8001510:	f7ff ffd2 	bl	80014b8 <TSK_SafetyTask>
  for(;;)
 8001514:	e7f9      	b.n	800150a <StartSafetyTask+0x2>
 8001516:	bf00      	nop

08001518 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001518:	b470      	push	{r4, r5, r6}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800151a:	4a3e      	ldr	r2, [pc, #248]	; (8001614 <mc_lock_pins+0xfc>)
 800151c:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <mc_lock_pins+0x100>)
 800151e:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001520:	2108      	movs	r1, #8
 8001522:	b091      	sub	sp, #68	; 0x44
 8001524:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001526:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001528:	69d3      	ldr	r3, [r2, #28]
 800152a:	930f      	str	r3, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800152c:	f44f 3082 	mov.w	r0, #66560	; 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001530:	f44f 6580 	mov.w	r5, #1024	; 0x400
  (void) temp;
 8001534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001536:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001538:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800153a:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800153c:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800153e:	4b37      	ldr	r3, [pc, #220]	; (800161c <mc_lock_pins+0x104>)
  temp = READ_REG(GPIOx->LCKR);
 8001540:	910e      	str	r1, [sp, #56]	; 0x38
  (void) temp;
 8001542:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001544:	f44f 31c0 	mov.w	r1, #98304	; 0x18000
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001548:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800154c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800154e:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001550:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001552:	69d9      	ldr	r1, [r3, #28]
 8001554:	910d      	str	r1, [sp, #52]	; 0x34
  (void) temp;
 8001556:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001558:	4931      	ldr	r1, [pc, #196]	; (8001620 <mc_lock_pins+0x108>)
 800155a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800155c:	f44f 7480 	mov.w	r4, #256	; 0x100
 8001560:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001562:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001564:	69d9      	ldr	r1, [r3, #28]
 8001566:	910c      	str	r1, [sp, #48]	; 0x30
  (void) temp;
 8001568:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800156a:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 800156e:	f44f 7400 	mov.w	r4, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001572:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001574:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001576:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001578:	69d9      	ldr	r1, [r3, #28]
 800157a:	910b      	str	r1, [sp, #44]	; 0x2c
  (void) temp;
 800157c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800157e:	4929      	ldr	r1, [pc, #164]	; (8001624 <mc_lock_pins+0x10c>)
 8001580:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001582:	2440      	movs	r4, #64	; 0x40
 8001584:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001586:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001588:	69d9      	ldr	r1, [r3, #28]
 800158a:	910a      	str	r1, [sp, #40]	; 0x28
  (void) temp;
 800158c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800158e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001592:	2401      	movs	r4, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001594:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001596:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001598:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800159a:	69d6      	ldr	r6, [r2, #28]
 800159c:	9609      	str	r6, [sp, #36]	; 0x24
  (void) temp;
 800159e:	9e09      	ldr	r6, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015a0:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015a2:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015a4:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015a6:	69d8      	ldr	r0, [r3, #28]
 80015a8:	9008      	str	r0, [sp, #32]
  (void) temp;
 80015aa:	9d08      	ldr	r5, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015ac:	481e      	ldr	r0, [pc, #120]	; (8001628 <mc_lock_pins+0x110>)
 80015ae:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015b0:	2502      	movs	r5, #2
 80015b2:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015b4:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015b6:	69d2      	ldr	r2, [r2, #28]
 80015b8:	9207      	str	r2, [sp, #28]
  (void) temp;
 80015ba:	9a07      	ldr	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015bc:	4a1b      	ldr	r2, [pc, #108]	; (800162c <mc_lock_pins+0x114>)
 80015be:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015c0:	2680      	movs	r6, #128	; 0x80
 80015c2:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015c4:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015c6:	69da      	ldr	r2, [r3, #28]
 80015c8:	9206      	str	r2, [sp, #24]
  (void) temp;
 80015ca:	9a06      	ldr	r2, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015cc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015ce:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015d0:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015d2:	69da      	ldr	r2, [r3, #28]
 80015d4:	9205      	str	r2, [sp, #20]
  (void) temp;
 80015d6:	9a05      	ldr	r2, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015d8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015da:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015dc:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015de:	69db      	ldr	r3, [r3, #28]
 80015e0:	9304      	str	r3, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015e2:	4b13      	ldr	r3, [pc, #76]	; (8001630 <mc_lock_pins+0x118>)
  (void) temp;
 80015e4:	9a04      	ldr	r2, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015e6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015e8:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015ea:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015ec:	69da      	ldr	r2, [r3, #28]
 80015ee:	9203      	str	r2, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015f0:	2004      	movs	r0, #4
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015f2:	4a10      	ldr	r2, [pc, #64]	; (8001634 <mc_lock_pins+0x11c>)
  (void) temp;
 80015f4:	9d03      	ldr	r5, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015f6:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015f8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015fa:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015fc:	69da      	ldr	r2, [r3, #28]
 80015fe:	9202      	str	r2, [sp, #8]
  (void) temp;
 8001600:	9a02      	ldr	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001602:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001604:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001606:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	9301      	str	r3, [sp, #4]
  (void) temp;
 800160c:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
LL_GPIO_LockPin(M1_TEMPERATURE_GPIO_Port, M1_TEMPERATURE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
}
 800160e:	b011      	add	sp, #68	; 0x44
 8001610:	bc70      	pop	{r4, r5, r6}
 8001612:	4770      	bx	lr
 8001614:	40020400 	.word	0x40020400
 8001618:	00010008 	.word	0x00010008
 800161c:	40020000 	.word	0x40020000
 8001620:	00010100 	.word	0x00010100
 8001624:	00010040 	.word	0x00010040
 8001628:	00010002 	.word	0x00010002
 800162c:	00010080 	.word	0x00010080
 8001630:	40020800 	.word	0x40020800
 8001634:	00010004 	.word	0x00010004

08001638 <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 8001638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800163a:	460c      	mov	r4, r1
 800163c:	b08d      	sub	sp, #52	; 0x34
 800163e:	4616      	mov	r6, r2
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8001640:	2100      	movs	r1, #0
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 8001642:	0962      	lsrs	r2, r4, #5
{
 8001644:	4605      	mov	r5, r0
 8001646:	461f      	mov	r7, r3
  bool bNoError = false; // Default is error
 8001648:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 800164c:	d12f      	bne.n	80016ae <MCP_ReceivedFrame+0x76>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 800164e:	2c12      	cmp	r4, #18
 8001650:	d86d      	bhi.n	800172e <MCP_ReceivedFrame+0xf6>
 8001652:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001656:	0023      	.short	0x0023
 8001658:	0109026e 	.word	0x0109026e
 800165c:	006c0225 	.word	0x006c0225
 8001660:	0072006c 	.word	0x0072006c
 8001664:	00b1009c 	.word	0x00b1009c
 8001668:	023c00e2 	.word	0x023c00e2
 800166c:	024d0013 	.word	0x024d0013
 8001670:	022f038b 	.word	0x022f038b
 8001674:	006c006c 	.word	0x006c006c
 8001678:	0023006c 	.word	0x0023006c
    {
      MPInfo_t stepList;
      stepList.data = buffer;
      stepList.len = Size;
      bErrorCode = ERROR_MP_NOT_ENABLED;
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800167c:	4c78      	ldr	r4, [pc, #480]	; (8001860 <MCP_ReceivedFrame+0x228>)
      stepList.data = buffer;
 800167e:	9604      	str	r6, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001680:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001682:	4621      	mov	r1, r4
 8001684:	a804      	add	r0, sp, #16
      stepList.len = Size;
 8001686:	f88d 7014 	strb.w	r7, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 800168a:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800168e:	f001 fc6d 	bl	8002f6c <UI_GetMPInfo>
 8001692:	f88d 0009 	strb.w	r0, [sp, #9]

      if (bNoError)
 8001696:	2800      	cmp	r0, #0
 8001698:	f040 837d 	bne.w	8001d96 <MCP_ReceivedFrame+0x75e>
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 800169c:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 80016a0:	2301      	movs	r3, #1
 80016a2:	f10d 020e 	add.w	r2, sp, #14
 80016a6:	21ff      	movs	r1, #255	; 0xff
 80016a8:	47a0      	blx	r4
    }
  }
}
 80016aa:	b00d      	add	sp, #52	; 0x34
 80016ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 80016ae:	3a01      	subs	r2, #1
 80016b0:	f001 f8f6 	bl	80028a0 <UI_SetReg>
 80016b4:	b360      	cbz	r0, 8001710 <MCP_ReceivedFrame+0xd8>
  switch (Code)
 80016b6:	f004 041f 	and.w	r4, r4, #31
 80016ba:	2c12      	cmp	r4, #18
 80016bc:	d837      	bhi.n	800172e <MCP_ReceivedFrame+0xf6>
 80016be:	a301      	add	r3, pc, #4	; (adr r3, 80016c4 <MCP_ReceivedFrame+0x8c>)
 80016c0:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 80016c4:	08001815 	.word	0x08001815
 80016c8:	08001b33 	.word	0x08001b33
 80016cc:	08001869 	.word	0x08001869
 80016d0:	08001aa1 	.word	0x08001aa1
 80016d4:	0800172f 	.word	0x0800172f
 80016d8:	0800172f 	.word	0x0800172f
 80016dc:	0800173b 	.word	0x0800173b
 80016e0:	0800178f 	.word	0x0800178f
 80016e4:	080017b9 	.word	0x080017b9
 80016e8:	0800181b 	.word	0x0800181b
 80016ec:	08001acf 	.word	0x08001acf
 80016f0:	0800167d 	.word	0x0800167d
 80016f4:	08001af1 	.word	0x08001af1
 80016f8:	08001d6d 	.word	0x08001d6d
 80016fc:	08001ab5 	.word	0x08001ab5
 8001700:	0800172f 	.word	0x0800172f
 8001704:	0800172f 	.word	0x0800172f
 8001708:	0800172f 	.word	0x0800172f
 800170c:	08001815 	.word	0x08001815
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001710:	230b      	movs	r3, #11
    if (bNoError)
 8001712:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001716:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 800171a:	2800      	cmp	r0, #0
 800171c:	d0be      	beq.n	800169c <MCP_ReceivedFrame+0x64>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 800171e:	2300      	movs	r3, #0
 8001720:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001724:	461a      	mov	r2, r3
 8001726:	21f0      	movs	r1, #240	; 0xf0
 8001728:	47a0      	blx	r4
}
 800172a:	b00d      	add	sp, #52	; 0x34
 800172c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bErrorCode = ERROR_BAD_FRAME_ID;
 800172e:	2301      	movs	r3, #1
    if (bNoError)
 8001730:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001734:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001738:	e7ef      	b.n	800171a <MCP_ReceivedFrame+0xe2>
        outBuff[i] = 0;
 800173a:	ac04      	add	r4, sp, #16
 800173c:	2100      	movs	r1, #0
 800173e:	2220      	movs	r2, #32
 8001740:	4620      	mov	r0, r4
 8001742:	f006 fa39 	bl	8007bb8 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001746:	f8d5 70a8 	ldr.w	r7, [r5, #168]	; 0xa8
 800174a:	f10d 0012 	add.w	r0, sp, #18
 800174e:	1e79      	subs	r1, r7, #1
 8001750:	2300      	movs	r3, #0
 8001752:	e004      	b.n	800175e <MCP_ReceivedFrame+0x126>
 8001754:	2b1d      	cmp	r3, #29
        outBuff[3+i] = pHandle->s_fwVer[i];
 8001756:	f800 2f01 	strb.w	r2, [r0, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 800175a:	f000 838d 	beq.w	8001e78 <MCP_ReceivedFrame+0x840>
 800175e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001762:	2a09      	cmp	r2, #9
 8001764:	b2de      	uxtb	r6, r3
 8001766:	f103 0301 	add.w	r3, r3, #1
 800176a:	d1f3      	bne.n	8001754 <MCP_ReceivedFrame+0x11c>
      outBuff[0] = pHandle->s_fwVer[i+5];
 800176c:	1d72      	adds	r2, r6, #5
      outBuff[1] = pHandle->s_fwVer[i+7];
 800176e:	1df3      	adds	r3, r6, #7
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001770:	3609      	adds	r6, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 8001772:	b2d2      	uxtb	r2, r2
      outBuff[1] = pHandle->s_fwVer[i+7];
 8001774:	b2db      	uxtb	r3, r3
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001776:	b2f6      	uxtb	r6, r6
      outBuff[0] = pHandle->s_fwVer[i+5];
 8001778:	5cba      	ldrb	r2, [r7, r2]
 800177a:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 800177e:	5cfb      	ldrb	r3, [r7, r3]
 8001780:	f88d 3011 	strb.w	r3, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001784:	5dbb      	ldrb	r3, [r7, r6]
 8001786:	f88d 3012 	strb.w	r3, [sp, #18]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 800178a:	69ee      	ldr	r6, [r5, #28]
 800178c:	e1c8      	b.n	8001b20 <MCP_ReceivedFrame+0x4e8>
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 800178e:	7871      	ldrb	r1, [r6, #1]
 8001790:	7833      	ldrb	r3, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001792:	7970      	ldrb	r0, [r6, #5]
 8001794:	7932      	ldrb	r2, [r6, #4]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001796:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800179a:	78b1      	ldrb	r1, [r6, #2]
 800179c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 80017a0:	78f1      	ldrb	r1, [r6, #3]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 80017a2:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 80017a6:	eb03 6101 	add.w	r1, r3, r1, lsl #24
 80017aa:	b292      	uxth	r2, r2
 80017ac:	4628      	mov	r0, r5
 80017ae:	f001 fb79 	bl	8002ea4 <UI_ExecSpeedRamp>
 80017b2:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80017b6:	e7b0      	b.n	800171a <MCP_ReceivedFrame+0xe2>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 80017b8:	f10d 000e 	add.w	r0, sp, #14
 80017bc:	7831      	ldrb	r1, [r6, #0]
 80017be:	9000      	str	r0, [sp, #0]
 80017c0:	ab03      	add	r3, sp, #12
 80017c2:	f10d 020a 	add.w	r2, sp, #10
 80017c6:	4628      	mov	r0, r5
 80017c8:	f001 fb88 	bl	8002edc <UI_GetRevupData>
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 80017cc:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      outBuff[4] = (uint8_t)(FinalTorque);
 80017d0:	f9bd 100e 	ldrsh.w	r1, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 80017d4:	f8bd 200a 	ldrh.w	r2, [sp, #10]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 80017d8:	69ec      	ldr	r4, [r5, #28]
      outBuff[4] = (uint8_t)(FinalTorque);
 80017da:	f88d 1014 	strb.w	r1, [sp, #20]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 80017de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80017e2:	005b      	lsls	r3, r3, #1
      outBuff[1] = (uint8_t)(rpm >> 8);
 80017e4:	1218      	asrs	r0, r3, #8
      outBuff[0] = (uint8_t)(rpm);
 80017e6:	f88d 3010 	strb.w	r3, [sp, #16]
      outBuff[1] = (uint8_t)(rpm >> 8);
 80017ea:	f88d 0011 	strb.w	r0, [sp, #17]
      outBuff[2] = (uint8_t)(rpm >> 16);
 80017ee:	1418      	asrs	r0, r3, #16
      outBuff[3] = (uint8_t)(rpm >> 24);
 80017f0:	161b      	asrs	r3, r3, #24
      outBuff[2] = (uint8_t)(rpm >> 16);
 80017f2:	f88d 0012 	strb.w	r0, [sp, #18]
      outBuff[3] = (uint8_t)(rpm >> 24);
 80017f6:	f88d 3013 	strb.w	r3, [sp, #19]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 80017fa:	1208      	asrs	r0, r1, #8
      outBuff[7] = (uint8_t)(Durationms >> 8);
 80017fc:	0a13      	lsrs	r3, r2, #8
 80017fe:	f88d 3017 	strb.w	r3, [sp, #23]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001802:	f88d 0015 	strb.w	r0, [sp, #21]
      outBuff[6] = (uint8_t)(Durationms);
 8001806:	f88d 2016 	strb.w	r2, [sp, #22]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 800180a:	2308      	movs	r3, #8
    	    	pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&BRAKE_SIGNAL_RECEIVED,1);
 800180c:	69a8      	ldr	r0, [r5, #24]
 800180e:	aa04      	add	r2, sp, #16
 8001810:	21f0      	movs	r1, #240	; 0xf0
 8001812:	47a0      	blx	r4
    if (bNoError)
 8001814:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001818:	e77f      	b.n	800171a <MCP_ReceivedFrame+0xe2>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 800181a:	78b1      	ldrb	r1, [r6, #2]
 800181c:	7873      	ldrb	r3, [r6, #1]
 800181e:	78f2      	ldrb	r2, [r6, #3]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001820:	7970      	ldrb	r0, [r6, #5]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001822:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8001826:	7931      	ldrb	r1, [r6, #4]
 8001828:	eb03 4302 	add.w	r3, r3, r2, lsl #16
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 800182c:	4a0d      	ldr	r2, [pc, #52]	; (8001864 <MCP_ReceivedFrame+0x22c>)
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 800182e:	eb03 6301 	add.w	r3, r3, r1, lsl #24
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001832:	fb82 1203 	smull	r1, r2, r2, r3
 8001836:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
      hDurationms = buffer[7] + (buffer[8] << 8);
 800183a:	7a31      	ldrb	r1, [r6, #8]
 800183c:	79f2      	ldrb	r2, [r6, #7]
 800183e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001842:	79b1      	ldrb	r1, [r6, #6]
 8001844:	eb00 2001 	add.w	r0, r0, r1, lsl #8
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001848:	b200      	sxth	r0, r0
 800184a:	7831      	ldrb	r1, [r6, #0]
 800184c:	9000      	str	r0, [sp, #0]
 800184e:	b21b      	sxth	r3, r3
 8001850:	b292      	uxth	r2, r2
 8001852:	4628      	mov	r0, r5
 8001854:	f001 fb60 	bl	8002f18 <UI_SetRevupData>
 8001858:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800185c:	e75d      	b.n	800171a <MCP_ReceivedFrame+0xe2>
 800185e:	bf00      	nop
 8001860:	20000af0 	.word	0x20000af0
 8001864:	2aaaaaab 	.word	0x2aaaaaab
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8001868:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 800186a:	2303      	movs	r3, #3
 800186c:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8001870:	2988      	cmp	r1, #136	; 0x88
 8001872:	d8cf      	bhi.n	8001814 <MCP_ReceivedFrame+0x1dc>
 8001874:	a301      	add	r3, pc, #4	; (adr r3, 800187c <MCP_ReceivedFrame+0x244>)
 8001876:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 800187a:	bf00      	nop
 800187c:	08001e37 	.word	0x08001e37
 8001880:	08001df3 	.word	0x08001df3
 8001884:	08001e37 	.word	0x08001e37
 8001888:	08001e37 	.word	0x08001e37
 800188c:	08001df3 	.word	0x08001df3
 8001890:	08001da5 	.word	0x08001da5
 8001894:	08001da5 	.word	0x08001da5
 8001898:	08001da5 	.word	0x08001da5
 800189c:	08001da5 	.word	0x08001da5
 80018a0:	08001da5 	.word	0x08001da5
 80018a4:	08001da5 	.word	0x08001da5
 80018a8:	08001da5 	.word	0x08001da5
 80018ac:	08001da5 	.word	0x08001da5
 80018b0:	08001da5 	.word	0x08001da5
 80018b4:	08001da5 	.word	0x08001da5
 80018b8:	08001da5 	.word	0x08001da5
 80018bc:	08001da5 	.word	0x08001da5
 80018c0:	08001da5 	.word	0x08001da5
 80018c4:	08001da5 	.word	0x08001da5
 80018c8:	08001da5 	.word	0x08001da5
 80018cc:	08001da5 	.word	0x08001da5
 80018d0:	08001da5 	.word	0x08001da5
 80018d4:	08001da5 	.word	0x08001da5
 80018d8:	08001da5 	.word	0x08001da5
 80018dc:	08001da5 	.word	0x08001da5
 80018e0:	08001da5 	.word	0x08001da5
 80018e4:	08001da5 	.word	0x08001da5
 80018e8:	08001da5 	.word	0x08001da5
 80018ec:	08001815 	.word	0x08001815
 80018f0:	08001815 	.word	0x08001815
 80018f4:	08001df3 	.word	0x08001df3
 80018f8:	08001da5 	.word	0x08001da5
 80018fc:	08001da5 	.word	0x08001da5
 8001900:	08001da5 	.word	0x08001da5
 8001904:	08001e37 	.word	0x08001e37
 8001908:	08001815 	.word	0x08001815
 800190c:	08001815 	.word	0x08001815
 8001910:	08001815 	.word	0x08001815
 8001914:	08001815 	.word	0x08001815
 8001918:	08001815 	.word	0x08001815
 800191c:	08001815 	.word	0x08001815
 8001920:	08001815 	.word	0x08001815
 8001924:	08001815 	.word	0x08001815
 8001928:	08001815 	.word	0x08001815
 800192c:	08001815 	.word	0x08001815
 8001930:	08001815 	.word	0x08001815
 8001934:	08001815 	.word	0x08001815
 8001938:	08001815 	.word	0x08001815
 800193c:	08001815 	.word	0x08001815
 8001940:	08001815 	.word	0x08001815
 8001944:	08001815 	.word	0x08001815
 8001948:	08001815 	.word	0x08001815
 800194c:	08001815 	.word	0x08001815
 8001950:	08001815 	.word	0x08001815
 8001954:	08001815 	.word	0x08001815
 8001958:	08001815 	.word	0x08001815
 800195c:	08001815 	.word	0x08001815
 8001960:	08001815 	.word	0x08001815
 8001964:	08001815 	.word	0x08001815
 8001968:	08001815 	.word	0x08001815
 800196c:	08001815 	.word	0x08001815
 8001970:	08001815 	.word	0x08001815
 8001974:	08001815 	.word	0x08001815
 8001978:	08001815 	.word	0x08001815
 800197c:	08001815 	.word	0x08001815
 8001980:	08001da5 	.word	0x08001da5
 8001984:	08001815 	.word	0x08001815
 8001988:	08001815 	.word	0x08001815
 800198c:	08001815 	.word	0x08001815
 8001990:	08001815 	.word	0x08001815
 8001994:	08001df3 	.word	0x08001df3
 8001998:	08001df3 	.word	0x08001df3
 800199c:	08001df3 	.word	0x08001df3
 80019a0:	08001da5 	.word	0x08001da5
 80019a4:	08001da5 	.word	0x08001da5
 80019a8:	08001da5 	.word	0x08001da5
 80019ac:	08001da5 	.word	0x08001da5
 80019b0:	08001e37 	.word	0x08001e37
 80019b4:	08001df3 	.word	0x08001df3
 80019b8:	08001da5 	.word	0x08001da5
 80019bc:	08001da5 	.word	0x08001da5
 80019c0:	08001da5 	.word	0x08001da5
 80019c4:	08001da5 	.word	0x08001da5
 80019c8:	08001da5 	.word	0x08001da5
 80019cc:	08001da5 	.word	0x08001da5
 80019d0:	08001da5 	.word	0x08001da5
 80019d4:	08001da5 	.word	0x08001da5
 80019d8:	08001da5 	.word	0x08001da5
 80019dc:	08001da5 	.word	0x08001da5
 80019e0:	08001da5 	.word	0x08001da5
 80019e4:	08001e37 	.word	0x08001e37
 80019e8:	08001df3 	.word	0x08001df3
 80019ec:	08001815 	.word	0x08001815
 80019f0:	08001da5 	.word	0x08001da5
 80019f4:	08001da5 	.word	0x08001da5
 80019f8:	08001da5 	.word	0x08001da5
 80019fc:	08001da5 	.word	0x08001da5
 8001a00:	08001da5 	.word	0x08001da5
 8001a04:	08001815 	.word	0x08001815
 8001a08:	08001815 	.word	0x08001815
 8001a0c:	08001da5 	.word	0x08001da5
 8001a10:	08001da5 	.word	0x08001da5
 8001a14:	08001e37 	.word	0x08001e37
 8001a18:	08001e37 	.word	0x08001e37
 8001a1c:	08001df3 	.word	0x08001df3
 8001a20:	08001df3 	.word	0x08001df3
 8001a24:	08001df3 	.word	0x08001df3
 8001a28:	08001df3 	.word	0x08001df3
 8001a2c:	08001df3 	.word	0x08001df3
 8001a30:	08001e37 	.word	0x08001e37
 8001a34:	08001da5 	.word	0x08001da5
 8001a38:	08001da5 	.word	0x08001da5
 8001a3c:	08001df3 	.word	0x08001df3
 8001a40:	08001815 	.word	0x08001815
 8001a44:	08001da5 	.word	0x08001da5
 8001a48:	08001da5 	.word	0x08001da5
 8001a4c:	08001e37 	.word	0x08001e37
 8001a50:	08001df3 	.word	0x08001df3
 8001a54:	08001df3 	.word	0x08001df3
 8001a58:	08001df3 	.word	0x08001df3
 8001a5c:	08001df3 	.word	0x08001df3
 8001a60:	08001df3 	.word	0x08001df3
 8001a64:	08001df3 	.word	0x08001df3
 8001a68:	08001df3 	.word	0x08001df3
 8001a6c:	08001df3 	.word	0x08001df3
 8001a70:	08001df3 	.word	0x08001df3
 8001a74:	08001df3 	.word	0x08001df3
 8001a78:	08001df3 	.word	0x08001df3
 8001a7c:	08001e37 	.word	0x08001e37
 8001a80:	08001815 	.word	0x08001815
 8001a84:	08001e37 	.word	0x08001e37
 8001a88:	08001df3 	.word	0x08001df3
 8001a8c:	08001df3 	.word	0x08001df3
 8001a90:	08001df3 	.word	0x08001df3
 8001a94:	08001da5 	.word	0x08001da5
 8001a98:	08001da5 	.word	0x08001da5
 8001a9c:	08001da5 	.word	0x08001da5
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8001aa0:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001aa2:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8001aa4:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	f001 f9bf 	bl	8002e2c <UI_ExecCmd>
 8001aae:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001ab2:	e632      	b.n	800171a <MCP_ReceivedFrame+0xe2>
    	MC_Protocol_SYS_t bSysID = (MC_Protocol_SYS_t)buffer[0];
 8001ab4:	7833      	ldrb	r3, [r6, #0]
    	switch(bSysID)
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	f000 8196 	beq.w	8001de8 <MCP_ReceivedFrame+0x7b0>
 8001abc:	f200 8166 	bhi.w	8001d8c <MCP_ReceivedFrame+0x754>
                 bNoError = true;
 8001ac0:	2301      	movs	r3, #1
                 POWER_CHANGE_STATE(POWER_OFF);
 8001ac2:	2000      	movs	r0, #0
                 bNoError = true;
 8001ac4:	f88d 3009 	strb.w	r3, [sp, #9]
                 POWER_CHANGE_STATE(POWER_OFF);
 8001ac8:	f005 fff2 	bl	8007ab0 <POWER_CHANGE_STATE>
  if (RequireAck)
 8001acc:	e5ed      	b.n	80016aa <MCP_ReceivedFrame+0x72>
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001ace:	78f3      	ldrb	r3, [r6, #3]
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001ad0:	7870      	ldrb	r0, [r6, #1]
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001ad2:	78b2      	ldrb	r2, [r6, #2]
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001ad4:	7831      	ldrb	r1, [r6, #0]
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001ad6:	eb02 2203 	add.w	r2, r2, r3, lsl #8
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001ada:	eb01 2100 	add.w	r1, r1, r0, lsl #8
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 8001ade:	b212      	sxth	r2, r2
 8001ae0:	b209      	sxth	r1, r1
 8001ae2:	4628      	mov	r0, r5
 8001ae4:	f001 fa34 	bl	8002f50 <UI_SetCurrentReferences>
      bNoError = true;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001aee:	e616      	b.n	800171e <MCP_ReceivedFrame+0xe6>
 8001af0:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001af4:	ac04      	add	r4, sp, #16
 8001af6:	3b01      	subs	r3, #1
 8001af8:	4622      	mov	r2, r4
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001afa:	2000      	movs	r0, #0
 8001afc:	e004      	b.n	8001b08 <MCP_ReceivedFrame+0x4d0>
 8001afe:	3001      	adds	r0, #1
 8001b00:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 8001b02:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001b06:	d00a      	beq.n	8001b1e <MCP_ReceivedFrame+0x4e6>
 8001b08:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001b0c:	b2c6      	uxtb	r6, r0
 8001b0e:	2900      	cmp	r1, #0
 8001b10:	d1f5      	bne.n	8001afe <MCP_ReceivedFrame+0x4c6>
        outBuff[i] = 0;
 8001b12:	f1c6 0220 	rsb	r2, r6, #32
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	4420      	add	r0, r4
 8001b1a:	f006 f84d 	bl	8007bb8 <memset>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001b1e:	69ee      	ldr	r6, [r5, #28]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001b20:	69a8      	ldr	r0, [r5, #24]
 8001b22:	2320      	movs	r3, #32
 8001b24:	4622      	mov	r2, r4
 8001b26:	21f0      	movs	r1, #240	; 0xf0
 8001b28:	47b0      	blx	r6
      bNoError = true;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001b30:	e5f5      	b.n	800171e <MCP_ReceivedFrame+0xe6>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8001b32:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 8001b34:	2305      	movs	r3, #5
 8001b36:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8001b3a:	2988      	cmp	r1, #136	; 0x88
 8001b3c:	f200 8144 	bhi.w	8001dc8 <MCP_ReceivedFrame+0x790>
 8001b40:	a301      	add	r3, pc, #4	; (adr r3, 8001b48 <MCP_ReceivedFrame+0x510>)
 8001b42:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001e69 	.word	0x08001e69
 8001b4c:	08001dc9 	.word	0x08001dc9
 8001b50:	08001dc9 	.word	0x08001dc9
 8001b54:	08001e5b 	.word	0x08001e5b
 8001b58:	08001dc9 	.word	0x08001dc9
 8001b5c:	08001dd5 	.word	0x08001dd5
 8001b60:	08001dd5 	.word	0x08001dd5
 8001b64:	08001dd5 	.word	0x08001dd5
 8001b68:	08001dd5 	.word	0x08001dd5
 8001b6c:	08001dd5 	.word	0x08001dd5
 8001b70:	08001dd5 	.word	0x08001dd5
 8001b74:	08001dd5 	.word	0x08001dd5
 8001b78:	08001dd5 	.word	0x08001dd5
 8001b7c:	08001dd5 	.word	0x08001dd5
 8001b80:	08001dd5 	.word	0x08001dd5
 8001b84:	08001dd5 	.word	0x08001dd5
 8001b88:	08001e17 	.word	0x08001e17
 8001b8c:	08001e17 	.word	0x08001e17
 8001b90:	08001dc9 	.word	0x08001dc9
 8001b94:	08001dc9 	.word	0x08001dc9
 8001b98:	08001dd5 	.word	0x08001dd5
 8001b9c:	08001dd5 	.word	0x08001dd5
 8001ba0:	08001dd5 	.word	0x08001dd5
 8001ba4:	08001dd5 	.word	0x08001dd5
 8001ba8:	08001dd5 	.word	0x08001dd5
 8001bac:	08001dc9 	.word	0x08001dc9
 8001bb0:	08001dc9 	.word	0x08001dc9
 8001bb4:	08001dc9 	.word	0x08001dc9
 8001bb8:	08001b2b 	.word	0x08001b2b
 8001bbc:	08001b2b 	.word	0x08001b2b
 8001bc0:	08001dc9 	.word	0x08001dc9
 8001bc4:	08001dc9 	.word	0x08001dc9
 8001bc8:	08001dc9 	.word	0x08001dc9
 8001bcc:	08001dc9 	.word	0x08001dc9
 8001bd0:	08001dc9 	.word	0x08001dc9
 8001bd4:	08001dc9 	.word	0x08001dc9
 8001bd8:	08001dc9 	.word	0x08001dc9
 8001bdc:	08001dc9 	.word	0x08001dc9
 8001be0:	08001dc9 	.word	0x08001dc9
 8001be4:	08001dc9 	.word	0x08001dc9
 8001be8:	08001dc9 	.word	0x08001dc9
 8001bec:	08001dc9 	.word	0x08001dc9
 8001bf0:	08001dc9 	.word	0x08001dc9
 8001bf4:	08001dc9 	.word	0x08001dc9
 8001bf8:	08001dc9 	.word	0x08001dc9
 8001bfc:	08001dc9 	.word	0x08001dc9
 8001c00:	08001dc9 	.word	0x08001dc9
 8001c04:	08001dc9 	.word	0x08001dc9
 8001c08:	08001dc9 	.word	0x08001dc9
 8001c0c:	08001dc9 	.word	0x08001dc9
 8001c10:	08001dc9 	.word	0x08001dc9
 8001c14:	08001dc9 	.word	0x08001dc9
 8001c18:	08001dc9 	.word	0x08001dc9
 8001c1c:	08001dc9 	.word	0x08001dc9
 8001c20:	08001dc9 	.word	0x08001dc9
 8001c24:	08001dc9 	.word	0x08001dc9
 8001c28:	08001dc9 	.word	0x08001dc9
 8001c2c:	08001dc9 	.word	0x08001dc9
 8001c30:	08001dc9 	.word	0x08001dc9
 8001c34:	08001dc9 	.word	0x08001dc9
 8001c38:	08001dc9 	.word	0x08001dc9
 8001c3c:	08001dc9 	.word	0x08001dc9
 8001c40:	08001dc9 	.word	0x08001dc9
 8001c44:	08001dc9 	.word	0x08001dc9
 8001c48:	08001dc9 	.word	0x08001dc9
 8001c4c:	08001dd5 	.word	0x08001dd5
 8001c50:	08001dc9 	.word	0x08001dc9
 8001c54:	08001dc9 	.word	0x08001dc9
 8001c58:	08001dc9 	.word	0x08001dc9
 8001c5c:	08001dc9 	.word	0x08001dc9
 8001c60:	08001e17 	.word	0x08001e17
 8001c64:	08001e17 	.word	0x08001e17
 8001c68:	08001e17 	.word	0x08001e17
 8001c6c:	08001dc9 	.word	0x08001dc9
 8001c70:	08001dc9 	.word	0x08001dc9
 8001c74:	08001dc9 	.word	0x08001dc9
 8001c78:	08001dc9 	.word	0x08001dc9
 8001c7c:	08001dc9 	.word	0x08001dc9
 8001c80:	08001dc9 	.word	0x08001dc9
 8001c84:	08001dd5 	.word	0x08001dd5
 8001c88:	08001dc9 	.word	0x08001dc9
 8001c8c:	08001dc9 	.word	0x08001dc9
 8001c90:	08001dc9 	.word	0x08001dc9
 8001c94:	08001dd5 	.word	0x08001dd5
 8001c98:	08001dd5 	.word	0x08001dd5
 8001c9c:	08001dd5 	.word	0x08001dd5
 8001ca0:	08001dd5 	.word	0x08001dd5
 8001ca4:	08001dd5 	.word	0x08001dd5
 8001ca8:	08001dd5 	.word	0x08001dd5
 8001cac:	08001dd5 	.word	0x08001dd5
 8001cb0:	08001dc9 	.word	0x08001dc9
 8001cb4:	08001e17 	.word	0x08001e17
 8001cb8:	08001dc9 	.word	0x08001dc9
 8001cbc:	08001dc9 	.word	0x08001dc9
 8001cc0:	08001dc9 	.word	0x08001dc9
 8001cc4:	08001dc9 	.word	0x08001dc9
 8001cc8:	08001dc9 	.word	0x08001dc9
 8001ccc:	08001dd5 	.word	0x08001dd5
 8001cd0:	08001dc9 	.word	0x08001dc9
 8001cd4:	08001dc9 	.word	0x08001dc9
 8001cd8:	08001dd5 	.word	0x08001dd5
 8001cdc:	08001dd5 	.word	0x08001dd5
 8001ce0:	08001dc9 	.word	0x08001dc9
 8001ce4:	08001dc9 	.word	0x08001dc9
 8001ce8:	08001dc9 	.word	0x08001dc9
 8001cec:	08001dc9 	.word	0x08001dc9
 8001cf0:	08001dc9 	.word	0x08001dc9
 8001cf4:	08001dc9 	.word	0x08001dc9
 8001cf8:	08001dc9 	.word	0x08001dc9
 8001cfc:	08001dc9 	.word	0x08001dc9
 8001d00:	08001dc9 	.word	0x08001dc9
 8001d04:	08001dc9 	.word	0x08001dc9
 8001d08:	08001dc9 	.word	0x08001dc9
 8001d0c:	08001dc9 	.word	0x08001dc9
 8001d10:	08001dc9 	.word	0x08001dc9
 8001d14:	08001dc9 	.word	0x08001dc9
 8001d18:	08001e5b 	.word	0x08001e5b
 8001d1c:	08001e17 	.word	0x08001e17
 8001d20:	08001e17 	.word	0x08001e17
 8001d24:	08001e17 	.word	0x08001e17
 8001d28:	08001e17 	.word	0x08001e17
 8001d2c:	08001e17 	.word	0x08001e17
 8001d30:	08001dc9 	.word	0x08001dc9
 8001d34:	08001dc9 	.word	0x08001dc9
 8001d38:	08001dc9 	.word	0x08001dc9
 8001d3c:	08001e17 	.word	0x08001e17
 8001d40:	08001e17 	.word	0x08001e17
 8001d44:	08001dc9 	.word	0x08001dc9
 8001d48:	08001dc9 	.word	0x08001dc9
 8001d4c:	08001dc9 	.word	0x08001dc9
 8001d50:	08001dc9 	.word	0x08001dc9
 8001d54:	08001dc9 	.word	0x08001dc9
 8001d58:	08001dc9 	.word	0x08001dc9
 8001d5c:	08001dc9 	.word	0x08001dc9
 8001d60:	08001dd5 	.word	0x08001dd5
 8001d64:	08001dd5 	.word	0x08001dd5
 8001d68:	08001dd5 	.word	0x08001dd5
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001d6c:	7870      	ldrb	r0, [r6, #1]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001d6e:	7973      	ldrb	r3, [r6, #5]
 8001d70:	7932      	ldrb	r2, [r6, #4]
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001d72:	7831      	ldrb	r1, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001d74:	eb02 2203 	add.w	r2, r2, r3, lsl #8
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001d78:	eb01 2100 	add.w	r1, r1, r0, lsl #8
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8001d7c:	b292      	uxth	r2, r2
 8001d7e:	b209      	sxth	r1, r1
 8001d80:	4628      	mov	r0, r5
 8001d82:	f001 f8a1 	bl	8002ec8 <UI_ExecTorqueRamp>
 8001d86:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001d8a:	e4c6      	b.n	800171a <MCP_ReceivedFrame+0xe2>
 8001d8c:	3b02      	subs	r3, #2
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	f67f ac8b 	bls.w	80016aa <MCP_ReceivedFrame+0x72>
 8001d94:	e53e      	b.n	8001814 <MCP_ReceivedFrame+0x1dc>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8001d96:	69ee      	ldr	r6, [r5, #28]
 8001d98:	7923      	ldrb	r3, [r4, #4]
 8001d9a:	6822      	ldr	r2, [r4, #0]
 8001d9c:	69a8      	ldr	r0, [r5, #24]
 8001d9e:	21f0      	movs	r1, #240	; 0xf0
 8001da0:	47b0      	blx	r6
  if (RequireAck)
 8001da2:	e482      	b.n	80016aa <MCP_ReceivedFrame+0x72>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001da4:	f10d 0209 	add.w	r2, sp, #9
 8001da8:	4628      	mov	r0, r5
 8001daa:	f000 fe39 	bl	8002a20 <UI_GetReg>
          if ( bNoError == true )
 8001dae:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001db2:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f43f ac71 	beq.w	800169c <MCP_ReceivedFrame+0x64>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 8001dba:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	aa04      	add	r2, sp, #16
 8001dc2:	21f0      	movs	r1, #240	; 0xf0
 8001dc4:	47a0      	blx	r4
  if (RequireAck)
 8001dc6:	e470      	b.n	80016aa <MCP_ReceivedFrame+0x72>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001dc8:	2302      	movs	r3, #2
    if (bNoError)
 8001dca:	f89d 0009 	ldrb.w	r0, [sp, #9]
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001dce:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001dd2:	e4a2      	b.n	800171a <MCP_ReceivedFrame+0xe2>
          int32_t wValue = buffer[1] + (buffer[2] << 8);
 8001dd4:	78b2      	ldrb	r2, [r6, #2]
 8001dd6:	7873      	ldrb	r3, [r6, #1]
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001dd8:	4628      	mov	r0, r5
 8001dda:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8001dde:	f000 fd5f 	bl	80028a0 <UI_SetReg>
 8001de2:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001de6:	e498      	b.n	800171a <MCP_ReceivedFrame+0xe2>
    	    	uint8_t BRAKE_SIGNAL_RECEIVED = 0x06;
 8001de8:	2206      	movs	r2, #6
    	    	pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&BRAKE_SIGNAL_RECEIVED,1);
 8001dea:	69ec      	ldr	r4, [r5, #28]
    	    	uint8_t BRAKE_SIGNAL_RECEIVED = 0x06;
 8001dec:	f88d 2010 	strb.w	r2, [sp, #16]
 8001df0:	e50c      	b.n	800180c <MCP_ReceivedFrame+0x1d4>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001df2:	f10d 0209 	add.w	r2, sp, #9
 8001df6:	4628      	mov	r0, r5
 8001df8:	f000 fe12 	bl	8002a20 <UI_GetReg>
          if ( bNoError == true )
 8001dfc:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001e00:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f43f ac4a 	beq.w	800169c <MCP_ReceivedFrame+0x64>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8001e08:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	aa04      	add	r2, sp, #16
 8001e10:	21f0      	movs	r1, #240	; 0xf0
 8001e12:	47a0      	blx	r4
  if (RequireAck)
 8001e14:	e449      	b.n	80016aa <MCP_ReceivedFrame+0x72>
          int32_t wValue = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001e16:	78b2      	ldrb	r2, [r6, #2]
 8001e18:	7873      	ldrb	r3, [r6, #1]
 8001e1a:	78f0      	ldrb	r0, [r6, #3]
 8001e1c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001e20:	7932      	ldrb	r2, [r6, #4]
 8001e22:	eb03 4300 	add.w	r3, r3, r0, lsl #16
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001e26:	eb03 6202 	add.w	r2, r3, r2, lsl #24
 8001e2a:	4628      	mov	r0, r5
 8001e2c:	f000 fd38 	bl	80028a0 <UI_SetReg>
 8001e30:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001e34:	e471      	b.n	800171a <MCP_ReceivedFrame+0xe2>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001e36:	f10d 0209 	add.w	r2, sp, #9
 8001e3a:	4628      	mov	r0, r5
 8001e3c:	f000 fdf0 	bl	8002a20 <UI_GetReg>
           if ( bNoError == true )
 8001e40:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001e44:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f43f ac28 	beq.w	800169c <MCP_ReceivedFrame+0x64>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8001e4c:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001e50:	2301      	movs	r3, #1
 8001e52:	aa04      	add	r2, sp, #16
 8001e54:	21f0      	movs	r1, #240	; 0xf0
 8001e56:	47a0      	blx	r4
  if (RequireAck)
 8001e58:	e427      	b.n	80016aa <MCP_ReceivedFrame+0x72>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8001e5a:	7872      	ldrb	r2, [r6, #1]
 8001e5c:	4628      	mov	r0, r5
 8001e5e:	f000 fd1f 	bl	80028a0 <UI_SetReg>
 8001e62:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001e66:	e458      	b.n	800171a <MCP_ReceivedFrame+0xe2>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001e68:	7872      	ldrb	r2, [r6, #1]
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	f000 fd17 	bl	80028a0 <UI_SetReg>
 8001e72:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001e76:	e450      	b.n	800171a <MCP_ReceivedFrame+0xe2>
 8001e78:	2626      	movs	r6, #38	; 0x26
 8001e7a:	2324      	movs	r3, #36	; 0x24
 8001e7c:	2222      	movs	r2, #34	; 0x22
 8001e7e:	e47b      	b.n	8001778 <MCP_ReceivedFrame+0x140>

08001e80 <MCP_WaitNextFrame>:
{
 8001e80:	b510      	push	{r4, lr}
 8001e82:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8001e84:	6980      	ldr	r0, [r0, #24]
 8001e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e88:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 8001e8a:	2280      	movs	r2, #128	; 0x80
 8001e8c:	f884 20ac 	strb.w	r2, [r4, #172]	; 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 8001e90:	6a23      	ldr	r3, [r4, #32]
 8001e92:	69a0      	ldr	r0, [r4, #24]
}
 8001e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 8001e98:	4718      	bx	r3
 8001e9a:	bf00      	nop

08001e9c <MCP_Init>:
{
 8001e9c:	b570      	push	{r4, r5, r6, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	4604      	mov	r4, r0
 8001ea2:	461d      	mov	r5, r3
 8001ea4:	9b07      	ldr	r3, [sp, #28]
  pHandle->s_fwVer = s_fwVer;
 8001ea6:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
  FCP_SetClient( pFCP, pHandle,
 8001eaa:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <MCP_Init+0x34>)
  pHandle->pFCP = pFCP;
 8001eac:	61a1      	str	r1, [r4, #24]
{
 8001eae:	4608      	mov	r0, r1
 8001eb0:	4616      	mov	r6, r2
  FCP_SetClient( pFCP, pHandle,
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <MCP_Init+0x38>)
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <MCP_Init+0x3c>)
 8001eb8:	4621      	mov	r1, r4
 8001eba:	f003 fe73 	bl	8005ba4 <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8001ebe:	9b06      	ldr	r3, [sp, #24]
 8001ec0:	6263      	str	r3, [r4, #36]	; 0x24
  pHandle->fFcpReceive = fFcpReceive;
 8001ec2:	e9c4 6507 	strd	r6, r5, [r4, #28]
  MCP_WaitNextFrame(pHandle);
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	f7ff ffda 	bl	8001e80 <MCP_WaitNextFrame>
}
 8001ecc:	b002      	add	sp, #8
 8001ece:	bd70      	pop	{r4, r5, r6, pc}
 8001ed0:	08001edd 	.word	0x08001edd
 8001ed4:	08001ee5 	.word	0x08001ee5
 8001ed8:	08001639 	.word	0x08001639

08001edc <MCP_OnTimeOut>:
{
 8001edc:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8001ede:	f7ff ffcf 	bl	8001e80 <MCP_WaitNextFrame>
}
 8001ee2:	bd08      	pop	{r3, pc}

08001ee4 <MCP_SentFrame>:
{
 8001ee4:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 8001ee6:	f7ff ffcb 	bl	8001e80 <MCP_WaitNextFrame>
}
 8001eea:	bd08      	pop	{r3, pc}

08001eec <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001eec:	b500      	push	{lr}
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <MX_MotorControl_Init+0x2c>)
 8001ef0:	4a0a      	ldr	r2, [pc, #40]	; (8001f1c <MX_MotorControl_Init+0x30>)
{
 8001ef2:	b083      	sub	sp, #12
  MCboot(pMCI,pMCT);
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	f7ff f810 	bl	8000f1c <MCboot>
  mc_lock_pins();
 8001efc:	f7ff fb0c 	bl	8001518 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8001f00:	4907      	ldr	r1, [pc, #28]	; (8001f20 <MX_MotorControl_Init+0x34>)
 8001f02:	9100      	str	r1, [sp, #0]
 8001f04:	4807      	ldr	r0, [pc, #28]	; (8001f24 <MX_MotorControl_Init+0x38>)
 8001f06:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <MX_MotorControl_Init+0x2c>)
 8001f08:	4a04      	ldr	r2, [pc, #16]	; (8001f1c <MX_MotorControl_Init+0x30>)
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	f000 fc3a 	bl	8002784 <UI_TaskInit>
}
 8001f10:	b003      	add	sp, #12
 8001f12:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f16:	bf00      	nop
 8001f18:	20000afc 	.word	0x20000afc
 8001f1c:	20000af8 	.word	0x20000af8
 8001f20:	08008040 	.word	0x08008040
 8001f24:	20000568 	.word	0x20000568

08001f28 <vPortSetupTimerInterrupt>:

void vPortSetupTimerInterrupt( void )
{
 8001f28:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001f2a:	f001 ff87 	bl	8003e3c <HAL_RCC_GetHCLKFreq>
 8001f2e:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <vPortSetupTimerInterrupt+0x18>)
 8001f30:	fba3 3000 	umull	r3, r0, r3, r0
 8001f34:	09c0      	lsrs	r0, r0, #7
}
 8001f36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001f3a:	f001 bb07 	b.w	800354c <HAL_SYSTICK_Config>
 8001f3e:	bf00      	nop
 8001f40:	10624dd3 	.word	0x10624dd3

08001f44 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f44:	4b6b      	ldr	r3, [pc, #428]	; (80020f4 <RCM_RegisterRegConv+0x1b0>)
 8001f46:	681a      	ldr	r2, [r3, #0]
{
 8001f48:	b570      	push	{r4, r5, r6, lr}
 8001f4a:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f4c:	2a00      	cmp	r2, #0
 8001f4e:	d02f      	beq.n	8001fb0 <RCM_RegisterRegConv+0x6c>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f50:	f890 c004 	ldrb.w	ip, [r0, #4]
 8001f54:	7910      	ldrb	r0, [r2, #4]
 8001f56:	4584      	cmp	ip, r0
 8001f58:	d01d      	beq.n	8001f96 <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f5a:	685c      	ldr	r4, [r3, #4]
 8001f5c:	2c00      	cmp	r4, #0
 8001f5e:	f000 80ac 	beq.w	80020ba <RCM_RegisterRegConv+0x176>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f62:	7922      	ldrb	r2, [r4, #4]
 8001f64:	4562      	cmp	r2, ip
  uint8_t handle=255;
 8001f66:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f6a:	d02b      	beq.n	8001fc4 <RCM_RegisterRegConv+0x80>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f6c:	689c      	ldr	r4, [r3, #8]
 8001f6e:	2c00      	cmp	r4, #0
 8001f70:	f000 808f 	beq.w	8002092 <RCM_RegisterRegConv+0x14e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f74:	7922      	ldrb	r2, [r4, #4]
 8001f76:	4562      	cmp	r2, ip
 8001f78:	d02a      	beq.n	8001fd0 <RCM_RegisterRegConv+0x8c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f7a:	68dc      	ldr	r4, [r3, #12]
 8001f7c:	2c00      	cmp	r4, #0
 8001f7e:	f000 8091 	beq.w	80020a4 <RCM_RegisterRegConv+0x160>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f82:	7922      	ldrb	r2, [r4, #4]
 8001f84:	4562      	cmp	r2, ip
 8001f86:	f000 8092 	beq.w	80020ae <RCM_RegisterRegConv+0x16a>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8001f8a:	2803      	cmp	r0, #3
 8001f8c:	bf88      	it	hi
 8001f8e:	20ff      	movhi	r0, #255	; 0xff
 8001f90:	f240 80a1 	bls.w	80020d6 <RCM_RegisterRegConv+0x192>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8001f94:	bd70      	pop	{r4, r5, r6, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001f96:	6810      	ldr	r0, [r2, #0]
 8001f98:	680a      	ldr	r2, [r1, #0]
 8001f9a:	4290      	cmp	r0, r2
 8001f9c:	d01e      	beq.n	8001fdc <RCM_RegisterRegConv+0x98>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001f9e:	685c      	ldr	r4, [r3, #4]
 8001fa0:	2c00      	cmp	r4, #0
 8001fa2:	d1de      	bne.n	8001f62 <RCM_RegisterRegConv+0x1e>
 8001fa4:	689c      	ldr	r4, [r3, #8]
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	f000 809a 	beq.w	80020e0 <RCM_RegisterRegConv+0x19c>
      i++;
 8001fac:	2001      	movs	r0, #1
 8001fae:	e7e1      	b.n	8001f74 <RCM_RegisterRegConv+0x30>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001fb0:	685c      	ldr	r4, [r3, #4]
 8001fb2:	2c00      	cmp	r4, #0
 8001fb4:	f000 808d 	beq.w	80020d2 <RCM_RegisterRegConv+0x18e>
 8001fb8:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 8001fbc:	4610      	mov	r0, r2
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001fbe:	7922      	ldrb	r2, [r4, #4]
 8001fc0:	4562      	cmp	r2, ip
 8001fc2:	d1d3      	bne.n	8001f6c <RCM_RegisterRegConv+0x28>
 8001fc4:	6824      	ldr	r4, [r4, #0]
 8001fc6:	680a      	ldr	r2, [r1, #0]
 8001fc8:	4294      	cmp	r4, r2
 8001fca:	d1cf      	bne.n	8001f6c <RCM_RegisterRegConv+0x28>
      i++;
 8001fcc:	2001      	movs	r0, #1
    if (handle < RCM_MAX_CONV )
 8001fce:	e006      	b.n	8001fde <RCM_RegisterRegConv+0x9a>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001fd0:	6824      	ldr	r4, [r4, #0]
 8001fd2:	680a      	ldr	r2, [r1, #0]
 8001fd4:	4294      	cmp	r4, r2
 8001fd6:	d1d0      	bne.n	8001f7a <RCM_RegisterRegConv+0x36>
      i++;
 8001fd8:	2002      	movs	r0, #2
 8001fda:	e000      	b.n	8001fde <RCM_RegisterRegConv+0x9a>
  uint8_t i=0;
 8001fdc:	2000      	movs	r0, #0
      RCM_handle_array [handle] = regConv;
 8001fde:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8001fe2:	6893      	ldr	r3, [r2, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001fe4:	4c44      	ldr	r4, [pc, #272]	; (80020f8 <RCM_RegisterRegConv+0x1b4>)
 8001fe6:	2500      	movs	r5, #0
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8001fe8:	07db      	lsls	r3, r3, #31
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001fea:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8001fee:	d411      	bmi.n	8002014 <RCM_RegisterRegConv+0xd0>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8001ff0:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8001ff2:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8001ff6:	f023 0320 	bic.w	r3, r3, #32
 8001ffa:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8001ffc:	6014      	str	r4, [r2, #0]
{
  /* Note: on this STM32 series, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8001ffe:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002000:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002004:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002008:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800200a:	6014      	str	r4, [r2, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 800200c:	6893      	ldr	r3, [r2, #8]
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002014:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002016:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800201a:	62d3      	str	r3, [r2, #44]	; 0x2c
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 800201c:	790b      	ldrb	r3, [r1, #4]
 800201e:	2b09      	cmp	r3, #9
 8002020:	d82d      	bhi.n	800207e <RCM_RegisterRegConv+0x13a>
 8002022:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 8002026:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 800202a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800202e:	f04f 7e00 	mov.w	lr, #33554432	; 0x2000000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002032:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8002036:	fa94 f4a4 	rbit	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800203a:	fab4 f484 	clz	r4, r4
 800203e:	fa2e fe04 	lsr.w	lr, lr, r4
 8002042:	320c      	adds	r2, #12
  MODIFY_REG(*preg,
 8002044:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8002048:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 800204c:	f04f 7cf8 	mov.w	ip, #32505856	; 0x1f00000
 8002050:	fa9c f5ac 	rbit	r5, ip
 8002054:	fab5 f585 	clz	r5, r5
 8002058:	fa9c fcac 	rbit	ip, ip
 800205c:	688e      	ldr	r6, [r1, #8]
 800205e:	fabc fc8c 	clz	ip, ip
 8002062:	fa23 f105 	lsr.w	r1, r3, r5
 8002066:	fa23 f30c 	lsr.w	r3, r3, ip
 800206a:	fa06 f503 	lsl.w	r5, r6, r3
 800206e:	2307      	movs	r3, #7
 8002070:	408b      	lsls	r3, r1
 8002072:	ea24 0303 	bic.w	r3, r4, r3
 8002076:	432b      	orrs	r3, r5
 8002078:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
}
 800207c:	bd70      	pop	{r4, r5, r6, pc}
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 800207e:	2403      	movs	r4, #3
 8002080:	f06f 051d 	mvn.w	r5, #29
 8002084:	fb14 5403 	smlabb	r4, r4, r3, r5
 8002088:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800208c:	f003 7e00 	and.w	lr, r3, #33554432	; 0x2000000
 8002090:	e7cf      	b.n	8002032 <RCM_RegisterRegConv+0xee>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002092:	2804      	cmp	r0, #4
 8002094:	d917      	bls.n	80020c6 <RCM_RegisterRegConv+0x182>
 8002096:	68dc      	ldr	r4, [r3, #12]
 8002098:	b114      	cbz	r4, 80020a0 <RCM_RegisterRegConv+0x15c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800209a:	7922      	ldrb	r2, [r4, #4]
 800209c:	4562      	cmp	r2, ip
 800209e:	d01c      	beq.n	80020da <RCM_RegisterRegConv+0x196>
 80020a0:	680a      	ldr	r2, [r1, #0]
 80020a2:	e799      	b.n	8001fd8 <RCM_RegisterRegConv+0x94>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020a4:	2804      	cmp	r0, #4
 80020a6:	680a      	ldr	r2, [r1, #0]
 80020a8:	d999      	bls.n	8001fde <RCM_RegisterRegConv+0x9a>
      i++;
 80020aa:	2003      	movs	r0, #3
 80020ac:	e797      	b.n	8001fde <RCM_RegisterRegConv+0x9a>
 80020ae:	680a      	ldr	r2, [r1, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80020b0:	6824      	ldr	r4, [r4, #0]
 80020b2:	4294      	cmp	r4, r2
 80020b4:	f47f af69 	bne.w	8001f8a <RCM_RegisterRegConv+0x46>
 80020b8:	e7f7      	b.n	80020aa <RCM_RegisterRegConv+0x166>
      i++;
 80020ba:	2001      	movs	r0, #1
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020bc:	689c      	ldr	r4, [r3, #8]
 80020be:	b11c      	cbz	r4, 80020c8 <RCM_RegisterRegConv+0x184>
 80020c0:	f891 c004 	ldrb.w	ip, [r1, #4]
 80020c4:	e756      	b.n	8001f74 <RCM_RegisterRegConv+0x30>
 80020c6:	4620      	mov	r0, r4
 80020c8:	68dc      	ldr	r4, [r3, #12]
 80020ca:	b124      	cbz	r4, 80020d6 <RCM_RegisterRegConv+0x192>
 80020cc:	f891 c004 	ldrb.w	ip, [r1, #4]
 80020d0:	e757      	b.n	8001f82 <RCM_RegisterRegConv+0x3e>
  uint8_t i=0;
 80020d2:	4620      	mov	r0, r4
 80020d4:	e7f2      	b.n	80020bc <RCM_RegisterRegConv+0x178>
 80020d6:	680a      	ldr	r2, [r1, #0]
 80020d8:	e781      	b.n	8001fde <RCM_RegisterRegConv+0x9a>
 80020da:	680a      	ldr	r2, [r1, #0]
      i++;
 80020dc:	2002      	movs	r0, #2
 80020de:	e7e7      	b.n	80020b0 <RCM_RegisterRegConv+0x16c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020e0:	68dc      	ldr	r4, [r3, #12]
 80020e2:	2c00      	cmp	r4, #0
 80020e4:	f43f af72 	beq.w	8001fcc <RCM_RegisterRegConv+0x88>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80020e8:	7920      	ldrb	r0, [r4, #4]
 80020ea:	4560      	cmp	r0, ip
 80020ec:	f47f af6e 	bne.w	8001fcc <RCM_RegisterRegConv+0x88>
      i++;
 80020f0:	2001      	movs	r0, #1
 80020f2:	e7dd      	b.n	80020b0 <RCM_RegisterRegConv+0x16c>
 80020f4:	20000b24 	.word	0x20000b24
 80020f8:	20000b00 	.word	0x20000b00

080020fc <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
  uint16_t retVal;

  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <RCM_ExecRegularConv+0x70>)
 80020fe:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002102:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	2b09      	cmp	r3, #9
 8002108:	d827      	bhi.n	800215a <RCM_ExecRegularConv+0x5e>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800210a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800210e:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002112:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002116:	f44f 7140 	mov.w	r1, #768	; 0x300
 800211a:	fa91 f1a1 	rbit	r1, r1
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800211e:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8002122:	fab1 f181 	clz	r1, r1
 8002126:	f102 002c 	add.w	r0, r2, #44	; 0x2c
 800212a:	fa2c fc01 	lsr.w	ip, ip, r1
  MODIFY_REG(*preg,
 800212e:	f003 031f 	and.w	r3, r3, #31
 8002132:	f850 102c 	ldr.w	r1, [r0, ip, lsl #2]
 8002136:	f021 011f 	bic.w	r1, r1, #31
 800213a:	430b      	orrs	r3, r1

  LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 800213c:	0151      	lsls	r1, r2, #5
 800213e:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
 8002142:	f101 4184 	add.w	r1, r1, #1107296256	; 0x42000000
 8002146:	2301      	movs	r3, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002148:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 800214a:	f8c1 3178 	str.w	r3, [r1, #376]	; 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 800214e:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 8002150:	079b      	lsls	r3, r3, #30
 8002152:	d5fc      	bpl.n	800214e <RCM_ExecRegularConv+0x52>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002154:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  retVal = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
return retVal;
}
 8002156:	b280      	uxth	r0, r0
 8002158:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800215a:	2103      	movs	r1, #3
 800215c:	f06f 001d 	mvn.w	r0, #29
 8002160:	fb11 0103 	smlabb	r1, r1, r3, r0
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002164:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 8002168:	e7d5      	b.n	8002116 <RCM_ExecRegularConv+0x1a>
 800216a:	bf00      	nop
 800216c:	20000b24 	.word	0x20000b24

08002170 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8002170:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8002172:	4c0f      	ldr	r4, [pc, #60]	; (80021b0 <RCM_ExecUserConv+0x40>)
 8002174:	7823      	ldrb	r3, [r4, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d000      	beq.n	800217c <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 800217a:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800217c:	4d0d      	ldr	r5, [pc, #52]	; (80021b4 <RCM_ExecUserConv+0x44>)
 800217e:	7828      	ldrb	r0, [r5, #0]
 8002180:	f7ff ffbc 	bl	80020fc <RCM_ExecRegularConv>
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002184:	f895 c000 	ldrb.w	ip, [r5]
 8002188:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <RCM_ExecUserConv+0x48>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800218a:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <RCM_ExecUserConv+0x4c>)
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 800218c:	f853 503c 	ldr.w	r5, [r3, ip, lsl #3]
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002190:	8010      	strh	r0, [r2, #0]
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002192:	2202      	movs	r2, #2
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002194:	4601      	mov	r1, r0
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002196:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002198:	2d00      	cmp	r5, #0
 800219a:	d0ee      	beq.n	800217a <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 800219c:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80021a0:	4660      	mov	r0, ip
 80021a2:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	7023      	strb	r3, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80021a8:	462b      	mov	r3, r5
}
 80021aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80021ae:	4718      	bx	r3
 80021b0:	20000b21 	.word	0x20000b21
 80021b4:	20000b20 	.word	0x20000b20
 80021b8:	20000b00 	.word	0x20000b00
 80021bc:	20000b22 	.word	0x20000b22

080021c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <HAL_MspInit+0x3c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80021ca:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80021ce:	6459      	str	r1, [r3, #68]	; 0x44
 80021d0:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80021d2:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
 80021d6:	9000      	str	r0, [sp, #0]
 80021d8:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	9201      	str	r2, [sp, #4]
 80021dc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80021de:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80021e2:	6418      	str	r0, [r3, #64]	; 0x40
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ee:	210f      	movs	r1, #15
 80021f0:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f4:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021f6:	f001 b937 	b.w	8003468 <HAL_NVIC_SetPriority>
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800

08002200 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002200:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <HAL_ADC_MspInit+0x84>)
 8002204:	6802      	ldr	r2, [r0, #0]
{
 8002206:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 800220a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002210:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002214:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8002216:	d001      	beq.n	800221c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002218:	b00a      	add	sp, #40	; 0x28
 800221a:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800221c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002220:	9401      	str	r4, [sp, #4]
 8002222:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002224:	4818      	ldr	r0, [pc, #96]	; (8002288 <HAL_ADC_MspInit+0x88>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002226:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800222a:	645a      	str	r2, [r3, #68]	; 0x44
 800222c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800222e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002232:	9201      	str	r2, [sp, #4]
 8002234:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002236:	9402      	str	r4, [sp, #8]
 8002238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800223a:	f042 0204 	orr.w	r2, r2, #4
 800223e:	631a      	str	r2, [r3, #48]	; 0x30
 8002240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002242:	f002 0204 	and.w	r2, r2, #4
 8002246:	9202      	str	r2, [sp, #8]
 8002248:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224a:	9403      	str	r4, [sp, #12]
 800224c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800224e:	f042 0201 	orr.w	r2, r2, #1
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800225c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 800225e:	2207      	movs	r2, #7
 8002260:	2303      	movs	r3, #3
 8002262:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002268:	f001 f98a 	bl	8003580 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 800226c:	2203      	movs	r2, #3
 800226e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002270:	4806      	ldr	r0, [pc, #24]	; (800228c <HAL_ADC_MspInit+0x8c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002274:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 8002276:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227a:	f001 f981 	bl	8003580 <HAL_GPIO_Init>
}
 800227e:	b00a      	add	sp, #40	; 0x28
 8002280:	bd10      	pop	{r4, pc}
 8002282:	bf00      	nop
 8002284:	40012000 	.word	0x40012000
 8002288:	40020800 	.word	0x40020800
 800228c:	40020000 	.word	0x40020000

08002290 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002290:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8002292:	6802      	ldr	r2, [r0, #0]
 8002294:	4938      	ldr	r1, [pc, #224]	; (8002378 <HAL_TIM_Base_MspInit+0xe8>)
{
 8002296:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 800229a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80022a0:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80022a4:	930a      	str	r3, [sp, #40]	; 0x28
  if(htim_base->Instance==TIM1)
 80022a6:	d004      	beq.n	80022b2 <HAL_TIM_Base_MspInit+0x22>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80022a8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80022ac:	d021      	beq.n	80022f2 <HAL_TIM_Base_MspInit+0x62>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022ae:	b00c      	add	sp, #48	; 0x30
 80022b0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022b2:	4a32      	ldr	r2, [pc, #200]	; (800237c <HAL_TIM_Base_MspInit+0xec>)
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	6c50      	ldr	r0, [r2, #68]	; 0x44
 80022b8:	f040 0001 	orr.w	r0, r0, #1
 80022bc:	6450      	str	r0, [r2, #68]	; 0x44
 80022be:	6c50      	ldr	r0, [r2, #68]	; 0x44
 80022c0:	f000 0001 	and.w	r0, r0, #1
 80022c4:	9001      	str	r0, [sp, #4]
 80022c6:	9801      	ldr	r0, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80022cc:	482c      	ldr	r0, [pc, #176]	; (8002380 <HAL_TIM_Base_MspInit+0xf0>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022ce:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d0:	4323      	orrs	r3, r4
 80022d2:	6313      	str	r3, [r2, #48]	; 0x30
 80022d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d6:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80022d8:	ed9f 7b25 	vldr	d7, [pc, #148]	; 8002370 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	4023      	ands	r3, r4
 80022de:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80022e0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80022e2:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022e8:	940a      	str	r4, [sp, #40]	; 0x28
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80022ea:	f001 f949 	bl	8003580 <HAL_GPIO_Init>
}
 80022ee:	b00c      	add	sp, #48	; 0x30
 80022f0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022f2:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 80022f6:	9303      	str	r3, [sp, #12]
 80022f8:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022fa:	4822      	ldr	r0, [pc, #136]	; (8002384 <HAL_TIM_Base_MspInit+0xf4>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022fc:	f041 0101 	orr.w	r1, r1, #1
 8002300:	6411      	str	r1, [r2, #64]	; 0x40
 8002302:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002304:	f001 0101 	and.w	r1, r1, #1
 8002308:	9103      	str	r1, [sp, #12]
 800230a:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230c:	9304      	str	r3, [sp, #16]
 800230e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002310:	f041 0102 	orr.w	r1, r1, #2
 8002314:	6311      	str	r1, [r2, #48]	; 0x30
 8002316:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002318:	f001 0102 	and.w	r1, r1, #2
 800231c:	9104      	str	r1, [sp, #16]
 800231e:	9904      	ldr	r1, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	9305      	str	r3, [sp, #20]
 8002322:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800232c:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232e:	4023      	ands	r3, r4
 8002330:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_HALL_H3_Pin|M1_HALL_H2_Pin;
 8002332:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8002336:	2302      	movs	r3, #2
 8002338:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800233e:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002340:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002344:	9a05      	ldr	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002346:	f001 f91b 	bl	8003580 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 800234a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800234e:	2302      	movs	r3, #2
 8002350:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002354:	480a      	ldr	r0, [pc, #40]	; (8002380 <HAL_TIM_Base_MspInit+0xf0>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002356:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002358:	2200      	movs	r2, #0
 800235a:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 800235c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 800235e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002362:	f001 f90d 	bl	8003580 <HAL_GPIO_Init>
}
 8002366:	b00c      	add	sp, #48	; 0x30
 8002368:	bd10      	pop	{r4, pc}
 800236a:	bf00      	nop
 800236c:	f3af 8000 	nop.w
 8002370:	00000040 	.word	0x00000040
 8002374:	00000002 	.word	0x00000002
 8002378:	40010000 	.word	0x40010000
 800237c:	40023800 	.word	0x40023800
 8002380:	40020000 	.word	0x40020000
 8002384:	40020400 	.word	0x40020400

08002388 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002388:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800238a:	4a26      	ldr	r2, [pc, #152]	; (8002424 <HAL_TIM_MspPostInit+0x9c>)
 800238c:	6801      	ldr	r1, [r0, #0]
{
 800238e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8002392:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002398:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800239c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 800239e:	d001      	beq.n	80023a4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80023a0:	b008      	add	sp, #32
 80023a2:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a4:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80023ac:	481e      	ldr	r0, [pc, #120]	; (8002428 <HAL_TIM_MspPostInit+0xa0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ae:	f041 0101 	orr.w	r1, r1, #1
 80023b2:	6311      	str	r1, [r2, #48]	; 0x30
 80023b4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80023b6:	f001 0101 	and.w	r1, r1, #1
 80023ba:	9100      	str	r1, [sp, #0]
 80023bc:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023c2:	f043 0302 	orr.w	r3, r3, #2
 80023c6:	6313      	str	r3, [r2, #48]	; 0x30
 80023c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023d0:	2401      	movs	r4, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023d4:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80023d6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80023d8:	2280      	movs	r2, #128	; 0x80
 80023da:	2302      	movs	r3, #2
 80023dc:	2601      	movs	r6, #1
 80023de:	2702      	movs	r7, #2
 80023e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80023e4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80023e8:	f001 f8ca 	bl	8003580 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ec:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80023ee:	2203      	movs	r2, #3
 80023f0:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f2:	480e      	ldr	r0, [pc, #56]	; (800242c <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023f4:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80023f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80023fa:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fe:	f001 f8bf 	bl	8003580 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002402:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002406:	2302      	movs	r3, #2
 8002408:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240c:	4806      	ldr	r0, [pc, #24]	; (8002428 <HAL_TIM_MspPostInit+0xa0>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800240e:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002410:	2202      	movs	r2, #2
 8002412:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002416:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241a:	f001 f8b1 	bl	8003580 <HAL_GPIO_Init>
}
 800241e:	b008      	add	sp, #32
 8002420:	bdd0      	pop	{r4, r6, r7, pc}
 8002422:	bf00      	nop
 8002424:	40010000 	.word	0x40010000
 8002428:	40020000 	.word	0x40020000
 800242c:	40020400 	.word	0x40020400

08002430 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002430:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART6)
 8002432:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <HAL_UART_MspInit+0x70>)
 8002434:	6801      	ldr	r1, [r0, #0]
{
 8002436:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	2300      	movs	r3, #0
  if(huart->Instance==USART6)
 800243a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002440:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002444:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART6)
 8002446:	d002      	beq.n	800244e <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002448:	b009      	add	sp, #36	; 0x24
 800244a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART6_CLK_ENABLE();
 800244e:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	6c50      	ldr	r0, [r2, #68]	; 0x44
 8002456:	f040 0020 	orr.w	r0, r0, #32
 800245a:	6450      	str	r0, [r2, #68]	; 0x44
 800245c:	6c50      	ldr	r0, [r2, #68]	; 0x44
 800245e:	f000 0020 	and.w	r0, r0, #32
 8002462:	9000      	str	r0, [sp, #0]
 8002464:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002466:	9301      	str	r3, [sp, #4]
 8002468:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246a:	480e      	ldr	r0, [pc, #56]	; (80024a4 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6313      	str	r3, [r2, #48]	; 0x30
 8002472:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002474:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8002498 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002478:	f003 0301 	and.w	r3, r3, #1
 800247c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800247e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002480:	2308      	movs	r3, #8
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002482:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002486:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002488:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248a:	f001 f879 	bl	8003580 <HAL_GPIO_Init>
}
 800248e:	b009      	add	sp, #36	; 0x24
 8002490:	f85d fb04 	ldr.w	pc, [sp], #4
 8002494:	f3af 8000 	nop.w
 8002498:	00001800 	.word	0x00001800
 800249c:	00000002 	.word	0x00000002
 80024a0:	40011400 	.word	0x40011400
 80024a4:	40020000 	.word	0x40020000

080024a8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80024a8:	b508      	push	{r3, lr}
  if(huart->Instance==USART6)
 80024aa:	6802      	ldr	r2, [r0, #0]
 80024ac:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <HAL_UART_MspDeInit+0x2c>)
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d000      	beq.n	80024b4 <HAL_UART_MspDeInit+0xc>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80024b2:	bd08      	pop	{r3, pc}
    __HAL_RCC_USART6_CLK_DISABLE();
 80024b4:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <HAL_UART_MspDeInit+0x30>)
    HAL_GPIO_DeInit(GPIOA, UART_TX_Pin|UART_RX_Pin);
 80024b6:	4809      	ldr	r0, [pc, #36]	; (80024dc <HAL_UART_MspDeInit+0x34>)
    __HAL_RCC_USART6_CLK_DISABLE();
 80024b8:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80024ba:	f023 0320 	bic.w	r3, r3, #32
 80024be:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, UART_TX_Pin|UART_RX_Pin);
 80024c0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80024c4:	f001 f94e 	bl	8003764 <HAL_GPIO_DeInit>
}
 80024c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80024cc:	2047      	movs	r0, #71	; 0x47
 80024ce:	f001 b817 	b.w	8003500 <HAL_NVIC_DisableIRQ>
 80024d2:	bf00      	nop
 80024d4:	40011400 	.word	0x40011400
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020000 	.word	0x40020000

080024e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e0:	b570      	push	{r4, r5, r6, lr}
 80024e2:	b088      	sub	sp, #32
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80024e4:	4b23      	ldr	r3, [pc, #140]	; (8002574 <HAL_InitTick+0x94>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	9202      	str	r2, [sp, #8]
 80024ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024ec:	f042 0208 	orr.w	r2, r2, #8
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
 80024f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f4:	f003 0308 	and.w	r3, r3, #8
 80024f8:	9302      	str	r3, [sp, #8]
{
 80024fa:	4605      	mov	r5, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024fc:	a901      	add	r1, sp, #4
 80024fe:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002500:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002502:	f001 fcc1 	bl	8003e88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002506:	9b06      	ldr	r3, [sp, #24]
 8002508:	b9d3      	cbnz	r3, 8002540 <HAL_InitTick+0x60>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800250a:	f001 fc9d 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 800250e:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002510:	4819      	ldr	r0, [pc, #100]	; (8002578 <HAL_InitTick+0x98>)

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002512:	4c1a      	ldr	r4, [pc, #104]	; (800257c <HAL_InitTick+0x9c>)
 8002514:	491a      	ldr	r1, [pc, #104]	; (8002580 <HAL_InitTick+0xa0>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002516:	fba0 2303 	umull	r2, r3, r0, r3
 800251a:	0c9b      	lsrs	r3, r3, #18
 800251c:	3b01      	subs	r3, #1
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
  htim5.Init.Prescaler = uwPrescalerValue;
  htim5.Init.ClockDivision = 0;
 800251e:	2200      	movs	r2, #0
  htim5.Init.Prescaler = uwPrescalerValue;
 8002520:	e9c4 1300 	strd	r1, r3, [r4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim5);
 8002524:	4620      	mov	r0, r4
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002526:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim5.Init.ClockDivision = 0;
 800252a:	6122      	str	r2, [r4, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252c:	60a2      	str	r2, [r4, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800252e:	61a2      	str	r2, [r4, #24]
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002530:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim5);
 8002532:	f001 fccb 	bl	8003ecc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8002536:	4606      	mov	r6, r0
 8002538:	b130      	cbz	r0, 8002548 <HAL_InitTick+0x68>
    }
  }

 /* Return function status */
  return status;
}
 800253a:	4630      	mov	r0, r6
 800253c:	b008      	add	sp, #32
 800253e:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002540:	f001 fc82 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8002544:	0043      	lsls	r3, r0, #1
 8002546:	e7e3      	b.n	8002510 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002548:	4620      	mov	r0, r4
 800254a:	f001 fd3d 	bl	8003fc8 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800254e:	4606      	mov	r6, r0
 8002550:	2800      	cmp	r0, #0
 8002552:	d1f2      	bne.n	800253a <HAL_InitTick+0x5a>
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002554:	2032      	movs	r0, #50	; 0x32
 8002556:	f000 ffc5 	bl	80034e4 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800255a:	2d0f      	cmp	r5, #15
 800255c:	d901      	bls.n	8002562 <HAL_InitTick+0x82>
        status = HAL_ERROR;
 800255e:	2601      	movs	r6, #1
 8002560:	e7eb      	b.n	800253a <HAL_InitTick+0x5a>
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002562:	4632      	mov	r2, r6
 8002564:	4629      	mov	r1, r5
 8002566:	2032      	movs	r0, #50	; 0x32
 8002568:	f000 ff7e 	bl	8003468 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <HAL_InitTick+0xa4>)
 800256e:	601d      	str	r5, [r3, #0]
 8002570:	e7e3      	b.n	800253a <HAL_InitTick+0x5a>
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	431bde83 	.word	0x431bde83
 800257c:	20000b34 	.word	0x20000b34
 8002580:	40000c00 	.word	0x40000c00
 8002584:	20000578 	.word	0x20000578

08002588 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002588:	4801      	ldr	r0, [pc, #4]	; (8002590 <TIM5_IRQHandler+0x8>)
 800258a:	f002 b81b 	b.w	80045c4 <HAL_TIM_IRQHandler>
 800258e:	bf00      	nop
 8002590:	20000b34 	.word	0x20000b34

08002594 <ADC_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <ADC_IRQHandler+0x18>)
 8002596:	681a      	ldr	r2, [r3, #0]
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 8002598:	0752      	lsls	r2, r2, #29
 800259a:	d400      	bmi.n	800259e <ADC_IRQHandler+0xa>
  }
#endif
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800259c:	4770      	bx	lr
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	f022 020c 	bic.w	r2, r2, #12
 80025a4:	601a      	str	r2, [r3, #0]
    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 80025a6:	f7fe bec7 	b.w	8001338 <TSK_HighFrequencyTask>
 80025aa:	bf00      	nop
 80025ac:	40012000 	.word	0x40012000

080025b0 <TIM1_UP_TIM10_IRQHandler>:
{
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
 80025b0:	4803      	ldr	r0, [pc, #12]	; (80025c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80025b2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80025b4:	685b      	ldr	r3, [r3, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80025b6:	f06f 0201 	mvn.w	r2, #1
 80025ba:	611a      	str	r2, [r3, #16]
  R3_1_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80025bc:	f004 bd76 	b.w	80070ac <R3_1_TIMx_UP_IRQHandler>
 80025c0:	20000314 	.word	0x20000314

080025c4 <TIM1_BRK_TIM9_IRQHandler>:
void TIMx_BRK_M1_IRQHandler(void)
{
  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 80025c4:	4807      	ldr	r0, [pc, #28]	; (80025e4 <TIM1_BRK_TIM9_IRQHandler+0x20>)
{
 80025c6:	b508      	push	{r3, lr}
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 80025c8:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80025ca:	685b      	ldr	r3, [r3, #4]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80025cc:	691a      	ldr	r2, [r3, #16]
 80025ce:	0612      	lsls	r2, r2, #24
 80025d0:	d504      	bpl.n	80025dc <TIM1_BRK_TIM9_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80025d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025d6:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    R3_1_BRK_IRQHandler(&PWM_Handle_M1);
 80025d8:	f004 fd86 	bl	80070e8 <R3_1_BRK_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 80025dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 80025e0:	f7fe be70 	b.w	80012c4 <MC_Scheduler>
 80025e4:	20000314 	.word	0x20000314

080025e8 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 80025e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 80025ea:	4c0c      	ldr	r4, [pc, #48]	; (800261c <TIM2_IRQHandler+0x34>)
 80025ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80025ee:	691a      	ldr	r2, [r3, #16]
 80025f0:	07d1      	lsls	r1, r2, #31
 80025f2:	d40b      	bmi.n	800260c <TIM2_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80025f4:	691a      	ldr	r2, [r3, #16]
 80025f6:	0792      	lsls	r2, r2, #30
 80025f8:	d507      	bpl.n	800260a <TIM2_IRQHandler+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80025fa:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 80025fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8002602:	4806      	ldr	r0, [pc, #24]	; (800261c <TIM2_IRQHandler+0x34>)
 8002604:	611a      	str	r2, [r3, #16]
 8002606:	f003 bc8b 	b.w	8005f20 <HALL_TIMx_CC_IRQHandler>
}
 800260a:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800260c:	f06f 0201 	mvn.w	r2, #1
 8002610:	611a      	str	r2, [r3, #16]
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8002612:	4620      	mov	r0, r4
 8002614:	f003 fe2a 	bl	800626c <HALL_TIMx_UP_IRQHandler>
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 8002618:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800261a:	e7eb      	b.n	80025f4 <TIM2_IRQHandler+0xc>
 800261c:	200000b4 	.word	0x200000b4

08002620 <USART6_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 8002620:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002622:	4c1f      	ldr	r4, [pc, #124]	; (80026a0 <USART6_IRQHandler+0x80>)
 8002624:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	0691      	lsls	r1, r2, #26
{
 800262c:	b082      	sub	sp, #8
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800262e:	d407      	bmi.n	8002640 <USART6_IRQHandler+0x20>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002630:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002632:	0612      	lsls	r2, r2, #24
 8002634:	d413      	bmi.n	800265e <USART6_IRQHandler+0x3e>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002636:	681b      	ldr	r3, [r3, #0]
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002638:	071b      	lsls	r3, r3, #28
 800263a:	d418      	bmi.n	800266e <USART6_IRQHandler+0x4e>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 800263c:	b002      	add	sp, #8
 800263e:	bd10      	pop	{r4, pc}
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002640:	6859      	ldr	r1, [r3, #4]
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 8002642:	4620      	mov	r0, r4
 8002644:	b2c9      	uxtb	r1, r1
 8002646:	f005 f9a5 	bl	8007994 <UFCP_RX_IRQ_Handler>
 800264a:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 800264c:	2b01      	cmp	r3, #1
 800264e:	d021      	beq.n	8002694 <USART6_IRQHandler+0x74>
    if (retVal == 2)
 8002650:	2b02      	cmp	r3, #2
 8002652:	d01c      	beq.n	800268e <USART6_IRQHandler+0x6e>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002654:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	0612      	lsls	r2, r2, #24
 800265c:	d5eb      	bpl.n	8002636 <USART6_IRQHandler+0x16>
    UFCP_TX_IRQ_Handler(&pUSART);
 800265e:	4810      	ldr	r0, [pc, #64]	; (80026a0 <USART6_IRQHandler+0x80>)
 8002660:	f005 f8f0 	bl	8007844 <UFCP_TX_IRQ_Handler>
  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002664:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	071b      	lsls	r3, r3, #28
 800266c:	d5e6      	bpl.n	800263c <USART6_IRQHandler+0x1c>
    UFCP_OVR_IRQ_Handler(&pUSART);
 800266e:	480c      	ldr	r0, [pc, #48]	; (80026a0 <USART6_IRQHandler+0x80>)
 8002670:	f005 f9fc 	bl	8007a6c <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002674:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  tmpreg = USARTx->SR;
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 800267c:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002682:	9b01      	ldr	r3, [sp, #4]
}
 8002684:	b002      	add	sp, #8
 8002686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UI_SerialCommunicationTimeOutStop();
 800268a:	f000 b8df 	b.w	800284c <UI_SerialCommunicationTimeOutStop>
      UI_SerialCommunicationTimeOutStop();
 800268e:	f000 f8dd 	bl	800284c <UI_SerialCommunicationTimeOutStop>
 8002692:	e7df      	b.n	8002654 <USART6_IRQHandler+0x34>
      UI_SerialCommunicationTimeOutStart();
 8002694:	f000 f8e0 	bl	8002858 <UI_SerialCommunicationTimeOutStart>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002698:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800269c:	e7c8      	b.n	8002630 <USART6_IRQHandler+0x10>
 800269e:	bf00      	nop
 80026a0:	2000042c 	.word	0x2000042c

080026a4 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80026a4:	b510      	push	{r4, lr}
 80026a6:	b082      	sub	sp, #8
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80026a8:	f7fe ff16 	bl	80014d8 <TSK_HardwareFaultTask>
 80026ac:	4c1b      	ldr	r4, [pc, #108]	; (800271c <HardFault_Handler+0x78>)

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80026ae:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	0712      	lsls	r2, r2, #28
 80026b6:	d41d      	bmi.n	80026f4 <HardFault_Handler+0x50>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80026b8:	681a      	ldr	r2, [r3, #0]
        UFCP_OVR_IRQ_Handler(&pUSART);
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
        UI_SerialCommunicationTimeOutStop();
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80026ba:	0610      	lsls	r0, r2, #24
 80026bc:	d40f      	bmi.n	80026de <HardFault_Handler+0x3a>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80026be:	681a      	ldr	r2, [r3, #0]
      {
        UFCP_TX_IRQ_Handler(&pUSART);
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 80026c0:	0692      	lsls	r2, r2, #26
 80026c2:	d5f6      	bpl.n	80026b2 <HardFault_Handler+0xe>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80026c4:	6859      	ldr	r1, [r3, #4]
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 80026c6:	4620      	mov	r0, r4
 80026c8:	b2c9      	uxtb	r1, r1
 80026ca:	f005 f963 	bl	8007994 <UFCP_RX_IRQ_Handler>
 80026ce:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d01f      	beq.n	8002714 <HardFault_Handler+0x70>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d1ea      	bne.n	80026ae <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 80026d8:	f000 f8b8 	bl	800284c <UI_SerialCommunicationTimeOutStop>
 80026dc:	e7e7      	b.n	80026ae <HardFault_Handler+0xa>
        UFCP_TX_IRQ_Handler(&pUSART);
 80026de:	4620      	mov	r0, r4
 80026e0:	f005 f8b0 	bl	8007844 <UFCP_TX_IRQ_Handler>
      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 80026e4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	0691      	lsls	r1, r2, #26
 80026ec:	d4ea      	bmi.n	80026c4 <HardFault_Handler+0x20>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80026ee:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80026f0:	0712      	lsls	r2, r2, #28
 80026f2:	d5e1      	bpl.n	80026b8 <HardFault_Handler+0x14>
        UFCP_OVR_IRQ_Handler(&pUSART);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f005 f9b9 	bl	8007a6c <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 80026fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  tmpreg = USARTx->SR;
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002702:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002708:	9b01      	ldr	r3, [sp, #4]
        UI_SerialCommunicationTimeOutStop();
 800270a:	f000 f89f 	bl	800284c <UI_SerialCommunicationTimeOutStop>
      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800270e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002712:	e7d1      	b.n	80026b8 <HardFault_Handler+0x14>
          UI_SerialCommunicationTimeOutStart();
 8002714:	f000 f8a0 	bl	8002858 <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 8002718:	e7c9      	b.n	80026ae <HardFault_Handler+0xa>
 800271a:	bf00      	nop
 800271c:	2000042c 	.word	0x2000042c

08002720 <EXTI15_10_IRQHandler>:
  * @brief  This function handles Button IRQ on PIN PC13.
  */
uint8_t dllm = 0;
uint8_t count = 0;
void EXTI15_10_IRQHandler (void)
{
 8002720:	b508      	push	{r3, lr}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <EXTI15_10_IRQHandler+0x58>)
 8002724:	695a      	ldr	r2, [r3, #20]
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 8002726:	0491      	lsls	r1, r2, #18
 8002728:	d40d      	bmi.n	8002746 <EXTI15_10_IRQHandler+0x26>
    {
    	POWER_CHANGE_STATE(WAKEUP);
    }

  }
  else if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET)
 800272a:	695a      	ldr	r2, [r3, #20]
 800272c:	0512      	lsls	r2, r2, #20
 800272e:	d509      	bpl.n	8002744 <EXTI15_10_IRQHandler+0x24>
  {
      __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
      count++;
 8002730:	4a12      	ldr	r2, [pc, #72]	; (800277c <EXTI15_10_IRQHandler+0x5c>)
      __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 8002732:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002736:	6159      	str	r1, [r3, #20]
      count++;
 8002738:	7813      	ldrb	r3, [r2, #0]
 800273a:	3301      	adds	r3, #1
 800273c:	b2db      	uxtb	r3, r3
      if(count == 1)
 800273e:	2b01      	cmp	r3, #1
      count++;
 8002740:	7013      	strb	r3, [r2, #0]
      if(count == 1)
 8002742:	d00e      	beq.n	8002762 <EXTI15_10_IRQHandler+0x42>
      {
    	  POWER_CHANGE_STATE(WAKEUP);
      }
  }
}
 8002744:	bd08      	pop	{r3, pc}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8002746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800274a:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 800274c:	f000 f88a 	bl	8002864 <UI_HandleStartStopButton_cb>
    dllm++;
 8002750:	4a0b      	ldr	r2, [pc, #44]	; (8002780 <EXTI15_10_IRQHandler+0x60>)
 8002752:	7813      	ldrb	r3, [r2, #0]
 8002754:	3301      	adds	r3, #1
 8002756:	b2db      	uxtb	r3, r3
    if(dllm == 2)
 8002758:	2b02      	cmp	r3, #2
    dllm++;
 800275a:	7013      	strb	r3, [r2, #0]
    if(dllm == 2)
 800275c:	d006      	beq.n	800276c <EXTI15_10_IRQHandler+0x4c>
    else if (dllm > 6)
 800275e:	2b06      	cmp	r3, #6
 8002760:	d9f0      	bls.n	8002744 <EXTI15_10_IRQHandler+0x24>
}
 8002762:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    	POWER_CHANGE_STATE(WAKEUP);
 8002766:	2002      	movs	r0, #2
 8002768:	f005 b9a2 	b.w	8007ab0 <POWER_CHANGE_STATE>
}
 800276c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    	POWER_CHANGE_STATE(POWER_OFF);
 8002770:	2000      	movs	r0, #0
 8002772:	f005 b99d 	b.w	8007ab0 <POWER_CHANGE_STATE>
 8002776:	bf00      	nop
 8002778:	40013c00 	.word	0x40013c00
 800277c:	20000b7c 	.word	0x20000b7c
 8002780:	20000b7d 	.word	0x20000b7d

08002784 <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 8002784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
 8002788:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80027fc <UI_TaskInit+0x78>
    pMCP->_Super = UI_Params;
 800278c:	f8df e070 	ldr.w	lr, [pc, #112]	; 8002800 <UI_TaskInit+0x7c>

    UFCP_Init( & pUSART );
 8002790:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8002804 <UI_TaskInit+0x80>
{
 8002794:	461e      	mov	r6, r3
    pMCP = &MCP_UI_Params;
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <UI_TaskInit+0x68>)
 8002798:	f8c8 3000 	str.w	r3, [r8]
{
 800279c:	4607      	mov	r7, r0
 800279e:	460c      	mov	r4, r1
 80027a0:	4615      	mov	r5, r2
    pMCP->_Super = UI_Params;
 80027a2:	469c      	mov	ip, r3
 80027a4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80027a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80027ac:	e89e 0003 	ldmia.w	lr, {r0, r1}
{
 80027b0:	b082      	sub	sp, #8
    pMCP->_Super = UI_Params;
 80027b2:	e88c 0003 	stmia.w	ip, {r0, r1}
    UFCP_Init( & pUSART );
 80027b6:	4648      	mov	r0, r9
{
 80027b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    UFCP_Init( & pUSART );
 80027bc:	f005 f840 	bl	8007840 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 80027c0:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <UI_TaskInit+0x6c>)
 80027c2:	f8d8 0000 	ldr.w	r0, [r8]
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	4649      	mov	r1, r9
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <UI_TaskInit+0x70>)
 80027cc:	4a0a      	ldr	r2, [pc, #40]	; (80027f8 <UI_TaskInit+0x74>)
 80027ce:	f8cd a004 	str.w	sl, [sp, #4]
 80027d2:	f7ff fb63 	bl	8001e9c <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 80027d6:	f8d8 0000 	ldr.w	r0, [r8]
 80027da:	970a      	str	r7, [sp, #40]	; 0x28
 80027dc:	4633      	mov	r3, r6
 80027de:	462a      	mov	r2, r5
 80027e0:	4621      	mov	r1, r4

}
 80027e2:	b002      	add	sp, #8
 80027e4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 80027e8:	f000 b848 	b.w	800287c <UI_Init>
 80027ec:	20000b80 	.word	0x20000b80
 80027f0:	08007a8d 	.word	0x08007a8d
 80027f4:	080078ad 	.word	0x080078ad
 80027f8:	080078d9 	.word	0x080078d9
 80027fc:	20000c34 	.word	0x20000c34
 8002800:	20000a04 	.word	0x20000a04
 8002804:	2000042c 	.word	0x2000042c

08002808 <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 8002808:	4a0d      	ldr	r2, [pc, #52]	; (8002840 <UI_Scheduler+0x38>)
 800280a:	8813      	ldrh	r3, [r2, #0]
 800280c:	b29b      	uxth	r3, r3
 800280e:	b11b      	cbz	r3, 8002818 <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8002810:	8813      	ldrh	r3, [r2, #0]
 8002812:	3b01      	subs	r3, #1
 8002814:	b29b      	uxth	r3, r3
 8002816:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 8002818:	4a0a      	ldr	r2, [pc, #40]	; (8002844 <UI_Scheduler+0x3c>)
 800281a:	8813      	ldrh	r3, [r2, #0]
 800281c:	b29b      	uxth	r3, r3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d903      	bls.n	800282a <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 8002822:	8813      	ldrh	r3, [r2, #0]
 8002824:	3b01      	subs	r3, #1
 8002826:	b29b      	uxth	r3, r3
 8002828:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 800282a:	4a07      	ldr	r2, [pc, #28]	; (8002848 <UI_Scheduler+0x40>)
 800282c:	8813      	ldrh	r3, [r2, #0]
 800282e:	b29b      	uxth	r3, r3
 8002830:	2b01      	cmp	r3, #1
 8002832:	d903      	bls.n	800283c <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 8002834:	8813      	ldrh	r3, [r2, #0]
 8002836:	3b01      	subs	r3, #1
 8002838:	b29b      	uxth	r3, r3
 800283a:	8013      	strh	r3, [r2, #0]
  }
}
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20000c32 	.word	0x20000c32
 8002844:	20000c30 	.word	0x20000c30
 8002848:	2000056c 	.word	0x2000056c

0800284c <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 800284c:	4b01      	ldr	r3, [pc, #4]	; (8002854 <UI_SerialCommunicationTimeOutStop+0x8>)
 800284e:	2200      	movs	r2, #0
 8002850:	801a      	strh	r2, [r3, #0]
}
 8002852:	4770      	bx	lr
 8002854:	20000c30 	.word	0x20000c30

08002858 <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8002858:	4b01      	ldr	r3, [pc, #4]	; (8002860 <UI_SerialCommunicationTimeOutStart+0x8>)
 800285a:	224f      	movs	r2, #79	; 0x4f
 800285c:	801a      	strh	r2, [r3, #0]
}
 800285e:	4770      	bx	lr
 8002860:	20000c30 	.word	0x20000c30

08002864 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002864:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (MC_GetSTMStateMotor1() == IDLE)
 8002866:	f7fe f937 	bl	8000ad8 <MC_GetSTMStateMotor1>
 800286a:	b918      	cbnz	r0, 8002874 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 800286c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StartMotor1();
 8002870:	f7fe b926 	b.w	8000ac0 <MC_StartMotor1>
}
 8002874:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StopMotor1();
 8002878:	f7fe b928 	b.w	8000acc <MC_StopMotor1>

0800287c <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 800287c:	e9c0 2302 	strd	r2, r3, [r0, #8]
  pHandle->bDriveNum = bMCNum;
 8002880:	7101      	strb	r1, [r0, #4]
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 8002882:	9b00      	ldr	r3, [sp, #0]
 8002884:	6103      	str	r3, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 8002886:	2100      	movs	r1, #0
 8002888:	7501      	strb	r1, [r0, #20]
}
 800288a:	4770      	bx	lr

0800288c <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 800288c:	7903      	ldrb	r3, [r0, #4]
 800288e:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8002890:	bf86      	itte	hi
 8002892:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 8002894:	2001      	movhi	r0, #1
    retVal = false;
 8002896:	2000      	movls	r0, #0
  }
  return retVal;
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 800289c:	7d00      	ldrb	r0, [r0, #20]
 800289e:	4770      	bx	lr

080028a0 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 80028a0:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80028a2:	6884      	ldr	r4, [r0, #8]
 80028a4:	7d03      	ldrb	r3, [r0, #20]
 80028a6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
{
 80028aa:	4614      	mov	r4, r2
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80028ac:	68c2      	ldr	r2, [r0, #12]
{
 80028ae:	b083      	sub	sp, #12
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80028b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 80028b4:	295b      	cmp	r1, #91	; 0x5b
 80028b6:	d82f      	bhi.n	8002918 <UI_SetReg+0x78>
 80028b8:	e8df f001 	tbb	[pc, r1]
 80028bc:	412e2e3d 	.word	0x412e2e3d
 80028c0:	544e482e 	.word	0x544e482e
 80028c4:	726c665a 	.word	0x726c665a
 80028c8:	908a8478 	.word	0x908a8478
 80028cc:	2e2e2e2e 	.word	0x2e2e2e2e
 80028d0:	2e2e2e2e 	.word	0x2e2e2e2e
 80028d4:	2e2e2e2e 	.word	0x2e2e2e2e
 80028d8:	2e2e2e2e 	.word	0x2e2e2e2e
 80028dc:	2e2e2e2e 	.word	0x2e2e2e2e
 80028e0:	2e2e2e2e 	.word	0x2e2e2e2e
 80028e4:	2e2e2e2e 	.word	0x2e2e2e2e
 80028e8:	2e2e2e2e 	.word	0x2e2e2e2e
 80028ec:	2e2e2e2e 	.word	0x2e2e2e2e
 80028f0:	2e2e2e2e 	.word	0x2e2e2e2e
 80028f4:	2e2e2e2e 	.word	0x2e2e2e2e
 80028f8:	2e2e2e2e 	.word	0x2e2e2e2e
 80028fc:	2e2e962e 	.word	0x2e2e962e
 8002900:	2e2e2e2e 	.word	0x2e2e2e2e
 8002904:	2e2e2e2e 	.word	0x2e2e2e2e
 8002908:	2e2e2e2e 	.word	0x2e2e2e2e
 800290c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002910:	2e2e2e2e 	.word	0x2e2e2e2e
 8002914:	312e2e2e 	.word	0x312e2e2e
 8002918:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 800291a:	b003      	add	sp, #12
 800291c:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 800291e:	493f      	ldr	r1, [pc, #252]	; (8002a1c <UI_SetReg+0x17c>)
 8002920:	fb81 3104 	smull	r3, r1, r1, r4
 8002924:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8002928:	4628      	mov	r0, r5
 800292a:	2200      	movs	r2, #0
 800292c:	b209      	sxth	r1, r1
 800292e:	f7fe f8e7 	bl	8000b00 <MCI_ExecSpeedRamp>
  bool retVal = true;
 8002932:	2001      	movs	r0, #1
    break;
 8002934:	e7f1      	b.n	800291a <UI_SetReg+0x7a>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 8002936:	b2e1      	uxtb	r1, r4
 8002938:	f7ff ffa8 	bl	800288c <UI_SelectMC>
    break;
 800293c:	e7ed      	b.n	800291a <UI_SetReg+0x7a>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 800293e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8002942:	d057      	beq.n	80029f4 <UI_SetReg+0x154>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 8002944:	2c01      	cmp	r4, #1
 8002946:	d05f      	beq.n	8002a08 <UI_SetReg+0x168>
  bool retVal = true;
 8002948:	2001      	movs	r0, #1
 800294a:	e7e6      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 800294c:	6818      	ldr	r0, [r3, #0]
 800294e:	b221      	sxth	r1, r4
 8002950:	f003 fdd4 	bl	80064fc <PID_SetKP>
  bool retVal = true;
 8002954:	2001      	movs	r0, #1
    break;
 8002956:	e7e0      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 8002958:	6818      	ldr	r0, [r3, #0]
 800295a:	b221      	sxth	r1, r4
 800295c:	f003 fdd0 	bl	8006500 <PID_SetKI>
  bool retVal = true;
 8002960:	2001      	movs	r0, #1
    break;
 8002962:	e7da      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	b221      	sxth	r1, r4
 8002968:	f003 fdda 	bl	8006520 <PID_SetKD>
  bool retVal = true;
 800296c:	2001      	movs	r0, #1
    break;
 800296e:	e7d4      	b.n	800291a <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 8002970:	4628      	mov	r0, r5
 8002972:	f7fe f97d 	bl	8000c70 <MCI_GetIqdref>
 8002976:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 8002978:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 800297c:	4628      	mov	r0, r5
 800297e:	9901      	ldr	r1, [sp, #4]
 8002980:	f7fe f8d2 	bl	8000b28 <MCI_SetCurrentReferences>
  bool retVal = true;
 8002984:	2001      	movs	r0, #1
    break;
 8002986:	e7c8      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 8002988:	6858      	ldr	r0, [r3, #4]
 800298a:	b221      	sxth	r1, r4
 800298c:	f003 fdb6 	bl	80064fc <PID_SetKP>
  bool retVal = true;
 8002990:	2001      	movs	r0, #1
    break;
 8002992:	e7c2      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8002994:	6858      	ldr	r0, [r3, #4]
 8002996:	b221      	sxth	r1, r4
 8002998:	f003 fdb2 	bl	8006500 <PID_SetKI>
  bool retVal = true;
 800299c:	2001      	movs	r0, #1
    break;
 800299e:	e7bc      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 80029a0:	6858      	ldr	r0, [r3, #4]
 80029a2:	b221      	sxth	r1, r4
 80029a4:	f003 fdbc 	bl	8006520 <PID_SetKD>
  bool retVal = true;
 80029a8:	2001      	movs	r0, #1
    break;
 80029aa:	e7b6      	b.n	800291a <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 80029ac:	4628      	mov	r0, r5
 80029ae:	f7fe f95f 	bl	8000c70 <MCI_GetIqdref>
 80029b2:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 80029b4:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 80029b8:	4628      	mov	r0, r5
 80029ba:	9901      	ldr	r1, [sp, #4]
 80029bc:	f7fe f8b4 	bl	8000b28 <MCI_SetCurrentReferences>
  bool retVal = true;
 80029c0:	2001      	movs	r0, #1
    break;
 80029c2:	e7aa      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 80029c4:	6898      	ldr	r0, [r3, #8]
 80029c6:	b221      	sxth	r1, r4
 80029c8:	f003 fd98 	bl	80064fc <PID_SetKP>
  bool retVal = true;
 80029cc:	2001      	movs	r0, #1
    break;
 80029ce:	e7a4      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 80029d0:	6898      	ldr	r0, [r3, #8]
 80029d2:	b221      	sxth	r1, r4
 80029d4:	f003 fd94 	bl	8006500 <PID_SetKI>
  bool retVal = true;
 80029d8:	2001      	movs	r0, #1
    break;
 80029da:	e79e      	b.n	800291a <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 80029dc:	6898      	ldr	r0, [r3, #8]
 80029de:	b221      	sxth	r1, r4
 80029e0:	f003 fd9e 	bl	8006520 <PID_SetKD>
  bool retVal = true;
 80029e4:	2001      	movs	r0, #1
    break;
 80029e6:	e798      	b.n	800291a <UI_SetReg+0x7a>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 80029e8:	4628      	mov	r0, r5
 80029ea:	b221      	sxth	r1, r4
 80029ec:	f7fe f96e 	bl	8000ccc <MCI_SetIdref>
  bool retVal = true;
 80029f0:	2001      	movs	r0, #1
    break;
 80029f2:	e792      	b.n	800291a <UI_SetReg+0x7a>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 80029f4:	4628      	mov	r0, r5
 80029f6:	f7fe f965 	bl	8000cc4 <MCI_GetTeref>
 80029fa:	4622      	mov	r2, r4
 80029fc:	4601      	mov	r1, r0
 80029fe:	4628      	mov	r0, r5
 8002a00:	f7fe f888 	bl	8000b14 <MCI_ExecTorqueRamp>
  bool retVal = true;
 8002a04:	2001      	movs	r0, #1
 8002a06:	e788      	b.n	800291a <UI_SetReg+0x7a>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8002a08:	4628      	mov	r0, r5
 8002a0a:	f7fe f903 	bl	8000c14 <MCI_GetMecSpeedRefUnit>
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4601      	mov	r1, r0
 8002a12:	4628      	mov	r0, r5
 8002a14:	f7fe f874 	bl	8000b00 <MCI_ExecSpeedRamp>
  bool retVal = true;
 8002a18:	4620      	mov	r0, r4
 8002a1a:	e77e      	b.n	800291a <UI_SetReg+0x7a>
 8002a1c:	2aaaaaab 	.word	0x2aaaaaab

08002a20 <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 8002a20:	b530      	push	{r4, r5, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002a22:	68c4      	ldr	r4, [r0, #12]
 8002a24:	7d03      	ldrb	r3, [r0, #20]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002a26:	6885      	ldr	r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002a28:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002a2c:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
{
 8002a30:	b08d      	sub	sp, #52	; 0x34

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 8002a32:	2a00      	cmp	r2, #0
 8002a34:	f000 808b 	beq.w	8002b4e <UI_GetReg+0x12e>
  {
    *success = true;
 8002a38:	f04f 0c01 	mov.w	ip, #1
 8002a3c:	f882 c000 	strb.w	ip, [r2]
  }

  switch (bRegID)
 8002a40:	2981      	cmp	r1, #129	; 0x81
 8002a42:	f200 8104 	bhi.w	8002c4e <UI_GetReg+0x22e>
 8002a46:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002a4a:	019c      	.short	0x019c
 8002a4c:	01920196 	.word	0x01920196
 8002a50:	0146014d 	.word	0x0146014d
 8002a54:	013e0142 	.word	0x013e0142
 8002a58:	0105013a 	.word	0x0105013a
 8002a5c:	01d801d0 	.word	0x01d801d0
 8002a60:	00fd01d4 	.word	0x00fd01d4
 8002a64:	01300134 	.word	0x01300134
 8002a68:	010201dc 	.word	0x010201dc
 8002a6c:	01020102 	.word	0x01020102
 8002a70:	01020102 	.word	0x01020102
 8002a74:	01020102 	.word	0x01020102
 8002a78:	01020102 	.word	0x01020102
 8002a7c:	01c301c7 	.word	0x01c301c7
 8002a80:	010201bf 	.word	0x010201bf
 8002a84:	011f0102 	.word	0x011f0102
 8002a88:	010f010a 	.word	0x010f010a
 8002a8c:	01190102 	.word	0x01190102
 8002a90:	01880114 	.word	0x01880114
 8002a94:	01cb0183 	.word	0x01cb0183
 8002a98:	010f010a 	.word	0x010f010a
 8002a9c:	00fd0105 	.word	0x00fd0105
 8002aa0:	012b018d 	.word	0x012b018d
 8002aa4:	01780126 	.word	0x01780126
 8002aa8:	01510165 	.word	0x01510165
 8002aac:	01020102 	.word	0x01020102
 8002ab0:	01020102 	.word	0x01020102
 8002ab4:	01020102 	.word	0x01020102
 8002ab8:	01020102 	.word	0x01020102
 8002abc:	01020102 	.word	0x01020102
 8002ac0:	01020102 	.word	0x01020102
 8002ac4:	01020102 	.word	0x01020102
 8002ac8:	01b101b8 	.word	0x01b101b8
 8002acc:	010200fd 	.word	0x010200fd
 8002ad0:	01020102 	.word	0x01020102
 8002ad4:	01020102 	.word	0x01020102
 8002ad8:	01020102 	.word	0x01020102
 8002adc:	01020102 	.word	0x01020102
 8002ae0:	01020102 	.word	0x01020102
 8002ae4:	01020102 	.word	0x01020102
 8002ae8:	01020102 	.word	0x01020102
 8002aec:	01020102 	.word	0x01020102
 8002af0:	01020102 	.word	0x01020102
 8002af4:	01020102 	.word	0x01020102
 8002af8:	01020102 	.word	0x01020102
 8002afc:	01020102 	.word	0x01020102
 8002b00:	010201a3 	.word	0x010201a3
 8002b04:	01020102 	.word	0x01020102
 8002b08:	01020102 	.word	0x01020102
 8002b0c:	01020102 	.word	0x01020102
 8002b10:	01020102 	.word	0x01020102
 8002b14:	01020102 	.word	0x01020102
 8002b18:	01020102 	.word	0x01020102
 8002b1c:	01020102 	.word	0x01020102
 8002b20:	01020102 	.word	0x01020102
 8002b24:	019f0102 	.word	0x019f0102
 8002b28:	017d017f 	.word	0x017d017f
 8002b2c:	01af0102 	.word	0x01af0102
 8002b30:	01020138 	.word	0x01020138
 8002b34:	01020102 	.word	0x01020102
 8002b38:	01020102 	.word	0x01020102
 8002b3c:	01020102 	.word	0x01020102
 8002b40:	01020102 	.word	0x01020102
 8002b44:	01020102 	.word	0x01020102
 8002b48:	01020102 	.word	0x01020102
 8002b4c:	00fa      	.short	0x00fa
 8002b4e:	2973      	cmp	r1, #115	; 0x73
 8002b50:	d875      	bhi.n	8002c3e <UI_GetReg+0x21e>
 8002b52:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002b56:	0116      	.short	0x0116
 8002b58:	010c0110 	.word	0x010c0110
 8002b5c:	00c000c7 	.word	0x00c000c7
 8002b60:	00b800bc 	.word	0x00b800bc
 8002b64:	007f00b4 	.word	0x007f00b4
 8002b68:	0152014a 	.word	0x0152014a
 8002b6c:	0077014e 	.word	0x0077014e
 8002b70:	00aa00ae 	.word	0x00aa00ae
 8002b74:	00740156 	.word	0x00740156
 8002b78:	00740074 	.word	0x00740074
 8002b7c:	00740074 	.word	0x00740074
 8002b80:	00740074 	.word	0x00740074
 8002b84:	00740074 	.word	0x00740074
 8002b88:	013d0141 	.word	0x013d0141
 8002b8c:	00740139 	.word	0x00740139
 8002b90:	00990074 	.word	0x00990074
 8002b94:	00890084 	.word	0x00890084
 8002b98:	00930074 	.word	0x00930074
 8002b9c:	0102008e 	.word	0x0102008e
 8002ba0:	014500fd 	.word	0x014500fd
 8002ba4:	00890084 	.word	0x00890084
 8002ba8:	0077007f 	.word	0x0077007f
 8002bac:	00a50107 	.word	0x00a50107
 8002bb0:	00f200a0 	.word	0x00f200a0
 8002bb4:	00cb00df 	.word	0x00cb00df
 8002bb8:	00740074 	.word	0x00740074
 8002bbc:	00740074 	.word	0x00740074
 8002bc0:	00740074 	.word	0x00740074
 8002bc4:	00740074 	.word	0x00740074
 8002bc8:	00740074 	.word	0x00740074
 8002bcc:	00740074 	.word	0x00740074
 8002bd0:	00740074 	.word	0x00740074
 8002bd4:	012b0132 	.word	0x012b0132
 8002bd8:	00740077 	.word	0x00740077
 8002bdc:	00740074 	.word	0x00740074
 8002be0:	00740074 	.word	0x00740074
 8002be4:	00740074 	.word	0x00740074
 8002be8:	00740074 	.word	0x00740074
 8002bec:	00740074 	.word	0x00740074
 8002bf0:	00740074 	.word	0x00740074
 8002bf4:	00740074 	.word	0x00740074
 8002bf8:	00740074 	.word	0x00740074
 8002bfc:	00740074 	.word	0x00740074
 8002c00:	00740074 	.word	0x00740074
 8002c04:	00740074 	.word	0x00740074
 8002c08:	00740074 	.word	0x00740074
 8002c0c:	0074011d 	.word	0x0074011d
 8002c10:	00740074 	.word	0x00740074
 8002c14:	00740074 	.word	0x00740074
 8002c18:	00740074 	.word	0x00740074
 8002c1c:	00740074 	.word	0x00740074
 8002c20:	00740074 	.word	0x00740074
 8002c24:	00740074 	.word	0x00740074
 8002c28:	00740074 	.word	0x00740074
 8002c2c:	00740074 	.word	0x00740074
 8002c30:	01190074 	.word	0x01190074
 8002c34:	00f700f9 	.word	0x00f700f9
 8002c38:	01290074 	.word	0x01290074
 8002c3c:	00b2      	.short	0x00b2
  int32_t bRetVal = 0;
 8002c3e:	2000      	movs	r0, #0
      }
	}
    break;
  }
  return bRetVal;
}
 8002c40:	b00d      	add	sp, #52	; 0x34
 8002c42:	bd30      	pop	{r4, r5, pc}
      bRetVal = MCI_GetIqdref(pMCI).d;
 8002c44:	4628      	mov	r0, r5
 8002c46:	f7fe f813 	bl	8000c70 <MCI_GetIqdref>
 8002c4a:	1400      	asrs	r0, r0, #16
    break;
 8002c4c:	e7f8      	b.n	8002c40 <UI_GetReg+0x220>
        *success = false;
 8002c4e:	2000      	movs	r0, #0
 8002c50:	7010      	strb	r0, [r2, #0]
  return bRetVal;
 8002c52:	e7f5      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIqdref(pMCI).q;
 8002c54:	4628      	mov	r0, r5
 8002c56:	f7fe f80b 	bl	8000c70 <MCI_GetIqdref>
 8002c5a:	b200      	sxth	r0, r0
    break;
 8002c5c:	e7f0      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIqd(pMCI).q;
 8002c5e:	4628      	mov	r0, r5
 8002c60:	f7fd fff8 	bl	8000c54 <MCI_GetIqd>
 8002c64:	b200      	sxth	r0, r0
    break;
 8002c66:	e7eb      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIqd(pMCI).d;
 8002c68:	4628      	mov	r0, r5
 8002c6a:	f7fd fff3 	bl	8000c54 <MCI_GetIqd>
 8002c6e:	1400      	asrs	r0, r0, #16
    break;
 8002c70:	e7e6      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIab(pMCI).a;
 8002c72:	4628      	mov	r0, r5
 8002c74:	f7fd ffd2 	bl	8000c1c <MCI_GetIab>
 8002c78:	b200      	sxth	r0, r0
    break;
 8002c7a:	e7e1      	b.n	8002c40 <UI_GetReg+0x220>
      if (pMCT->pRevupCtrl)
 8002c7c:	6960      	ldr	r0, [r4, #20]
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	d0dd      	beq.n	8002c3e <UI_GetReg+0x21e>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 8002c82:	f004 fc11 	bl	80074a8 <RUC_GetNumberOfPhases>
 8002c86:	e7db      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002c88:	4628      	mov	r0, r5
 8002c8a:	f7fd ffbb 	bl	8000c04 <MCI_GetAvrgMecSpeedUnit>
 8002c8e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002c92:	0040      	lsls	r0, r0, #1
    break;
 8002c94:	e7d4      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 8002c96:	4628      	mov	r0, r5
 8002c98:	f7fe f806 	bl	8000ca8 <MCI_GetValphabeta>
 8002c9c:	b200      	sxth	r0, r0
    break;
 8002c9e:	e7cf      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetVqd(pMCI).d;
 8002ca0:	4628      	mov	r0, r5
 8002ca2:	f7fd fff3 	bl	8000c8c <MCI_GetVqd>
 8002ca6:	1400      	asrs	r0, r0, #16
    break;
 8002ca8:	e7ca      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 8002caa:	68a0      	ldr	r0, [r4, #8]
 8002cac:	f003 fc2e 	bl	800650c <PID_GetKI>
    break;
 8002cb0:	e7c6      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 8002cb2:	68a0      	ldr	r0, [r4, #8]
 8002cb4:	f003 fc26 	bl	8006504 <PID_GetKP>
    break;
 8002cb8:	e7c2      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = PWBDID;
 8002cba:	2004      	movs	r0, #4
 8002cbc:	e7c0      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 8002cbe:	6820      	ldr	r0, [r4, #0]
 8002cc0:	f003 fc30 	bl	8006524 <PID_GetKD>
    break;
 8002cc4:	e7bc      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 8002cc6:	6820      	ldr	r0, [r4, #0]
 8002cc8:	f003 fc20 	bl	800650c <PID_GetKI>
    break;
 8002ccc:	e7b8      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8002cce:	6820      	ldr	r0, [r4, #0]
 8002cd0:	f003 fc18 	bl	8006504 <PID_GetKP>
    break;
 8002cd4:	e7b4      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	f7fd ff9c 	bl	8000c14 <MCI_GetMecSpeedRefUnit>
 8002cdc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002ce0:	0040      	lsls	r0, r0, #1
    break;
 8002ce2:	e7ad      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	f7fd ff7f 	bl	8000be8 <MCI_GetControlMode>
    break;
 8002cea:	e7a9      	b.n	8002c40 <UI_GetReg+0x220>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002cec:	6902      	ldr	r2, [r0, #16]
 8002cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002cf2:	0f1a      	lsrs	r2, r3, #28
 8002cf4:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002cf6:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002cfa:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002cfc:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d00:	f240 8087 	bls.w	8002e12 <UI_GetReg+0x3f2>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d89a      	bhi.n	8002c3e <UI_GetReg+0x21e>
        pSPD = pMCT->pSpeedSensorAux;
 8002d08:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8002d0a:	2800      	cmp	r0, #0
 8002d0c:	d097      	beq.n	8002c3e <UI_GetReg+0x21e>
        bRetVal = SPD_GetS16Speed(pSPD);
 8002d0e:	f004 fc11 	bl	8007534 <SPD_GetS16Speed>
 8002d12:	e795      	b.n	8002c40 <UI_GetReg+0x220>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002d14:	6902      	ldr	r2, [r0, #16]
 8002d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d1a:	0f1a      	lsrs	r2, r3, #28
 8002d1c:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d1e:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d22:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d24:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d28:	d96f      	bls.n	8002e0a <UI_GetReg+0x3ea>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d887      	bhi.n	8002c3e <UI_GetReg+0x21e>
        pSPD = pMCT->pSpeedSensorAux;
 8002d2e:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8002d30:	2800      	cmp	r0, #0
 8002d32:	d084      	beq.n	8002c3e <UI_GetReg+0x21e>
        bRetVal = SPD_GetElAngle(pSPD);
 8002d34:	f004 fbbc 	bl	80074b0 <SPD_GetElAngle>
 8002d38:	e782      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8002d3a:	4628      	mov	r0, r5
 8002d3c:	f7fd ffb4 	bl	8000ca8 <MCI_GetValphabeta>
 8002d40:	1400      	asrs	r0, r0, #16
    break;
 8002d42:	e77d      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)(MC_UID);
 8002d44:	4838      	ldr	r0, [pc, #224]	; (8002e28 <UI_GetReg+0x408>)
 8002d46:	e77b      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	f003 fbe7 	bl	800651c <PID_GetKIDivisor>
    break;
 8002d4e:	e777      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8002d50:	4628      	mov	r0, r5
 8002d52:	f7fd ff71 	bl	8000c38 <MCI_GetIalphabeta>
 8002d56:	b200      	sxth	r0, r0
    break;
 8002d58:	e772      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIab(pMCI).b;
 8002d5a:	4628      	mov	r0, r5
 8002d5c:	f7fd ff5e 	bl	8000c1c <MCI_GetIab>
 8002d60:	1400      	asrs	r0, r0, #16
    break;
 8002d62:	e76d      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetVqd(pMCI).q;
 8002d64:	4628      	mov	r0, r5
 8002d66:	f7fd ff91 	bl	8000c8c <MCI_GetVqd>
 8002d6a:	b200      	sxth	r0, r0
    break;
 8002d6c:	e768      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8002d6e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002d70:	f004 fd52 	bl	8007818 <STM_GetState>
	break;
 8002d74:	e764      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8002d76:	6aa0      	ldr	r0, [r4, #40]	; 0x28
}
 8002d78:	b00d      	add	sp, #52	; 0x34
 8002d7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8002d7e:	f004 bd59 	b.w	8007834 <STM_GetFaultState>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 8002d82:	f7ff fd8b 	bl	800289c <UI_GetSelectedMC>
    break;
 8002d86:	e75b      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 8002d88:	6820      	ldr	r0, [r4, #0]
 8002d8a:	f003 fbc5 	bl	8006518 <PID_GetKPDivisor>
    break;
 8002d8e:	e757      	b.n	8002c40 <UI_GetReg+0x220>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8002d90:	4628      	mov	r0, r5
 8002d92:	f7fd ff29 	bl	8000be8 <MCI_GetControlMode>
 8002d96:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002d98:	4628      	mov	r0, r5
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8002d9a:	d03f      	beq.n	8002e1c <UI_GetReg+0x3fc>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 8002d9c:	f7fd ff3a 	bl	8000c14 <MCI_GetMecSpeedRefUnit>
 8002da0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002da4:	0040      	lsls	r0, r0, #1
 8002da6:	e74b      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = CTRBDID;
 8002da8:	201a      	movs	r0, #26
 8002daa:	e749      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 8002dac:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002dae:	f004 fc83 	bl	80076b8 <STC_GetMinAppNegativeMecSpeedUnit>
 8002db2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002db6:	0040      	lsls	r0, r0, #1
    break;
 8002db8:	e742      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 8002dba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002dbc:	f004 fc7a 	bl	80076b4 <STC_GetMaxAppPositiveMecSpeedUnit>
 8002dc0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002dc4:	0040      	lsls	r0, r0, #1
    break;
 8002dc6:	e73b      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 8002dc8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002dca:	f003 fb35 	bl	8006438 <MPM_GetAvrgElMotorPowerW>
    break;
 8002dce:	e737      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 8002dd0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002dd2:	f003 fb75 	bl	80064c0 <NTC_GetAvTemp_C>
    break;
 8002dd6:	e733      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 8002dd8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002dda:	f002 fea1 	bl	8005b20 <VBS_GetAvBusVoltage_V>
    break;
 8002dde:	e72f      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 8002de0:	4628      	mov	r0, r5
 8002de2:	f7fd ff29 	bl	8000c38 <MCI_GetIalphabeta>
 8002de6:	1400      	asrs	r0, r0, #16
    break;
 8002de8:	e72a      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8002dea:	6860      	ldr	r0, [r4, #4]
 8002dec:	f003 fb8a 	bl	8006504 <PID_GetKP>
    break;
 8002df0:	e726      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8002df2:	6860      	ldr	r0, [r4, #4]
 8002df4:	f003 fb96 	bl	8006524 <PID_GetKD>
    break;
 8002df8:	e722      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8002dfa:	6860      	ldr	r0, [r4, #4]
 8002dfc:	f003 fb86 	bl	800650c <PID_GetKI>
    break;
 8002e00:	e71e      	b.n	8002c40 <UI_GetReg+0x220>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 8002e02:	68a0      	ldr	r0, [r4, #8]
 8002e04:	f003 fb8e 	bl	8006524 <PID_GetKD>
    break;
 8002e08:	e71a      	b.n	8002c40 <UI_GetReg+0x220>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002e0a:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8002e0c:	69a0      	ldr	r0, [r4, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002e0e:	d88f      	bhi.n	8002d30 <UI_GetReg+0x310>
 8002e10:	e78d      	b.n	8002d2e <UI_GetReg+0x30e>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002e12:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8002e14:	69a0      	ldr	r0, [r4, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002e16:	f63f af78 	bhi.w	8002d0a <UI_GetReg+0x2ea>
 8002e1a:	e775      	b.n	8002d08 <UI_GetReg+0x2e8>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002e1c:	f7fd fee6 	bl	8000bec <MCI_GetLastRampFinalSpeed>
 8002e20:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002e24:	0040      	lsls	r0, r0, #1
 8002e26:	e70b      	b.n	8002c40 <UI_GetReg+0x220>
 8002e28:	34a6847a 	.word	0x34a6847a

08002e2c <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8002e2c:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002e2e:	6883      	ldr	r3, [r0, #8]
 8002e30:	7d02      	ldrb	r2, [r0, #20]

  switch (bCmdID)
 8002e32:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002e34:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 8002e38:	290d      	cmp	r1, #13
 8002e3a:	d808      	bhi.n	8002e4e <UI_ExecCmd+0x22>
 8002e3c:	e8df f001 	tbb	[pc, r1]
 8002e40:	0e091419 	.word	0x0e091419
 8002e44:	231e100e 	.word	0x231e100e
 8002e48:	07070728 	.word	0x07070728
 8002e4c:	1407      	.short	0x1407
 8002e4e:	2000      	movs	r0, #0
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8002e50:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == RUN)
 8002e52:	4620      	mov	r0, r4
 8002e54:	f7fd fec4 	bl	8000be0 <MCI_GetSTMState>
 8002e58:	2806      	cmp	r0, #6
 8002e5a:	d01e      	beq.n	8002e9a <UI_ExecCmd+0x6e>
  bool retVal = true;
 8002e5c:	2001      	movs	r0, #1
}
 8002e5e:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == IDLE)
 8002e60:	4620      	mov	r0, r4
 8002e62:	f7fd febd 	bl	8000be0 <MCI_GetSTMState>
 8002e66:	b120      	cbz	r0, 8002e72 <UI_ExecCmd+0x46>
        MCI_StopMotor(pMCI);
 8002e68:	4620      	mov	r0, r4
 8002e6a:	f7fd fe71 	bl	8000b50 <MCI_StopMotor>
  bool retVal = true;
 8002e6e:	2001      	movs	r0, #1
}
 8002e70:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 8002e72:	4620      	mov	r0, r4
 8002e74:	f7fd fe62 	bl	8000b3c <MCI_StartMotor>
  bool retVal = true;
 8002e78:	2001      	movs	r0, #1
}
 8002e7a:	bd10      	pop	{r4, pc}
      MCI_FaultAcknowledged(pMCI);
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	f7fd fe6b 	bl	8000b58 <MCI_FaultAcknowledged>
  bool retVal = true;
 8002e82:	2001      	movs	r0, #1
}
 8002e84:	bd10      	pop	{r4, pc}
      MCI_EncoderAlign(pMCI);
 8002e86:	4620      	mov	r0, r4
 8002e88:	f7fd fe6a 	bl	8000b60 <MCI_EncoderAlign>
  bool retVal = true;
 8002e8c:	2001      	movs	r0, #1
}
 8002e8e:	bd10      	pop	{r4, pc}
      MCI_Clear_Iqdref(pMCI);
 8002e90:	4620      	mov	r0, r4
 8002e92:	f7fd ff25 	bl	8000ce0 <MCI_Clear_Iqdref>
  bool retVal = true;
 8002e96:	2001      	movs	r0, #1
}
 8002e98:	bd10      	pop	{r4, pc}
        MCI_StopRamp(pMCI);
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	f7fd feae 	bl	8000bfc <MCI_StopRamp>
  bool retVal = true;
 8002ea0:	2001      	movs	r0, #1
}
 8002ea2:	bd10      	pop	{r4, pc}

08002ea4 <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 8002ea4:	b508      	push	{r3, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002ea8:	f890 c014 	ldrb.w	ip, [r0, #20]
 8002eac:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8002eae:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 8002eb2:	fb83 c301 	smull	ip, r3, r3, r1
 8002eb6:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8002eba:	b209      	sxth	r1, r1
 8002ebc:	f7fd fe20 	bl	8000b00 <MCI_ExecSpeedRamp>
  return true;
}
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	bd08      	pop	{r3, pc}
 8002ec4:	2aaaaaab 	.word	0x2aaaaaab

08002ec8 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 8002ec8:	b508      	push	{r3, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002eca:	6883      	ldr	r3, [r0, #8]
 8002ecc:	f890 c014 	ldrb.w	ip, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 8002ed0:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002ed4:	f7fd fe1e 	bl	8000b14 <MCI_ExecTorqueRamp>
  return true;
}
 8002ed8:	2001      	movs	r0, #1
 8002eda:	bd08      	pop	{r3, pc}

08002edc <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 8002edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ede:	4617      	mov	r7, r2
 8002ee0:	461e      	mov	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002ee2:	7d02      	ldrb	r2, [r0, #20]
 8002ee4:	68c3      	ldr	r3, [r0, #12]
 8002ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eea:	695c      	ldr	r4, [r3, #20]
  if (pRevupCtrl)
 8002eec:	b18c      	cbz	r4, 8002f12 <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8002eee:	4620      	mov	r0, r4
 8002ef0:	460d      	mov	r5, r1
 8002ef2:	f004 fac3 	bl	800747c <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002ef6:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8002ef8:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002efa:	4620      	mov	r0, r4
 8002efc:	f004 fac4 	bl	8007488 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8002f00:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002f02:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8002f04:	4620      	mov	r0, r4
 8002f06:	f004 fac7 	bl	8007498 <RUC_GetPhaseFinalTorque>
 8002f0a:	9b06      	ldr	r3, [sp, #24]
 8002f0c:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 8002f0e:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 8002f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 8002f12:	4620      	mov	r0, r4
}
 8002f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f16:	bf00      	nop

08002f18 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	461d      	mov	r5, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002f1c:	7d06      	ldrb	r6, [r0, #20]
 8002f1e:	68c3      	ldr	r3, [r0, #12]
{
 8002f20:	b082      	sub	sp, #8
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002f22:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
{
 8002f26:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002f2a:	6958      	ldr	r0, [r3, #20]
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8002f2c:	9001      	str	r0, [sp, #4]
{
 8002f2e:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8002f30:	f004 fa92 	bl	8007458 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 8002f34:	9801      	ldr	r0, [sp, #4]
 8002f36:	462a      	mov	r2, r5
 8002f38:	4621      	mov	r1, r4
 8002f3a:	f004 fa93 	bl	8007464 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8002f3e:	9801      	ldr	r0, [sp, #4]
 8002f40:	4632      	mov	r2, r6
 8002f42:	4621      	mov	r1, r4
 8002f44:	f004 fa94 	bl	8007470 <RUC_SetPhaseFinalTorque>
  return true;
}
 8002f48:	2001      	movs	r0, #1
 8002f4a:	b002      	add	sp, #8
 8002f4c:	bd70      	pop	{r4, r5, r6, pc}
 8002f4e:	bf00      	nop

08002f50 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8002f50:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002f52:	f890 c014 	ldrb.w	ip, [r0, #20]
 8002f56:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 8002f58:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 8002f5c:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 8002f60:	9901      	ldr	r1, [sp, #4]
 8002f62:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
}
 8002f66:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 8002f68:	f7fd bdde 	b.w	8000b28 <MCI_SetCurrentReferences>

08002f6c <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	4770      	bx	lr

08002f70 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f70:	4a03      	ldr	r2, [pc, #12]	; (8002f80 <SystemInit+0x10>)
 8002f72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f7a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f84:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <HAL_Init+0x30>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f8e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f96:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fa0:	2003      	movs	r0, #3
 8002fa2:	f000 fa4f 	bl	8003444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f7ff fa9a 	bl	80024e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fac:	f7ff f908 	bl	80021c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	bd08      	pop	{r3, pc}
 8002fb4:	40023c00 	.word	0x40023c00

08002fb8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002fb8:	4a03      	ldr	r2, [pc, #12]	; (8002fc8 <HAL_IncTick+0x10>)
 8002fba:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <HAL_IncTick+0x14>)
 8002fbc:	6811      	ldr	r1, [r2, #0]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	440b      	add	r3, r1
 8002fc2:	6013      	str	r3, [r2, #0]
}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	20000c38 	.word	0x20000c38
 8002fcc:	20000574 	.word	0x20000574

08002fd0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002fd0:	4b01      	ldr	r3, [pc, #4]	; (8002fd8 <HAL_GetTick+0x8>)
 8002fd2:	6818      	ldr	r0, [r3, #0]
}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20000c38 	.word	0x20000c38

08002fdc <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fdc:	2800      	cmp	r0, #0
 8002fde:	f000 809f 	beq.w	8003120 <HAL_ADC_Init+0x144>
{
 8002fe2:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fe4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8002fe6:	4604      	mov	r4, r0
 8002fe8:	b13d      	cbz	r5, 8002ffa <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fec:	06db      	lsls	r3, r3, #27
 8002fee:	d50c      	bpl.n	800300a <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8002ff6:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002ff8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002ffa:	f7ff f901 	bl	8002200 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002ffe:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003000:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8003002:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003006:	06db      	lsls	r3, r3, #27
 8003008:	d4f2      	bmi.n	8002ff0 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 800300a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800300c:	4a48      	ldr	r2, [pc, #288]	; (8003130 <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 800300e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003012:	f023 0302 	bic.w	r3, r3, #2
 8003016:	f043 0302 	orr.w	r3, r3, #2
 800301a:	6423      	str	r3, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800301c:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800301e:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003020:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003024:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003026:	6851      	ldr	r1, [r2, #4]
 8003028:	6860      	ldr	r0, [r4, #4]
 800302a:	4301      	orrs	r1, r0
 800302c:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800302e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003030:	6925      	ldr	r5, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003032:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003034:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003038:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8003040:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003042:	6859      	ldr	r1, [r3, #4]
 8003044:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 8003048:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	4302      	orrs	r2, r0
 800304e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003050:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003052:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003054:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003058:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800305a:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800305c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800305e:	4302      	orrs	r2, r0
 8003060:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003062:	4a34      	ldr	r2, [pc, #208]	; (8003134 <HAL_ADC_Init+0x158>)
 8003064:	4291      	cmp	r1, r2
 8003066:	d052      	beq.n	800310e <HAL_ADC_Init+0x132>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003068:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800306a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800306c:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8003070:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	4311      	orrs	r1, r2
 8003076:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003078:	6899      	ldr	r1, [r3, #8]
 800307a:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800307e:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	432a      	orrs	r2, r5
 8003084:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	f022 0202 	bic.w	r2, r2, #2
 800308c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	7e21      	ldrb	r1, [r4, #24]
 8003092:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8003096:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003098:	f894 2020 	ldrb.w	r2, [r4, #32]
 800309c:	2a00      	cmp	r2, #0
 800309e:	d041      	beq.n	8003124 <HAL_ADC_Init+0x148>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030a0:	6859      	ldr	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030a4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80030a8:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030aa:	6858      	ldr	r0, [r3, #4]
 80030ac:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80030b0:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030b2:	1e51      	subs	r1, r2, #1
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80030ba:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030be:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030c0:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ca:	3901      	subs	r1, #1
 80030cc:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80030d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030d2:	6899      	ldr	r1, [r3, #8]
 80030d4:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80030d8:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030da:	6899      	ldr	r1, [r3, #8]
 80030dc:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80030e0:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80030e4:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030e6:	6899      	ldr	r1, [r3, #8]
 80030e8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80030ec:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030ee:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80030f0:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030f2:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80030f6:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80030f8:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80030fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030fc:	f023 0303 	bic.w	r3, r3, #3
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003106:	2300      	movs	r3, #0
 8003108:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800310c:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003114:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800311c:	609a      	str	r2, [r3, #8]
 800311e:	e7b2      	b.n	8003086 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8003120:	2001      	movs	r0, #1
}
 8003122:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	e7c6      	b.n	80030bc <HAL_ADC_Init+0xe0>
 800312e:	bf00      	nop
 8003130:	40012300 	.word	0x40012300
 8003134:	0f000001 	.word	0x0f000001

08003138 <HAL_ADC_ConfigChannel>:
{
 8003138:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 800313a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800313e:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8003140:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003142:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003144:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003146:	f000 809c 	beq.w	8003282 <HAL_ADC_ConfigChannel+0x14a>
 800314a:	2301      	movs	r3, #1
 800314c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003150:	680c      	ldr	r4, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003152:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003154:	2c09      	cmp	r4, #9
 8003156:	d82d      	bhi.n	80031b4 <HAL_ADC_ConfigChannel+0x7c>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003158:	691d      	ldr	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800315a:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800315c:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003160:	f04f 0c07 	mov.w	ip, #7
 8003164:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003168:	ea25 050c 	bic.w	r5, r5, ip
 800316c:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800316e:	691d      	ldr	r5, [r3, #16]
 8003170:	fa02 f20e 	lsl.w	r2, r2, lr
 8003174:	432a      	orrs	r2, r5
 8003176:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7U)
 8003178:	684a      	ldr	r2, [r1, #4]
 800317a:	2a06      	cmp	r2, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800317c:	46a4      	mov	ip, r4
  if (sConfig->Rank < 7U)
 800317e:	d82f      	bhi.n	80031e0 <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003180:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003184:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003186:	3a05      	subs	r2, #5
 8003188:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800318c:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003190:	fa0e f202 	lsl.w	r2, lr, r2
 8003194:	ea21 0202 	bic.w	r2, r1, r2
 8003198:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800319a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800319c:	ea4c 0202 	orr.w	r2, ip, r2
 80031a0:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031a2:	4a39      	ldr	r2, [pc, #228]	; (8003288 <HAL_ADC_ConfigChannel+0x150>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d030      	beq.n	800320a <HAL_ADC_ConfigChannel+0xd2>
  __HAL_UNLOCK(hadc);
 80031a8:	2300      	movs	r3, #0
 80031aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80031ae:	4618      	mov	r0, r3
}
 80031b0:	b003      	add	sp, #12
 80031b2:	bd30      	pop	{r4, r5, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031b4:	fa1f fc84 	uxth.w	ip, r4
 80031b8:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80031bc:	68dd      	ldr	r5, [r3, #12]
 80031be:	f1a2 0e1e 	sub.w	lr, r2, #30
 80031c2:	2207      	movs	r2, #7
 80031c4:	fa02 f20e 	lsl.w	r2, r2, lr
 80031c8:	ea25 0202 	bic.w	r2, r5, r2
 80031cc:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031ce:	688a      	ldr	r2, [r1, #8]
 80031d0:	68dd      	ldr	r5, [r3, #12]
 80031d2:	fa02 f20e 	lsl.w	r2, r2, lr
 80031d6:	432a      	orrs	r2, r5
 80031d8:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 80031da:	684a      	ldr	r2, [r1, #4]
 80031dc:	2a06      	cmp	r2, #6
 80031de:	d9cf      	bls.n	8003180 <HAL_ADC_ConfigChannel+0x48>
  else if (sConfig->Rank < 13U)
 80031e0:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031e2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13U)
 80031e6:	d836      	bhi.n	8003256 <HAL_ADC_ConfigChannel+0x11e>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031ea:	3a23      	subs	r2, #35	; 0x23
 80031ec:	251f      	movs	r5, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031ee:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031f2:	fa05 f202 	lsl.w	r2, r5, r2
 80031f6:	ea21 0202 	bic.w	r2, r1, r2
 80031fa:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031fe:	ea4c 0202 	orr.w	r2, ip, r2
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003204:	4a20      	ldr	r2, [pc, #128]	; (8003288 <HAL_ADC_ConfigChannel+0x150>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d1ce      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
 800320a:	2c12      	cmp	r4, #18
 800320c:	d032      	beq.n	8003274 <HAL_ADC_ConfigChannel+0x13c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800320e:	f1a4 0310 	sub.w	r3, r4, #16
 8003212:	2b01      	cmp	r3, #1
 8003214:	d8c8      	bhi.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003216:	4a1d      	ldr	r2, [pc, #116]	; (800328c <HAL_ADC_ConfigChannel+0x154>)
 8003218:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800321a:	2c10      	cmp	r4, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800321c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003220:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003222:	d1c1      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003224:	4b1a      	ldr	r3, [pc, #104]	; (8003290 <HAL_ADC_ConfigChannel+0x158>)
 8003226:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8003230:	f202 3283 	addw	r2, r2, #899	; 0x383
 8003234:	fba2 2303 	umull	r2, r3, r2, r3
 8003238:	0c9b      	lsrs	r3, r3, #18
 800323a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8003242:	9b01      	ldr	r3, [sp, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0af      	beq.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003248:	9b01      	ldr	r3, [sp, #4]
 800324a:	3b01      	subs	r3, #1
 800324c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800324e:	9b01      	ldr	r3, [sp, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1f9      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x110>
 8003254:	e7a8      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003256:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003258:	3a41      	subs	r2, #65	; 0x41
 800325a:	251f      	movs	r5, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800325c:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003260:	fa05 f202 	lsl.w	r2, r5, r2
 8003264:	ea21 0202 	bic.w	r2, r1, r2
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800326a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800326c:	ea4c 0202 	orr.w	r2, ip, r2
 8003270:	62da      	str	r2, [r3, #44]	; 0x2c
 8003272:	e796      	b.n	80031a2 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003274:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8003278:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800327c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003280:	e792      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8003282:	2002      	movs	r0, #2
}
 8003284:	b003      	add	sp, #12
 8003286:	bd30      	pop	{r4, r5, pc}
 8003288:	40012000 	.word	0x40012000
 800328c:	40012300 	.word	0x40012300
 8003290:	20000570 	.word	0x20000570

08003294 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8003294:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003296:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800329a:	698e      	ldr	r6, [r1, #24]
  __HAL_LOCK(hadc);
 800329c:	2b01      	cmp	r3, #1
 800329e:	f000 80c8 	beq.w	8003432 <HAL_ADCEx_InjectedConfigChannel+0x19e>
 80032a2:	2301      	movs	r3, #1
 80032a4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80032a8:	680d      	ldr	r5, [r1, #0]
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80032aa:	6803      	ldr	r3, [r0, #0]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80032ac:	2d09      	cmp	r5, #9
 80032ae:	d868      	bhi.n	8003382 <HAL_ADCEx_InjectedConfigChannel+0xee>
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80032b0:	691c      	ldr	r4, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80032b2:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80032b4:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 80032b8:	2707      	movs	r7, #7
 80032ba:	fa07 f70c 	lsl.w	r7, r7, ip
 80032be:	ea24 0407 	bic.w	r4, r4, r7
 80032c2:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80032c4:	691c      	ldr	r4, [r3, #16]
 80032c6:	fa02 f20c 	lsl.w	r2, r2, ip
 80032ca:	4322      	orrs	r2, r4
 80032cc:	611a      	str	r2, [r3, #16]
 80032ce:	46ac      	mov	ip, r5
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80032d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80032d2:	f8d1 e010 	ldr.w	lr, [r1, #16]
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80032d6:	684c      	ldr	r4, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80032d8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80032dc:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80032de:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 80032e0:	f10e 32ff 	add.w	r2, lr, #4294967295
 80032e4:	ea47 5702 	orr.w	r7, r7, r2, lsl #20
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80032e8:	1ce2      	adds	r2, r4, #3
 80032ea:	eba2 020e 	sub.w	r2, r2, lr
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80032ee:	639f      	str	r7, [r3, #56]	; 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80032f0:	b2d2      	uxtb	r2, r2
 80032f2:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 80032f4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80032f8:	f04f 0e1f 	mov.w	lr, #31
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80032fc:	fa0c fc02 	lsl.w	ip, ip, r2
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003300:	fa0e f202 	lsl.w	r2, lr, r2
 8003304:	ea27 0202 	bic.w	r2, r7, r2
 8003308:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800330a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800330c:	ea4c 0202 	orr.w	r2, ip, r2
 8003310:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003312:	4a49      	ldr	r2, [pc, #292]	; (8003438 <HAL_ADCEx_InjectedConfigChannel+0x1a4>)
 8003314:	4296      	cmp	r6, r2
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 800331c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 800331e:	689a      	ldr	r2, [r3, #8]
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003320:	d066      	beq.n	80033f0 <HAL_ADCEx_InjectedConfigChannel+0x15c>
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003322:	4316      	orrs	r6, r2
 8003324:	609e      	str	r6, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003326:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003328:	69ce      	ldr	r6, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800332a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800332e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	4332      	orrs	r2, r6
 8003334:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003336:	7d4a      	ldrb	r2, [r1, #21]
 8003338:	2a00      	cmp	r2, #0
 800333a:	d034      	beq.n	80033a6 <HAL_ADCEx_InjectedConfigChannel+0x112>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003342:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003344:	7d0a      	ldrb	r2, [r1, #20]
 8003346:	2a00      	cmp	r2, #0
 8003348:	d034      	beq.n	80033b4 <HAL_ADCEx_InjectedConfigChannel+0x120>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800334a:	685a      	ldr	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }
  
  switch(sConfigInjected->InjectedRank)
 800334c:	2c02      	cmp	r4, #2
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800334e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003352:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003354:	d034      	beq.n	80033c0 <HAL_ADCEx_InjectedConfigChannel+0x12c>
 8003356:	2c03      	cmp	r4, #3
 8003358:	d059      	beq.n	800340e <HAL_ADCEx_InjectedConfigChannel+0x17a>
 800335a:	2c01      	cmp	r4, #1
 800335c:	d04c      	beq.n	80033f8 <HAL_ADCEx_InjectedConfigChannel+0x164>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800335e:	6a1a      	ldr	r2, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8003360:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003362:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003366:	f022 020f 	bic.w	r2, r2, #15
 800336a:	621a      	str	r2, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 800336c:	6a1a      	ldr	r2, [r3, #32]
 800336e:	430a      	orrs	r2, r1
 8003370:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003372:	4a32      	ldr	r2, [pc, #200]	; (800343c <HAL_ADCEx_InjectedConfigChannel+0x1a8>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d030      	beq.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x146>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003378:	2300      	movs	r3, #0
 800337a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800337e:	4618      	mov	r0, r3
}
 8003380:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003382:	fa1f fc85 	uxth.w	ip, r5
 8003386:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 800338a:	f1a2 041e 	sub.w	r4, r2, #30
 800338e:	2707      	movs	r7, #7
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	40a7      	lsls	r7, r4
 8003394:	ea22 0207 	bic.w	r2, r2, r7
 8003398:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800339a:	688a      	ldr	r2, [r1, #8]
 800339c:	40a2      	lsls	r2, r4
 800339e:	68dc      	ldr	r4, [r3, #12]
 80033a0:	4322      	orrs	r2, r4
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	e794      	b.n	80032d0 <HAL_ADCEx_InjectedConfigChannel+0x3c>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80033ae:	7d0a      	ldrb	r2, [r1, #20]
 80033b0:	2a00      	cmp	r2, #0
 80033b2:	d1ca      	bne.n	800334a <HAL_ADCEx_InjectedConfigChannel+0xb6>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 80033b4:	685a      	ldr	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 80033b6:	2c02      	cmp	r4, #2
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 80033b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80033bc:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 80033be:	d1ca      	bne.n	8003356 <HAL_ADCEx_InjectedConfigChannel+0xc2>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 80033c0:	699a      	ldr	r2, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 80033c2:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 80033c4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 80033c8:	f022 020f 	bic.w	r2, r2, #15
 80033cc:	619a      	str	r2, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 80033ce:	699a      	ldr	r2, [r3, #24]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80033d4:	4a19      	ldr	r2, [pc, #100]	; (800343c <HAL_ADCEx_InjectedConfigChannel+0x1a8>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d1ce      	bne.n	8003378 <HAL_ADCEx_InjectedConfigChannel+0xe4>
 80033da:	2d12      	cmp	r5, #18
 80033dc:	d022      	beq.n	8003424 <HAL_ADCEx_InjectedConfigChannel+0x190>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 80033de:	3d10      	subs	r5, #16
 80033e0:	2d01      	cmp	r5, #1
 80033e2:	d8c9      	bhi.n	8003378 <HAL_ADCEx_InjectedConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033e4:	4a16      	ldr	r2, [pc, #88]	; (8003440 <HAL_ADCEx_InjectedConfigChannel+0x1ac>)
 80033e6:	6853      	ldr	r3, [r2, #4]
 80033e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033ec:	6053      	str	r3, [r2, #4]
 80033ee:	e7c3      	b.n	8003378 <HAL_ADCEx_InjectedConfigChannel+0xe4>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 80033f0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80033f4:	609a      	str	r2, [r3, #8]
 80033f6:	e79e      	b.n	8003336 <HAL_ADCEx_InjectedConfigChannel+0xa2>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 80033f8:	695a      	ldr	r2, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80033fa:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 80033fc:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003400:	f022 020f 	bic.w	r2, r2, #15
 8003404:	615a      	str	r2, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003406:	695a      	ldr	r2, [r3, #20]
 8003408:	430a      	orrs	r2, r1
 800340a:	615a      	str	r2, [r3, #20]
      break;
 800340c:	e7b1      	b.n	8003372 <HAL_ADCEx_InjectedConfigChannel+0xde>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 800340e:	69da      	ldr	r2, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003410:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8003412:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003416:	f022 020f 	bic.w	r2, r2, #15
 800341a:	61da      	str	r2, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800341c:	69da      	ldr	r2, [r3, #28]
 800341e:	430a      	orrs	r2, r1
 8003420:	61da      	str	r2, [r3, #28]
      break;
 8003422:	e7a6      	b.n	8003372 <HAL_ADCEx_InjectedConfigChannel+0xde>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003424:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8003428:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800342c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003430:	e7a2      	b.n	8003378 <HAL_ADCEx_InjectedConfigChannel+0xe4>
  __HAL_LOCK(hadc);
 8003432:	2002      	movs	r0, #2
}
 8003434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003436:	bf00      	nop
 8003438:	000f0001 	.word	0x000f0001
 800343c:	40012000 	.word	0x40012000
 8003440:	40012300 	.word	0x40012300

08003444 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003444:	4907      	ldr	r1, [pc, #28]	; (8003464 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003446:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003448:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344a:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800344e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003454:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003456:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800345a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800345e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003468:	4b1c      	ldr	r3, [pc, #112]	; (80034dc <HAL_NVIC_SetPriority+0x74>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003470:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003472:	f1c3 0e07 	rsb	lr, r3, #7
 8003476:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800347a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800347e:	bf28      	it	cs
 8003480:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003484:	f1bc 0f06 	cmp.w	ip, #6
 8003488:	d91b      	bls.n	80034c2 <HAL_NVIC_SetPriority+0x5a>
 800348a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800348c:	f04f 3cff 	mov.w	ip, #4294967295
 8003490:	fa0c fc03 	lsl.w	ip, ip, r3
 8003494:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003498:	f04f 3cff 	mov.w	ip, #4294967295
 800349c:	fa0c fc0e 	lsl.w	ip, ip, lr
 80034a0:	ea21 010c 	bic.w	r1, r1, ip
 80034a4:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80034a6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80034ac:	db0c      	blt.n	80034c8 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ae:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80034b2:	0109      	lsls	r1, r1, #4
 80034b4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80034b8:	b2c9      	uxtb	r1, r1
 80034ba:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80034be:	f85d fb04 	ldr.w	pc, [sp], #4
 80034c2:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c4:	4613      	mov	r3, r2
 80034c6:	e7e7      	b.n	8003498 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <HAL_NVIC_SetPriority+0x78>)
 80034ca:	f000 000f 	and.w	r0, r0, #15
 80034ce:	0109      	lsls	r1, r1, #4
 80034d0:	4403      	add	r3, r0
 80034d2:	b2c9      	uxtb	r1, r1
 80034d4:	7619      	strb	r1, [r3, #24]
 80034d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80034da:	bf00      	nop
 80034dc:	e000ed00 	.word	0xe000ed00
 80034e0:	e000ecfc 	.word	0xe000ecfc

080034e4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80034e4:	2800      	cmp	r0, #0
 80034e6:	db08      	blt.n	80034fa <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e8:	0941      	lsrs	r1, r0, #5
 80034ea:	4a04      	ldr	r2, [pc, #16]	; (80034fc <HAL_NVIC_EnableIRQ+0x18>)
 80034ec:	f000 001f 	and.w	r0, r0, #31
 80034f0:	2301      	movs	r3, #1
 80034f2:	fa03 f000 	lsl.w	r0, r3, r0
 80034f6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80034fa:	4770      	bx	lr
 80034fc:	e000e100 	.word	0xe000e100

08003500 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003500:	2800      	cmp	r0, #0
 8003502:	db0d      	blt.n	8003520 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003504:	0943      	lsrs	r3, r0, #5
 8003506:	4907      	ldr	r1, [pc, #28]	; (8003524 <HAL_NVIC_DisableIRQ+0x24>)
 8003508:	2201      	movs	r2, #1
 800350a:	3320      	adds	r3, #32
 800350c:	f000 001f 	and.w	r0, r0, #31
 8003510:	fa02 f000 	lsl.w	r0, r2, r0
 8003514:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003518:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800351c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	e000e100 	.word	0xe000e100

08003528 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003528:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800352c:	4905      	ldr	r1, [pc, #20]	; (8003544 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800352e:	4b06      	ldr	r3, [pc, #24]	; (8003548 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003530:	68ca      	ldr	r2, [r1, #12]
 8003532:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003536:	4313      	orrs	r3, r2
 8003538:	60cb      	str	r3, [r1, #12]
 800353a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800353e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8003540:	e7fd      	b.n	800353e <HAL_NVIC_SystemReset+0x16>
 8003542:	bf00      	nop
 8003544:	e000ed00 	.word	0xe000ed00
 8003548:	05fa0004 	.word	0x05fa0004

0800354c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800354c:	3801      	subs	r0, #1
 800354e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003552:	d210      	bcs.n	8003576 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003554:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003556:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800355a:	4c08      	ldr	r4, [pc, #32]	; (800357c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800355c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800355e:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8003562:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003566:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003568:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800356a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800356c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800356e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003572:	6119      	str	r1, [r3, #16]
 8003574:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003576:	2001      	movs	r0, #1
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000ed00 	.word	0xe000ed00

08003580 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003584:	2200      	movs	r2, #0
 8003586:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003588:	4e70      	ldr	r6, [pc, #448]	; (800374c <HAL_GPIO_Init+0x1cc>)
{
 800358a:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358c:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 800358e:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003592:	4689      	mov	r9, r1
 8003594:	e004      	b.n	80035a0 <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003596:	3301      	adds	r3, #1
 8003598:	2b10      	cmp	r3, #16
 800359a:	f102 0202 	add.w	r2, r2, #2
 800359e:	d078      	beq.n	8003692 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 80035a0:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035a4:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 80035a8:	43a1      	bics	r1, r4
 80035aa:	d1f4      	bne.n	8003596 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ac:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80035b0:	f00c 0103 	and.w	r1, ip, #3
 80035b4:	1e4d      	subs	r5, r1, #1
 80035b6:	2d01      	cmp	r5, #1
 80035b8:	d96e      	bls.n	8003698 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035ba:	2903      	cmp	r1, #3
 80035bc:	f040 80ae 	bne.w	800371c <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035c0:	4091      	lsls	r1, r2
 80035c2:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 80035c4:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035c6:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035c8:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035ca:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 80035ce:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035d0:	d0e1      	beq.n	8003596 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d2:	4d5f      	ldr	r5, [pc, #380]	; (8003750 <HAL_GPIO_Init+0x1d0>)
 80035d4:	2100      	movs	r1, #0
 80035d6:	9103      	str	r1, [sp, #12]
 80035d8:	6c69      	ldr	r1, [r5, #68]	; 0x44
 80035da:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80035de:	6469      	str	r1, [r5, #68]	; 0x44
 80035e0:	6c69      	ldr	r1, [r5, #68]	; 0x44
 80035e2:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 80035e6:	9103      	str	r1, [sp, #12]
 80035e8:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80035ea:	f023 0103 	bic.w	r1, r3, #3
 80035ee:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80035f2:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035f6:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80035fa:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035fe:	00bf      	lsls	r7, r7, #2
 8003600:	250f      	movs	r5, #15
 8003602:	40bd      	lsls	r5, r7
 8003604:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003608:	4d52      	ldr	r5, [pc, #328]	; (8003754 <HAL_GPIO_Init+0x1d4>)
 800360a:	42a8      	cmp	r0, r5
 800360c:	d017      	beq.n	800363e <HAL_GPIO_Init+0xbe>
 800360e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003612:	42a8      	cmp	r0, r5
 8003614:	f000 8086 	beq.w	8003724 <HAL_GPIO_Init+0x1a4>
 8003618:	4d4f      	ldr	r5, [pc, #316]	; (8003758 <HAL_GPIO_Init+0x1d8>)
 800361a:	42a8      	cmp	r0, r5
 800361c:	f000 8087 	beq.w	800372e <HAL_GPIO_Init+0x1ae>
 8003620:	4d4e      	ldr	r5, [pc, #312]	; (800375c <HAL_GPIO_Init+0x1dc>)
 8003622:	42a8      	cmp	r0, r5
 8003624:	f000 808a 	beq.w	800373c <HAL_GPIO_Init+0x1bc>
 8003628:	4d4d      	ldr	r5, [pc, #308]	; (8003760 <HAL_GPIO_Init+0x1e0>)
 800362a:	42a8      	cmp	r0, r5
 800362c:	bf0c      	ite	eq
 800362e:	f04f 0e04 	moveq.w	lr, #4
 8003632:	f04f 0e07 	movne.w	lr, #7
 8003636:	fa0e f707 	lsl.w	r7, lr, r7
 800363a:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800363e:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 8003642:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8003644:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003648:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800364c:	bf0c      	ite	eq
 800364e:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003650:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 8003654:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8003656:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003658:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 800365c:	bf0c      	ite	eq
 800365e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003660:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 8003664:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 8003666:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003668:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800366c:	bf0c      	ite	eq
 800366e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003670:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 8003674:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003676:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003678:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 800367c:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8003680:	bf0c      	ite	eq
 8003682:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003684:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003688:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 800368a:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800368c:	f102 0202 	add.w	r2, r2, #2
 8003690:	d186      	bne.n	80035a0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003692:	b005      	add	sp, #20
 8003694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003698:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 800369c:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800369e:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036a2:	2503      	movs	r5, #3
 80036a4:	fa05 fe02 	lsl.w	lr, r5, r2
 80036a8:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ac:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 80036b0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80036b2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036b4:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036b8:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036bc:	f3cc 1700 	ubfx	r7, ip, #4, #1
 80036c0:	409f      	lsls	r7, r3
 80036c2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80036c6:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80036c8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036ca:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036ce:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80036d2:	4097      	lsls	r7, r2
 80036d4:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036d8:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 80036da:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036dc:	fa01 f102 	lsl.w	r1, r1, r2
 80036e0:	f47f af70 	bne.w	80035c4 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 80036e4:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 80036e8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ec:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80036f0:	f8de 7020 	ldr.w	r7, [lr, #32]
 80036f4:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036f6:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036fa:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036fe:	fa07 f708 	lsl.w	r7, r7, r8
 8003702:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003704:	270f      	movs	r7, #15
 8003706:	fa07 f808 	lsl.w	r8, r7, r8
 800370a:	9f00      	ldr	r7, [sp, #0]
 800370c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003710:	9f01      	ldr	r7, [sp, #4]
 8003712:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8003716:	f8ce 7020 	str.w	r7, [lr, #32]
 800371a:	e753      	b.n	80035c4 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800371c:	2503      	movs	r5, #3
 800371e:	4095      	lsls	r5, r2
 8003720:	43ed      	mvns	r5, r5
 8003722:	e7d1      	b.n	80036c8 <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003724:	fa0a f707 	lsl.w	r7, sl, r7
 8003728:	ea48 0807 	orr.w	r8, r8, r7
 800372c:	e787      	b.n	800363e <HAL_GPIO_Init+0xbe>
 800372e:	f04f 0e02 	mov.w	lr, #2
 8003732:	fa0e f707 	lsl.w	r7, lr, r7
 8003736:	ea48 0807 	orr.w	r8, r8, r7
 800373a:	e780      	b.n	800363e <HAL_GPIO_Init+0xbe>
 800373c:	f04f 0e03 	mov.w	lr, #3
 8003740:	fa0e f707 	lsl.w	r7, lr, r7
 8003744:	ea48 0807 	orr.w	r8, r8, r7
 8003748:	e779      	b.n	800363e <HAL_GPIO_Init+0xbe>
 800374a:	bf00      	nop
 800374c:	40013c00 	.word	0x40013c00
 8003750:	40023800 	.word	0x40023800
 8003754:	40020000 	.word	0x40020000
 8003758:	40020800 	.word	0x40020800
 800375c:	40020c00 	.word	0x40020c00
 8003760:	40021000 	.word	0x40021000

08003764 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003768:	2300      	movs	r3, #0
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800376a:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8003878 <HAL_GPIO_DeInit+0x114>
    ioposition = 0x01U << position;
 800376e:	2601      	movs	r6, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003770:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003774:	f04f 0a03 	mov.w	sl, #3
 8003778:	e002      	b.n	8003780 <HAL_GPIO_DeInit+0x1c>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800377a:	3301      	adds	r3, #1
 800377c:	2b10      	cmp	r3, #16
 800377e:	d064      	beq.n	800384a <HAL_GPIO_DeInit+0xe6>
    ioposition = 0x01U << position;
 8003780:	fa06 f203 	lsl.w	r2, r6, r3
    if(iocurrent == ioposition)
 8003784:	ea32 0401 	bics.w	r4, r2, r1
    iocurrent = (GPIO_Pin) & ioposition;
 8003788:	ea02 0c01 	and.w	ip, r2, r1
    if(iocurrent == ioposition)
 800378c:	d1f5      	bne.n	800377a <HAL_GPIO_DeInit+0x16>
      tmp = SYSCFG->EXTICR[position >> 2U];
 800378e:	f023 0503 	bic.w	r5, r3, #3
 8003792:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8003796:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800379a:	f003 0403 	and.w	r4, r3, #3
 800379e:	00a4      	lsls	r4, r4, #2
      tmp = SYSCFG->EXTICR[position >> 2U];
 80037a0:	f8d5 e008 	ldr.w	lr, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80037a4:	fa09 f804 	lsl.w	r8, r9, r4
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037a8:	4558      	cmp	r0, fp
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80037aa:	4627      	mov	r7, r4
 80037ac:	ea08 0e0e 	and.w	lr, r8, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037b0:	d04d      	beq.n	800384e <HAL_GPIO_DeInit+0xea>
 80037b2:	4c2c      	ldr	r4, [pc, #176]	; (8003864 <HAL_GPIO_DeInit+0x100>)
 80037b4:	42a0      	cmp	r0, r4
 80037b6:	d04c      	beq.n	8003852 <HAL_GPIO_DeInit+0xee>
 80037b8:	4c2b      	ldr	r4, [pc, #172]	; (8003868 <HAL_GPIO_DeInit+0x104>)
 80037ba:	42a0      	cmp	r0, r4
 80037bc:	d04c      	beq.n	8003858 <HAL_GPIO_DeInit+0xf4>
 80037be:	4c2b      	ldr	r4, [pc, #172]	; (800386c <HAL_GPIO_DeInit+0x108>)
 80037c0:	42a0      	cmp	r0, r4
 80037c2:	d04c      	beq.n	800385e <HAL_GPIO_DeInit+0xfa>
 80037c4:	4c2a      	ldr	r4, [pc, #168]	; (8003870 <HAL_GPIO_DeInit+0x10c>)
 80037c6:	42a0      	cmp	r0, r4
 80037c8:	bf14      	ite	ne
 80037ca:	2407      	movne	r4, #7
 80037cc:	2404      	moveq	r4, #4
 80037ce:	40bc      	lsls	r4, r7
 80037d0:	45a6      	cmp	lr, r4
 80037d2:	d115      	bne.n	8003800 <HAL_GPIO_DeInit+0x9c>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037d4:	4c27      	ldr	r4, [pc, #156]	; (8003874 <HAL_GPIO_DeInit+0x110>)
 80037d6:	4f27      	ldr	r7, [pc, #156]	; (8003874 <HAL_GPIO_DeInit+0x110>)
 80037d8:	6824      	ldr	r4, [r4, #0]
 80037da:	ea24 040c 	bic.w	r4, r4, ip
 80037de:	603c      	str	r4, [r7, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037e0:	687c      	ldr	r4, [r7, #4]
 80037e2:	ea24 040c 	bic.w	r4, r4, ip
 80037e6:	607c      	str	r4, [r7, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80037e8:	68fc      	ldr	r4, [r7, #12]
 80037ea:	ea24 040c 	bic.w	r4, r4, ip
 80037ee:	60fc      	str	r4, [r7, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80037f0:	68bc      	ldr	r4, [r7, #8]
 80037f2:	ea24 040c 	bic.w	r4, r4, ip
 80037f6:	60bc      	str	r4, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80037f8:	68ac      	ldr	r4, [r5, #8]
 80037fa:	ea24 0408 	bic.w	r4, r4, r8
 80037fe:	60ac      	str	r4, [r5, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003800:	6805      	ldr	r5, [r0, #0]
 8003802:	005c      	lsls	r4, r3, #1
 8003804:	fa0a f404 	lsl.w	r4, sl, r4

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003808:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800380c:	ea25 0504 	bic.w	r5, r5, r4
 8003810:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8003814:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003816:	f003 0507 	and.w	r5, r3, #7
 800381a:	f8dc e020 	ldr.w	lr, [ip, #32]
 800381e:	00ad      	lsls	r5, r5, #2
 8003820:	fa09 f505 	lsl.w	r5, r9, r5
 8003824:	ea2e 0505 	bic.w	r5, lr, r5
 8003828:	f8cc 5020 	str.w	r5, [ip, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800382c:	68c5      	ldr	r5, [r0, #12]
 800382e:	ea25 0504 	bic.w	r5, r5, r4
 8003832:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003834:	6845      	ldr	r5, [r0, #4]
 8003836:	ea25 0202 	bic.w	r2, r5, r2
 800383a:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800383c:	6882      	ldr	r2, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800383e:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003840:	ea22 0404 	bic.w	r4, r2, r4
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003844:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003846:	6084      	str	r4, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003848:	d19a      	bne.n	8003780 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800384a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800384e:	2400      	movs	r4, #0
 8003850:	e7be      	b.n	80037d0 <HAL_GPIO_DeInit+0x6c>
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003852:	fa06 f407 	lsl.w	r4, r6, r7
 8003856:	e7bb      	b.n	80037d0 <HAL_GPIO_DeInit+0x6c>
 8003858:	2402      	movs	r4, #2
 800385a:	40bc      	lsls	r4, r7
 800385c:	e7b8      	b.n	80037d0 <HAL_GPIO_DeInit+0x6c>
 800385e:	fa0a f407 	lsl.w	r4, sl, r7
 8003862:	e7b5      	b.n	80037d0 <HAL_GPIO_DeInit+0x6c>
 8003864:	40020400 	.word	0x40020400
 8003868:	40020800 	.word	0x40020800
 800386c:	40020c00 	.word	0x40020c00
 8003870:	40021000 	.word	0x40021000
 8003874:	40013c00 	.word	0x40013c00
 8003878:	40020000 	.word	0x40020000

0800387c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800387c:	b902      	cbnz	r2, 8003880 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800387e:	0409      	lsls	r1, r1, #16
 8003880:	6181      	str	r1, [r0, #24]
  }
}
 8003882:	4770      	bx	lr

08003884 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003884:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8003886:	4c0d      	ldr	r4, [pc, #52]	; (80038bc <HAL_PWR_EnterSTOPMode+0x38>)
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003888:	4a0d      	ldr	r2, [pc, #52]	; (80038c0 <HAL_PWR_EnterSTOPMode+0x3c>)
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	f023 0303 	bic.w	r3, r3, #3
 8003890:	4318      	orrs	r0, r3
 8003892:	6020      	str	r0, [r4, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003894:	6913      	ldr	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003896:	2901      	cmp	r1, #1
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003898:	f043 0304 	orr.w	r3, r3, #4
 800389c:	6113      	str	r3, [r2, #16]
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800389e:	d00a      	beq.n	80038b6 <HAL_PWR_EnterSTOPMode+0x32>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80038a0:	bf40      	sev
    __WFE();
 80038a2:	bf20      	wfe
    __WFE();
 80038a4:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 80038a6:	4a06      	ldr	r2, [pc, #24]	; (80038c0 <HAL_PWR_EnterSTOPMode+0x3c>)
}
 80038a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 80038ac:	6913      	ldr	r3, [r2, #16]
 80038ae:	f023 0304 	bic.w	r3, r3, #4
 80038b2:	6113      	str	r3, [r2, #16]
}
 80038b4:	4770      	bx	lr
    __WFI();
 80038b6:	bf30      	wfi
 80038b8:	e7f5      	b.n	80038a6 <HAL_PWR_EnterSTOPMode+0x22>
 80038ba:	bf00      	nop
 80038bc:	40007000 	.word	0x40007000
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038c4:	2800      	cmp	r0, #0
 80038c6:	f000 81a2 	beq.w	8003c0e <HAL_RCC_OscConfig+0x34a>
{
 80038ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ce:	6803      	ldr	r3, [r0, #0]
 80038d0:	07dd      	lsls	r5, r3, #31
{
 80038d2:	b082      	sub	sp, #8
 80038d4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d6:	d52f      	bpl.n	8003938 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038d8:	499e      	ldr	r1, [pc, #632]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 80038da:	688a      	ldr	r2, [r1, #8]
 80038dc:	f002 020c 	and.w	r2, r2, #12
 80038e0:	2a04      	cmp	r2, #4
 80038e2:	f000 80ed 	beq.w	8003ac0 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038e6:	688a      	ldr	r2, [r1, #8]
 80038e8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038ec:	2a08      	cmp	r2, #8
 80038ee:	f000 80e3 	beq.w	8003ab8 <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f2:	6863      	ldr	r3, [r4, #4]
 80038f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f8:	f000 80ec 	beq.w	8003ad4 <HAL_RCC_OscConfig+0x210>
 80038fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003900:	f000 8175 	beq.w	8003bee <HAL_RCC_OscConfig+0x32a>
 8003904:	4d93      	ldr	r5, [pc, #588]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003906:	682a      	ldr	r2, [r5, #0]
 8003908:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800390c:	602a      	str	r2, [r5, #0]
 800390e:	682a      	ldr	r2, [r5, #0]
 8003910:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003914:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003916:	2b00      	cmp	r3, #0
 8003918:	f040 80e1 	bne.w	8003ade <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7ff fb58 	bl	8002fd0 <HAL_GetTick>
 8003920:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	e005      	b.n	8003930 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003924:	f7ff fb54 	bl	8002fd0 <HAL_GetTick>
 8003928:	1b80      	subs	r0, r0, r6
 800392a:	2864      	cmp	r0, #100	; 0x64
 800392c:	f200 8101 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003930:	682b      	ldr	r3, [r5, #0]
 8003932:	039b      	lsls	r3, r3, #14
 8003934:	d4f6      	bmi.n	8003924 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	079f      	lsls	r7, r3, #30
 800393a:	d528      	bpl.n	800398e <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800393c:	4a85      	ldr	r2, [pc, #532]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 800393e:	6891      	ldr	r1, [r2, #8]
 8003940:	f011 0f0c 	tst.w	r1, #12
 8003944:	f000 8090 	beq.w	8003a68 <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003948:	6891      	ldr	r1, [r2, #8]
 800394a:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800394e:	2908      	cmp	r1, #8
 8003950:	f000 8086 	beq.w	8003a60 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003954:	68e3      	ldr	r3, [r4, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 810e 	beq.w	8003b78 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395c:	4b7e      	ldr	r3, [pc, #504]	; (8003b58 <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800395e:	4e7d      	ldr	r6, [pc, #500]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003964:	f7ff fb34 	bl	8002fd0 <HAL_GetTick>
 8003968:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396a:	e005      	b.n	8003978 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800396c:	f7ff fb30 	bl	8002fd0 <HAL_GetTick>
 8003970:	1b40      	subs	r0, r0, r5
 8003972:	2802      	cmp	r0, #2
 8003974:	f200 80dd 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003978:	6833      	ldr	r3, [r6, #0]
 800397a:	0798      	lsls	r0, r3, #30
 800397c:	d5f6      	bpl.n	800396c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397e:	6833      	ldr	r3, [r6, #0]
 8003980:	6922      	ldr	r2, [r4, #16]
 8003982:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003986:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800398a:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800398c:	6823      	ldr	r3, [r4, #0]
 800398e:	071a      	lsls	r2, r3, #28
 8003990:	d451      	bmi.n	8003a36 <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003992:	0758      	lsls	r0, r3, #29
 8003994:	d52f      	bpl.n	80039f6 <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003996:	4a6f      	ldr	r2, [pc, #444]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003998:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800399a:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800399e:	d07f      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 80039a0:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a2:	4e6e      	ldr	r6, [pc, #440]	; (8003b5c <HAL_RCC_OscConfig+0x298>)
 80039a4:	6833      	ldr	r3, [r6, #0]
 80039a6:	05d9      	lsls	r1, r3, #23
 80039a8:	f140 80b3 	bpl.w	8003b12 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ac:	68a3      	ldr	r3, [r4, #8]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	f000 80c3 	beq.w	8003b3a <HAL_RCC_OscConfig+0x276>
 80039b4:	2b05      	cmp	r3, #5
 80039b6:	f000 812c 	beq.w	8003c12 <HAL_RCC_OscConfig+0x34e>
 80039ba:	4e66      	ldr	r6, [pc, #408]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 80039bc:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80039be:	f022 0201 	bic.w	r2, r2, #1
 80039c2:	6732      	str	r2, [r6, #112]	; 0x70
 80039c4:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80039c6:	f022 0204 	bic.w	r2, r2, #4
 80039ca:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f040 80b9 	bne.w	8003b44 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039d2:	f7ff fafd 	bl	8002fd0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039d6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80039da:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039dc:	e005      	b.n	80039ea <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039de:	f7ff faf7 	bl	8002fd0 <HAL_GetTick>
 80039e2:	1bc0      	subs	r0, r0, r7
 80039e4:	4540      	cmp	r0, r8
 80039e6:	f200 80a4 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ea:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80039ec:	0798      	lsls	r0, r3, #30
 80039ee:	d4f6      	bmi.n	80039de <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039f0:	2d00      	cmp	r5, #0
 80039f2:	f040 8106 	bne.w	8003c02 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039f6:	69a0      	ldr	r0, [r4, #24]
 80039f8:	b1c8      	cbz	r0, 8003a2e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039fa:	4d56      	ldr	r5, [pc, #344]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 80039fc:	68ab      	ldr	r3, [r5, #8]
 80039fe:	f003 030c 	and.w	r3, r3, #12
 8003a02:	2b08      	cmp	r3, #8
 8003a04:	f000 80c9 	beq.w	8003b9a <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a08:	4b53      	ldr	r3, [pc, #332]	; (8003b58 <HAL_RCC_OscConfig+0x294>)
 8003a0a:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a0c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003a0e:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a10:	f000 8109 	beq.w	8003c26 <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a14:	f7ff fadc 	bl	8002fd0 <HAL_GetTick>
 8003a18:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1a:	e005      	b.n	8003a28 <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7ff fad8 	bl	8002fd0 <HAL_GetTick>
 8003a20:	1b00      	subs	r0, r0, r4
 8003a22:	2802      	cmp	r0, #2
 8003a24:	f200 8085 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	019b      	lsls	r3, r3, #6
 8003a2c:	d4f6      	bmi.n	8003a1c <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8003a2e:	2000      	movs	r0, #0
}
 8003a30:	b002      	add	sp, #8
 8003a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a36:	6963      	ldr	r3, [r4, #20]
 8003a38:	b30b      	cbz	r3, 8003a7e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 8003a3a:	4b47      	ldr	r3, [pc, #284]	; (8003b58 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3c:	4e45      	ldr	r6, [pc, #276]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8003a44:	f7ff fac4 	bl	8002fd0 <HAL_GetTick>
 8003a48:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a4a:	e004      	b.n	8003a56 <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a4c:	f7ff fac0 	bl	8002fd0 <HAL_GetTick>
 8003a50:	1b40      	subs	r0, r0, r5
 8003a52:	2802      	cmp	r0, #2
 8003a54:	d86d      	bhi.n	8003b32 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a56:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8003a58:	079b      	lsls	r3, r3, #30
 8003a5a:	d5f7      	bpl.n	8003a4c <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	e798      	b.n	8003992 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a60:	6852      	ldr	r2, [r2, #4]
 8003a62:	0256      	lsls	r6, r2, #9
 8003a64:	f53f af76 	bmi.w	8003954 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a68:	4a3a      	ldr	r2, [pc, #232]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	0795      	lsls	r5, r2, #30
 8003a6e:	d544      	bpl.n	8003afa <HAL_RCC_OscConfig+0x236>
 8003a70:	68e2      	ldr	r2, [r4, #12]
 8003a72:	2a01      	cmp	r2, #1
 8003a74:	d041      	beq.n	8003afa <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 8003a76:	2001      	movs	r0, #1
}
 8003a78:	b002      	add	sp, #8
 8003a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003a7e:	4a36      	ldr	r2, [pc, #216]	; (8003b58 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a80:	4e34      	ldr	r6, [pc, #208]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 8003a82:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8003a86:	f7ff faa3 	bl	8002fd0 <HAL_GetTick>
 8003a8a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a8c:	e004      	b.n	8003a98 <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a8e:	f7ff fa9f 	bl	8002fd0 <HAL_GetTick>
 8003a92:	1b40      	subs	r0, r0, r5
 8003a94:	2802      	cmp	r0, #2
 8003a96:	d84c      	bhi.n	8003b32 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a98:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8003a9a:	079f      	lsls	r7, r3, #30
 8003a9c:	d4f7      	bmi.n	8003a8e <HAL_RCC_OscConfig+0x1ca>
 8003a9e:	e7dd      	b.n	8003a5c <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aa0:	9301      	str	r3, [sp, #4]
 8003aa2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aaa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003ab4:	2501      	movs	r5, #1
 8003ab6:	e774      	b.n	80039a2 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ab8:	684a      	ldr	r2, [r1, #4]
 8003aba:	0250      	lsls	r0, r2, #9
 8003abc:	f57f af19 	bpl.w	80038f2 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac0:	4a24      	ldr	r2, [pc, #144]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003ac2:	6812      	ldr	r2, [r2, #0]
 8003ac4:	0391      	lsls	r1, r2, #14
 8003ac6:	f57f af37 	bpl.w	8003938 <HAL_RCC_OscConfig+0x74>
 8003aca:	6862      	ldr	r2, [r4, #4]
 8003acc:	2a00      	cmp	r2, #0
 8003ace:	f47f af33 	bne.w	8003938 <HAL_RCC_OscConfig+0x74>
 8003ad2:	e7d0      	b.n	8003a76 <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad4:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003ad6:	6813      	ldr	r3, [r2, #0]
 8003ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003adc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003ade:	f7ff fa77 	bl	8002fd0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae2:	4e1c      	ldr	r6, [pc, #112]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8003ae4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	e004      	b.n	8003af2 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae8:	f7ff fa72 	bl	8002fd0 <HAL_GetTick>
 8003aec:	1b40      	subs	r0, r0, r5
 8003aee:	2864      	cmp	r0, #100	; 0x64
 8003af0:	d81f      	bhi.n	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	6833      	ldr	r3, [r6, #0]
 8003af4:	039a      	lsls	r2, r3, #14
 8003af6:	d5f7      	bpl.n	8003ae8 <HAL_RCC_OscConfig+0x224>
 8003af8:	e71d      	b.n	8003936 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afa:	4916      	ldr	r1, [pc, #88]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003afc:	6920      	ldr	r0, [r4, #16]
 8003afe:	680a      	ldr	r2, [r1, #0]
 8003b00:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003b04:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003b08:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b0a:	071a      	lsls	r2, r3, #28
 8003b0c:	f57f af41 	bpl.w	8003992 <HAL_RCC_OscConfig+0xce>
 8003b10:	e791      	b.n	8003a36 <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b12:	6833      	ldr	r3, [r6, #0]
 8003b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b18:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003b1a:	f7ff fa59 	bl	8002fd0 <HAL_GetTick>
 8003b1e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b20:	6833      	ldr	r3, [r6, #0]
 8003b22:	05da      	lsls	r2, r3, #23
 8003b24:	f53f af42 	bmi.w	80039ac <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b28:	f7ff fa52 	bl	8002fd0 <HAL_GetTick>
 8003b2c:	1bc0      	subs	r0, r0, r7
 8003b2e:	2802      	cmp	r0, #2
 8003b30:	d9f6      	bls.n	8003b20 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8003b32:	2003      	movs	r0, #3
}
 8003b34:	b002      	add	sp, #8
 8003b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b3a:	4a06      	ldr	r2, [pc, #24]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
 8003b3c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
 8003b42:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003b44:	f7ff fa44 	bl	8002fd0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b48:	4f02      	ldr	r7, [pc, #8]	; (8003b54 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8003b4a:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b4c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b50:	e00b      	b.n	8003b6a <HAL_RCC_OscConfig+0x2a6>
 8003b52:	bf00      	nop
 8003b54:	40023800 	.word	0x40023800
 8003b58:	42470000 	.word	0x42470000
 8003b5c:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b60:	f7ff fa36 	bl	8002fd0 <HAL_GetTick>
 8003b64:	1b80      	subs	r0, r0, r6
 8003b66:	4540      	cmp	r0, r8
 8003b68:	d8e3      	bhi.n	8003b32 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b6c:	079b      	lsls	r3, r3, #30
 8003b6e:	d5f7      	bpl.n	8003b60 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8003b70:	2d00      	cmp	r5, #0
 8003b72:	f43f af40 	beq.w	80039f6 <HAL_RCC_OscConfig+0x132>
 8003b76:	e044      	b.n	8003c02 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8003b78:	4a42      	ldr	r2, [pc, #264]	; (8003c84 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7a:	4e43      	ldr	r6, [pc, #268]	; (8003c88 <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 8003b7c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003b7e:	f7ff fa27 	bl	8002fd0 <HAL_GetTick>
 8003b82:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b84:	e004      	b.n	8003b90 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b86:	f7ff fa23 	bl	8002fd0 <HAL_GetTick>
 8003b8a:	1b40      	subs	r0, r0, r5
 8003b8c:	2802      	cmp	r0, #2
 8003b8e:	d8d0      	bhi.n	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b90:	6833      	ldr	r3, [r6, #0]
 8003b92:	0799      	lsls	r1, r3, #30
 8003b94:	d4f7      	bmi.n	8003b86 <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b96:	6823      	ldr	r3, [r4, #0]
 8003b98:	e6f9      	b.n	800398e <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b9a:	2801      	cmp	r0, #1
 8003b9c:	f43f af48 	beq.w	8003a30 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8003ba0:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ba2:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba4:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ba8:	4291      	cmp	r1, r2
 8003baa:	f47f af64 	bne.w	8003a76 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bae:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb0:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb4:	4291      	cmp	r1, r2
 8003bb6:	f47f af5e 	bne.w	8003a76 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bba:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003bbc:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8003bc0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8003bc6:	f47f af56 	bne.w	8003a76 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003bcc:	0852      	lsrs	r2, r2, #1
 8003bce:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8003bd2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bd4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8003bd8:	f47f af4d 	bne.w	8003a76 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bdc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003bde:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be2:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8003be6:	bf14      	ite	ne
 8003be8:	2001      	movne	r0, #1
 8003bea:	2000      	moveq	r0, #0
 8003bec:	e720      	b.n	8003a30 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bee:	4b26      	ldr	r3, [pc, #152]	; (8003c88 <HAL_RCC_OscConfig+0x3c4>)
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003bfe:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c00:	e76d      	b.n	8003ade <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c02:	4a21      	ldr	r2, [pc, #132]	; (8003c88 <HAL_RCC_OscConfig+0x3c4>)
 8003c04:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003c06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c0a:	6413      	str	r3, [r2, #64]	; 0x40
 8003c0c:	e6f3      	b.n	80039f6 <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8003c0e:	2001      	movs	r0, #1
}
 8003c10:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c12:	4b1d      	ldr	r3, [pc, #116]	; (8003c88 <HAL_RCC_OscConfig+0x3c4>)
 8003c14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c16:	f042 0204 	orr.w	r2, r2, #4
 8003c1a:	671a      	str	r2, [r3, #112]	; 0x70
 8003c1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c24:	e78e      	b.n	8003b44 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8003c26:	f7ff f9d3 	bl	8002fd0 <HAL_GetTick>
 8003c2a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2c:	e005      	b.n	8003c3a <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c2e:	f7ff f9cf 	bl	8002fd0 <HAL_GetTick>
 8003c32:	1b80      	subs	r0, r0, r6
 8003c34:	2802      	cmp	r0, #2
 8003c36:	f63f af7c 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3a:	682b      	ldr	r3, [r5, #0]
 8003c3c:	0199      	lsls	r1, r3, #6
 8003c3e:	d4f6      	bmi.n	8003c2e <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c40:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003c44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003c46:	430b      	orrs	r3, r1
 8003c48:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003c4c:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8003c50:	0852      	lsrs	r2, r2, #1
 8003c52:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003c56:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8003c58:	490a      	ldr	r1, [pc, #40]	; (8003c84 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8003c5e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c60:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003c62:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003c64:	f7ff f9b4 	bl	8002fd0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c68:	4d07      	ldr	r5, [pc, #28]	; (8003c88 <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8003c6a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c6c:	e005      	b.n	8003c7a <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c6e:	f7ff f9af 	bl	8002fd0 <HAL_GetTick>
 8003c72:	1b00      	subs	r0, r0, r4
 8003c74:	2802      	cmp	r0, #2
 8003c76:	f63f af5c 	bhi.w	8003b32 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c7a:	682b      	ldr	r3, [r5, #0]
 8003c7c:	019a      	lsls	r2, r3, #6
 8003c7e:	d5f6      	bpl.n	8003c6e <HAL_RCC_OscConfig+0x3aa>
 8003c80:	e6d5      	b.n	8003a2e <HAL_RCC_OscConfig+0x16a>
 8003c82:	bf00      	nop
 8003c84:	42470000 	.word	0x42470000
 8003c88:	40023800 	.word	0x40023800

08003c8c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003c8c:	4b01      	ldr	r3, [pc, #4]	; (8003c94 <HAL_RCC_EnableCSS+0x8>)
 8003c8e:	2201      	movs	r2, #1
 8003c90:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003c92:	4770      	bx	lr
 8003c94:	42470000 	.word	0x42470000

08003c98 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c98:	4916      	ldr	r1, [pc, #88]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8003c9a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c9c:	688b      	ldr	r3, [r1, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d01b      	beq.n	8003cde <HAL_RCC_GetSysClockFreq+0x46>
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d117      	bne.n	8003cda <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003caa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cac:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cae:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb8:	d113      	bne.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cba:	480f      	ldr	r0, [pc, #60]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x60>)
 8003cbc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003cc0:	fba1 0100 	umull	r0, r1, r1, r0
 8003cc4:	f7fc fa8c 	bl	80001e0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x5c>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8003cd4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003cd8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8003cda:	4807      	ldr	r0, [pc, #28]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8003cdc:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cde:	4807      	ldr	r0, [pc, #28]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003ce0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ce2:	4806      	ldr	r0, [pc, #24]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x64>)
 8003ce4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003ce8:	2300      	movs	r3, #0
 8003cea:	fba1 0100 	umull	r0, r1, r1, r0
 8003cee:	f7fc fa77 	bl	80001e0 <__aeabi_uldivmod>
 8003cf2:	e7e9      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x30>
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	00f42400 	.word	0x00f42400
 8003cfc:	007a1200 	.word	0x007a1200

08003d00 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003d00:	2800      	cmp	r0, #0
 8003d02:	f000 8087 	beq.w	8003e14 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d06:	4a48      	ldr	r2, [pc, #288]	; (8003e28 <HAL_RCC_ClockConfig+0x128>)
 8003d08:	6813      	ldr	r3, [r2, #0]
 8003d0a:	f003 0307 	and.w	r3, r3, #7
 8003d0e:	428b      	cmp	r3, r1
{
 8003d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d14:	460d      	mov	r5, r1
 8003d16:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d18:	d209      	bcs.n	8003d2e <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1a:	b2cb      	uxtb	r3, r1
 8003d1c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1e:	6813      	ldr	r3, [r2, #0]
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	428b      	cmp	r3, r1
 8003d26:	d002      	beq.n	8003d2e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003d28:	2001      	movs	r0, #1
}
 8003d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	0798      	lsls	r0, r3, #30
 8003d32:	d514      	bpl.n	8003d5e <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d34:	0759      	lsls	r1, r3, #29
 8003d36:	d504      	bpl.n	8003d42 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d38:	493c      	ldr	r1, [pc, #240]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003d3a:	688a      	ldr	r2, [r1, #8]
 8003d3c:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8003d40:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d42:	071a      	lsls	r2, r3, #28
 8003d44:	d504      	bpl.n	8003d50 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d46:	4939      	ldr	r1, [pc, #228]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003d48:	688a      	ldr	r2, [r1, #8]
 8003d4a:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8003d4e:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d50:	4936      	ldr	r1, [pc, #216]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003d52:	68a0      	ldr	r0, [r4, #8]
 8003d54:	688a      	ldr	r2, [r1, #8]
 8003d56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003d5a:	4302      	orrs	r2, r0
 8003d5c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5e:	07df      	lsls	r7, r3, #31
 8003d60:	d521      	bpl.n	8003da6 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d62:	6862      	ldr	r2, [r4, #4]
 8003d64:	2a01      	cmp	r2, #1
 8003d66:	d057      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d68:	1e93      	subs	r3, r2, #2
 8003d6a:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d6c:	4b2f      	ldr	r3, [pc, #188]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d70:	d94d      	bls.n	8003e0e <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d72:	0799      	lsls	r1, r3, #30
 8003d74:	d5d8      	bpl.n	8003d28 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d76:	4e2d      	ldr	r6, [pc, #180]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003d78:	68b3      	ldr	r3, [r6, #8]
 8003d7a:	f023 0303 	bic.w	r3, r3, #3
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003d82:	f7ff f925 	bl	8002fd0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d86:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003d8a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8c:	e004      	b.n	8003d98 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d8e:	f7ff f91f 	bl	8002fd0 <HAL_GetTick>
 8003d92:	1bc0      	subs	r0, r0, r7
 8003d94:	4540      	cmp	r0, r8
 8003d96:	d844      	bhi.n	8003e22 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d98:	68b3      	ldr	r3, [r6, #8]
 8003d9a:	6862      	ldr	r2, [r4, #4]
 8003d9c:	f003 030c 	and.w	r3, r3, #12
 8003da0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003da4:	d1f3      	bne.n	8003d8e <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003da6:	4a20      	ldr	r2, [pc, #128]	; (8003e28 <HAL_RCC_ClockConfig+0x128>)
 8003da8:	6813      	ldr	r3, [r2, #0]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	42ab      	cmp	r3, r5
 8003db0:	d906      	bls.n	8003dc0 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	b2eb      	uxtb	r3, r5
 8003db4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db6:	6813      	ldr	r3, [r2, #0]
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	42ab      	cmp	r3, r5
 8003dbe:	d1b3      	bne.n	8003d28 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	075a      	lsls	r2, r3, #29
 8003dc4:	d506      	bpl.n	8003dd4 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc6:	4919      	ldr	r1, [pc, #100]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003dc8:	68e0      	ldr	r0, [r4, #12]
 8003dca:	688a      	ldr	r2, [r1, #8]
 8003dcc:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8003dd0:	4302      	orrs	r2, r0
 8003dd2:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd4:	071b      	lsls	r3, r3, #28
 8003dd6:	d507      	bpl.n	8003de8 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dd8:	4a14      	ldr	r2, [pc, #80]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003dda:	6921      	ldr	r1, [r4, #16]
 8003ddc:	6893      	ldr	r3, [r2, #8]
 8003dde:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003de2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003de6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003de8:	f7ff ff56 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8003dec:	4a0f      	ldr	r2, [pc, #60]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003dee:	4c10      	ldr	r4, [pc, #64]	; (8003e30 <HAL_RCC_ClockConfig+0x130>)
 8003df0:	6892      	ldr	r2, [r2, #8]
 8003df2:	4910      	ldr	r1, [pc, #64]	; (8003e34 <HAL_RCC_ClockConfig+0x134>)
 8003df4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003df8:	4603      	mov	r3, r0
 8003dfa:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8003dfc:	480e      	ldr	r0, [pc, #56]	; (8003e38 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dfe:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8003e00:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e02:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8003e04:	f7fe fb6c 	bl	80024e0 <HAL_InitTick>
  return HAL_OK;
 8003e08:	2000      	movs	r0, #0
}
 8003e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0e:	0198      	lsls	r0, r3, #6
 8003e10:	d4b1      	bmi.n	8003d76 <HAL_RCC_ClockConfig+0x76>
 8003e12:	e789      	b.n	8003d28 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003e14:	2001      	movs	r0, #1
}
 8003e16:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e18:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <HAL_RCC_ClockConfig+0x12c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	039e      	lsls	r6, r3, #14
 8003e1e:	d4aa      	bmi.n	8003d76 <HAL_RCC_ClockConfig+0x76>
 8003e20:	e782      	b.n	8003d28 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8003e22:	2003      	movs	r0, #3
 8003e24:	e781      	b.n	8003d2a <HAL_RCC_ClockConfig+0x2a>
 8003e26:	bf00      	nop
 8003e28:	40023c00 	.word	0x40023c00
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	08008060 	.word	0x08008060
 8003e34:	20000570 	.word	0x20000570
 8003e38:	20000578 	.word	0x20000578

08003e3c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8003e3c:	4b01      	ldr	r3, [pc, #4]	; (8003e44 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	20000570 	.word	0x20000570

08003e48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e48:	4b04      	ldr	r3, [pc, #16]	; (8003e5c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003e4a:	4905      	ldr	r1, [pc, #20]	; (8003e60 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	4a05      	ldr	r2, [pc, #20]	; (8003e64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003e50:	6808      	ldr	r0, [r1, #0]
 8003e52:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
}
 8003e58:	40d8      	lsrs	r0, r3
 8003e5a:	4770      	bx	lr
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	20000570 	.word	0x20000570
 8003e64:	08008070 	.word	0x08008070

08003e68 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e68:	4b04      	ldr	r3, [pc, #16]	; (8003e7c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8003e6a:	4905      	ldr	r1, [pc, #20]	; (8003e80 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4a05      	ldr	r2, [pc, #20]	; (8003e84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003e70:	6808      	ldr	r0, [r1, #0]
 8003e72:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003e76:	5cd3      	ldrb	r3, [r2, r3]
}
 8003e78:	40d8      	lsrs	r0, r3
 8003e7a:	4770      	bx	lr
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	20000570 	.word	0x20000570
 8003e84:	08008070 	.word	0x08008070

08003e88 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e88:	4b0e      	ldr	r3, [pc, #56]	; (8003ec4 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e8a:	220f      	movs	r2, #15
 8003e8c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	f002 0203 	and.w	r2, r2, #3
 8003e94:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003e9c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003ea4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	08db      	lsrs	r3, r3, #3
{
 8003eaa:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003eac:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eb0:	4c05      	ldr	r4, [pc, #20]	; (8003ec8 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003eb2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eb4:	6823      	ldr	r3, [r4, #0]
}
 8003eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	600b      	str	r3, [r1, #0]
}
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	40023c00 	.word	0x40023c00

08003ecc <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	d076      	beq.n	8003fbe <HAL_TIM_Base_Init+0xf2>
{
 8003ed0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d055      	beq.n	8003f8c <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee0:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ee2:	4938      	ldr	r1, [pc, #224]	; (8003fc4 <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eea:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003eec:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eee:	d052      	beq.n	8003f96 <HAL_TIM_Base_Init+0xca>
 8003ef0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003ef4:	d021      	beq.n	8003f3a <HAL_TIM_Base_Init+0x6e>
 8003ef6:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8003efa:	428a      	cmp	r2, r1
 8003efc:	d01d      	beq.n	8003f3a <HAL_TIM_Base_Init+0x6e>
 8003efe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003f02:	428a      	cmp	r2, r1
 8003f04:	d019      	beq.n	8003f3a <HAL_TIM_Base_Init+0x6e>
 8003f06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003f0a:	428a      	cmp	r2, r1
 8003f0c:	d015      	beq.n	8003f3a <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f0e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8003f12:	428a      	cmp	r2, r1
 8003f14:	d015      	beq.n	8003f42 <HAL_TIM_Base_Init+0x76>
 8003f16:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003f1a:	428a      	cmp	r2, r1
 8003f1c:	d011      	beq.n	8003f42 <HAL_TIM_Base_Init+0x76>
 8003f1e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003f22:	428a      	cmp	r2, r1
 8003f24:	d00d      	beq.n	8003f42 <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f26:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f28:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f2e:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8003f30:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f32:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f34:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f36:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f38:	e010      	b.n	8003f5c <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8003f3a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f40:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f42:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f44:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f4a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f50:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f52:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003f54:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003f56:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f58:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f5a:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f60:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f64:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003f68:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003f6c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003f70:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f7c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003f80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003f84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003f88:	2000      	movs	r0, #0
}
 8003f8a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003f8c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003f90:	f7fe f97e 	bl	8002290 <HAL_TIM_Base_MspInit>
 8003f94:	e7a4      	b.n	8003ee0 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003f96:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f98:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f9e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fa4:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fa6:	69a1      	ldr	r1, [r4, #24]
 8003fa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fac:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003fae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fb0:	68e3      	ldr	r3, [r4, #12]
 8003fb2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003fb4:	6863      	ldr	r3, [r4, #4]
 8003fb6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003fb8:	6963      	ldr	r3, [r4, #20]
 8003fba:	6313      	str	r3, [r2, #48]	; 0x30
 8003fbc:	e7ce      	b.n	8003f5c <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8003fbe:	2001      	movs	r0, #1
}
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40010000 	.word	0x40010000

08003fc8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003fc8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d127      	bne.n	8004020 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fd0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fd2:	4915      	ldr	r1, [pc, #84]	; (8004028 <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fda:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fdc:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fe4:	d011      	beq.n	800400a <HAL_TIM_Base_Start_IT+0x42>
 8003fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fea:	d00e      	beq.n	800400a <HAL_TIM_Base_Start_IT+0x42>
 8003fec:	4a0f      	ldr	r2, [pc, #60]	; (800402c <HAL_TIM_Base_Start_IT+0x64>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00b      	beq.n	800400a <HAL_TIM_Base_Start_IT+0x42>
 8003ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <HAL_TIM_Base_Start_IT+0x42>
 8003ffa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d003      	beq.n	800400a <HAL_TIM_Base_Start_IT+0x42>
 8004002:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004006:	4293      	cmp	r3, r2
 8004008:	d104      	bne.n	8004014 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004010:	2a06      	cmp	r2, #6
 8004012:	d007      	beq.n	8004024 <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 800401a:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	4770      	bx	lr
    return HAL_ERROR;
 8004020:	2001      	movs	r0, #1
 8004022:	4770      	bx	lr
  return HAL_OK;
 8004024:	2000      	movs	r0, #0
}
 8004026:	4770      	bx	lr
 8004028:	40010000 	.word	0x40010000
 800402c:	40000400 	.word	0x40000400

08004030 <HAL_TIM_PWM_MspInit>:
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop

08004034 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004034:	2800      	cmp	r0, #0
 8004036:	d076      	beq.n	8004126 <HAL_TIM_PWM_Init+0xf2>
{
 8004038:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800403a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800403e:	4604      	mov	r4, r0
 8004040:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004044:	2b00      	cmp	r3, #0
 8004046:	d055      	beq.n	80040f4 <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004048:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800404a:	4938      	ldr	r1, [pc, #224]	; (800412c <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 800404c:	2302      	movs	r3, #2
 800404e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004052:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004054:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004056:	d052      	beq.n	80040fe <HAL_TIM_PWM_Init+0xca>
 8004058:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800405c:	d021      	beq.n	80040a2 <HAL_TIM_PWM_Init+0x6e>
 800405e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004062:	428a      	cmp	r2, r1
 8004064:	d01d      	beq.n	80040a2 <HAL_TIM_PWM_Init+0x6e>
 8004066:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800406a:	428a      	cmp	r2, r1
 800406c:	d019      	beq.n	80040a2 <HAL_TIM_PWM_Init+0x6e>
 800406e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004072:	428a      	cmp	r2, r1
 8004074:	d015      	beq.n	80040a2 <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004076:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800407a:	428a      	cmp	r2, r1
 800407c:	d015      	beq.n	80040aa <HAL_TIM_PWM_Init+0x76>
 800407e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004082:	428a      	cmp	r2, r1
 8004084:	d011      	beq.n	80040aa <HAL_TIM_PWM_Init+0x76>
 8004086:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800408a:	428a      	cmp	r2, r1
 800408c:	d00d      	beq.n	80040aa <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800408e:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004090:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004096:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8004098:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800409a:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800409c:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800409e:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040a0:	e010      	b.n	80040c4 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 80040a2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80040a8:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040aa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040ac:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80040ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040b8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040ba:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80040bc:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80040be:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040c0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80040c2:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80040c4:	2301      	movs	r3, #1
 80040c6:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040c8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80040d0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80040d4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80040d8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80040e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80040ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80040f0:	2000      	movs	r0, #0
}
 80040f2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80040f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80040f8:	f7ff ff9a 	bl	8004030 <HAL_TIM_PWM_MspInit>
 80040fc:	e7a4      	b.n	8004048 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80040fe:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004100:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004106:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800410c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800410e:	69a1      	ldr	r1, [r4, #24]
 8004110:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004114:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004116:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004118:	68e3      	ldr	r3, [r4, #12]
 800411a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800411c:	6863      	ldr	r3, [r4, #4]
 800411e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004120:	6963      	ldr	r3, [r4, #20]
 8004122:	6313      	str	r3, [r2, #48]	; 0x30
 8004124:	e7ce      	b.n	80040c4 <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 8004126:	2001      	movs	r0, #1
}
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	40010000 	.word	0x40010000

08004130 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004130:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004134:	2b01      	cmp	r3, #1
 8004136:	f000 80ca 	beq.w	80042ce <HAL_TIM_PWM_ConfigChannel+0x19e>
 800413a:	2301      	movs	r3, #1
{
 800413c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 800413e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8004142:	2a0c      	cmp	r2, #12
 8004144:	d808      	bhi.n	8004158 <HAL_TIM_PWM_ConfigChannel+0x28>
 8004146:	e8df f002 	tbb	[pc, r2]
 800414a:	073d      	.short	0x073d
 800414c:	07680707 	.word	0x07680707
 8004150:	07960707 	.word	0x07960707
 8004154:	0707      	.short	0x0707
 8004156:	0e          	.byte	0x0e
 8004157:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8004158:	2300      	movs	r3, #0
 800415a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800415e:	2201      	movs	r2, #1
}
 8004160:	4610      	mov	r0, r2
 8004162:	bcf0      	pop	{r4, r5, r6, r7}
 8004164:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004166:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004168:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004170:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004172:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004174:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004176:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004178:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800417c:	ea44 2406 	orr.w	r4, r4, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004180:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004182:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004186:	ea42 3206 	orr.w	r2, r2, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800418a:	4e6b      	ldr	r6, [pc, #428]	; (8004338 <HAL_TIM_PWM_ConfigChannel+0x208>)
 800418c:	42b3      	cmp	r3, r6
 800418e:	f000 80bd 	beq.w	800430c <HAL_TIM_PWM_ConfigChannel+0x1dc>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004192:	605d      	str	r5, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004194:	61dc      	str	r4, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004196:	684c      	ldr	r4, [r1, #4]
 8004198:	641c      	str	r4, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800419c:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800419e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041a6:	69dc      	ldr	r4, [r3, #28]
 80041a8:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80041ac:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041ae:	69d9      	ldr	r1, [r3, #28]
 80041b0:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 80041b4:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 80041b6:	2300      	movs	r3, #0
 80041b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80041bc:	2200      	movs	r2, #0
}
 80041be:	4610      	mov	r0, r2
 80041c0:	bcf0      	pop	{r4, r5, r6, r7}
 80041c2:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041c4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80041c6:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041c8:	6a1a      	ldr	r2, [r3, #32]
 80041ca:	f022 0201 	bic.w	r2, r2, #1
 80041ce:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80041d0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80041d2:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80041d4:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041d6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80041da:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 80041dc:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80041de:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80041e2:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041e4:	4e54      	ldr	r6, [pc, #336]	; (8004338 <HAL_TIM_PWM_ConfigChannel+0x208>)
 80041e6:	42b3      	cmp	r3, r6
 80041e8:	d074      	beq.n	80042d4 <HAL_TIM_PWM_ConfigChannel+0x1a4>
  TIMx->CR2 = tmpcr2;
 80041ea:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80041ec:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80041ee:	684c      	ldr	r4, [r1, #4]
 80041f0:	635c      	str	r4, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80041f2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041f4:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041f6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041f8:	f042 0208 	orr.w	r2, r2, #8
 80041fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041fe:	699c      	ldr	r4, [r3, #24]
 8004200:	f024 0404 	bic.w	r4, r4, #4
 8004204:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004206:	6999      	ldr	r1, [r3, #24]
 8004208:	4329      	orrs	r1, r5
 800420a:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 800420c:	2300      	movs	r3, #0
 800420e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8004212:	2200      	movs	r2, #0
}
 8004214:	4610      	mov	r0, r2
 8004216:	bcf0      	pop	{r4, r5, r6, r7}
 8004218:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800421a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800421c:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	f022 0210 	bic.w	r2, r2, #16
 8004224:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004226:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004228:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800422a:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800422c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004230:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004234:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004236:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800423a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800423e:	4e3e      	ldr	r6, [pc, #248]	; (8004338 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8004240:	42b3      	cmp	r3, r6
 8004242:	d054      	beq.n	80042ee <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CR2 = tmpcr2;
 8004244:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004246:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004248:	684c      	ldr	r4, [r1, #4]
 800424a:	639c      	str	r4, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800424c:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800424e:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004250:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004258:	699c      	ldr	r4, [r3, #24]
 800425a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800425e:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004260:	6999      	ldr	r1, [r3, #24]
 8004262:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8004266:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 8004268:	2300      	movs	r3, #0
 800426a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800426e:	2200      	movs	r2, #0
}
 8004270:	4610      	mov	r0, r2
 8004272:	bcf0      	pop	{r4, r5, r6, r7}
 8004274:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004276:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8004278:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800427a:	6a1a      	ldr	r2, [r3, #32]
 800427c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004280:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004282:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004284:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004286:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004288:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800428c:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800428e:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004290:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004294:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004298:	4e27      	ldr	r6, [pc, #156]	; (8004338 <HAL_TIM_PWM_ConfigChannel+0x208>)
 800429a:	42b3      	cmp	r3, r6
 800429c:	d03c      	beq.n	8004318 <HAL_TIM_PWM_ConfigChannel+0x1e8>
  TIMx->CR2 = tmpcr2;
 800429e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80042a0:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80042a2:	684c      	ldr	r4, [r1, #4]
 80042a4:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80042a6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042a8:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042aa:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042ac:	f042 0208 	orr.w	r2, r2, #8
 80042b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042b2:	69dc      	ldr	r4, [r3, #28]
 80042b4:	f024 0404 	bic.w	r4, r4, #4
 80042b8:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042ba:	69d9      	ldr	r1, [r3, #28]
 80042bc:	4329      	orrs	r1, r5
 80042be:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 80042c0:	2300      	movs	r3, #0
 80042c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80042c6:	2200      	movs	r2, #0
}
 80042c8:	4610      	mov	r0, r2
 80042ca:	bcf0      	pop	{r4, r5, r6, r7}
 80042cc:	4770      	bx	lr
  __HAL_LOCK(htim);
 80042ce:	2202      	movs	r2, #2
}
 80042d0:	4610      	mov	r0, r2
 80042d2:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 80042d4:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80042d6:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 80042da:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 80042dc:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042e0:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80042e4:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 80042e6:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80042ea:	4335      	orrs	r5, r6
 80042ec:	e77d      	b.n	80041ea <HAL_TIM_PWM_ConfigChannel+0xba>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042ee:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80042f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042f4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042f8:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042fc:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004300:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8004302:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004306:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 800430a:	e79b      	b.n	8004244 <HAL_TIM_PWM_ConfigChannel+0x114>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800430c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800430e:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004312:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8004316:	e73c      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004318:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800431a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800431e:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004322:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004326:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800432a:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 800432c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004330:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8004334:	e7b3      	b.n	800429e <HAL_TIM_PWM_ConfigChannel+0x16e>
 8004336:	bf00      	nop
 8004338:	40010000 	.word	0x40010000

0800433c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800433c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004340:	2b01      	cmp	r3, #1
 8004342:	d075      	beq.n	8004430 <HAL_TIM_ConfigClockSource+0xf4>
 8004344:	4602      	mov	r2, r0
{
 8004346:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004348:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800434a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800434c:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004350:	2001      	movs	r0, #1
 8004352:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004356:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004358:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800435c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004360:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004362:	680b      	ldr	r3, [r1, #0]
 8004364:	2b60      	cmp	r3, #96	; 0x60
 8004366:	d065      	beq.n	8004434 <HAL_TIM_ConfigClockSource+0xf8>
 8004368:	d824      	bhi.n	80043b4 <HAL_TIM_ConfigClockSource+0x78>
 800436a:	2b40      	cmp	r3, #64	; 0x40
 800436c:	d07c      	beq.n	8004468 <HAL_TIM_ConfigClockSource+0x12c>
 800436e:	d94b      	bls.n	8004408 <HAL_TIM_ConfigClockSource+0xcc>
 8004370:	2b50      	cmp	r3, #80	; 0x50
 8004372:	d117      	bne.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004374:	6848      	ldr	r0, [r1, #4]
 8004376:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004378:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800437a:	6a23      	ldr	r3, [r4, #32]
 800437c:	f023 0301 	bic.w	r3, r3, #1
 8004380:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004382:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004384:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004388:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800438c:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800438e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004392:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004394:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004396:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800439c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 80043a0:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043a2:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80043a4:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80043a6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80043ac:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80043b0:	bc30      	pop	{r4, r5}
 80043b2:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80043b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043b8:	d038      	beq.n	800442c <HAL_TIM_ConfigClockSource+0xf0>
 80043ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043be:	d110      	bne.n	80043e2 <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043c0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80043c4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043c6:	432b      	orrs	r3, r5
 80043c8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ca:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80043d2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043d4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043d6:	68a3      	ldr	r3, [r4, #8]
 80043d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 80043dc:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043de:	60a3      	str	r3, [r4, #8]
      break;
 80043e0:	e7e0      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80043e2:	2b70      	cmp	r3, #112	; 0x70
 80043e4:	d1de      	bne.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043e6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80043ea:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043ec:	432b      	orrs	r3, r5
 80043ee:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043f0:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043f4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80043f8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80043fa:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80043fc:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 8004402:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8004404:	60a3      	str	r3, [r4, #8]
      break;
 8004406:	e7cd      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8004408:	2b20      	cmp	r3, #32
 800440a:	d002      	beq.n	8004412 <HAL_TIM_ConfigClockSource+0xd6>
 800440c:	d90a      	bls.n	8004424 <HAL_TIM_ConfigClockSource+0xe8>
 800440e:	2b30      	cmp	r3, #48	; 0x30
 8004410:	d1c8      	bne.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8004412:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004414:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004418:	430b      	orrs	r3, r1
 800441a:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 800441e:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004420:	60a3      	str	r3, [r4, #8]
}
 8004422:	e7bf      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8004424:	f033 0110 	bics.w	r1, r3, #16
 8004428:	d1bc      	bne.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
 800442a:	e7f2      	b.n	8004412 <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 800442c:	2000      	movs	r0, #0
 800442e:	e7b9      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8004430:	2002      	movs	r0, #2
}
 8004432:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004434:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004436:	68cb      	ldr	r3, [r1, #12]
 8004438:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800443a:	f020 0010 	bic.w	r0, r0, #16
 800443e:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004440:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004442:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004446:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 800444a:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800444c:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800444e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004452:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8004456:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004458:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800445a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800445e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8004462:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004464:	60a3      	str	r3, [r4, #8]
}
 8004466:	e79d      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004468:	6848      	ldr	r0, [r1, #4]
 800446a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800446c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800446e:	6a23      	ldr	r3, [r4, #32]
 8004470:	f023 0301 	bic.w	r3, r3, #1
 8004474:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004476:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004478:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800447c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8004480:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004482:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004486:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004488:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800448a:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800448c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004490:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8004494:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004496:	60a3      	str	r3, [r4, #8]
}
 8004498:	e784      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x68>
 800449a:	bf00      	nop

0800449c <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800449c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80044a0:	2a01      	cmp	r2, #1
 80044a2:	d050      	beq.n	8004546 <HAL_TIM_SlaveConfigSynchro+0xaa>
 80044a4:	4603      	mov	r3, r0
{
 80044a6:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 80044a8:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 80044aa:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_LOCK(htim);
 80044b0:	2001      	movs	r0, #1
 80044b2:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80044b6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80044b8:	6848      	ldr	r0, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80044ba:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80044bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80044c0:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 80044c2:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80044c6:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 80044c8:	2850      	cmp	r0, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 80044ca:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80044cc:	d060      	beq.n	8004590 <HAL_TIM_SlaveConfigSynchro+0xf4>
 80044ce:	d90f      	bls.n	80044f0 <HAL_TIM_SlaveConfigSynchro+0x54>
 80044d0:	2860      	cmp	r0, #96	; 0x60
 80044d2:	d03a      	beq.n	800454a <HAL_TIM_SlaveConfigSynchro+0xae>
 80044d4:	2870      	cmp	r0, #112	; 0x70
 80044d6:	d10e      	bne.n	80044f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044d8:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80044dc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044de:	432a      	orrs	r2, r5
 80044e0:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e2:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044e6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80044ea:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80044ec:	60a2      	str	r2, [r4, #8]
 80044ee:	e00f      	b.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 80044f0:	2840      	cmp	r0, #64	; 0x40
 80044f2:	d03d      	beq.n	8004570 <HAL_TIM_SlaveConfigSynchro+0xd4>
 80044f4:	d907      	bls.n	8004506 <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 80044f6:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80044f8:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 80044fa:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004502:	bc70      	pop	{r4, r5, r6}
 8004504:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8004506:	2820      	cmp	r0, #32
 8004508:	d002      	beq.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>
 800450a:	d912      	bls.n	8004532 <HAL_TIM_SlaveConfigSynchro+0x96>
 800450c:	2830      	cmp	r0, #48	; 0x30
 800450e:	d1f2      	bne.n	80044f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004510:	68e2      	ldr	r2, [r4, #12]
 8004512:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004516:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004518:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 800451a:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 800451c:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800451e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004522:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8004524:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004528:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
  return HAL_OK;
 800452c:	4608      	mov	r0, r1
}
 800452e:	bc70      	pop	{r4, r5, r6}
 8004530:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8004532:	f030 0210 	bics.w	r2, r0, #16
 8004536:	d0eb      	beq.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8004538:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 800453a:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 800453c:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004544:	e7dd      	b.n	8004502 <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8004546:	2002      	movs	r0, #2
}
 8004548:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454a:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800454c:	690a      	ldr	r2, [r1, #16]
 800454e:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004550:	f020 0010 	bic.w	r0, r0, #16
 8004554:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004556:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004558:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800455c:	ea41 3102 	orr.w	r1, r1, r2, lsl #12
  tmpccer = TIMx->CCER;
 8004560:	6a22      	ldr	r2, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8004562:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004564:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004568:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCER = tmpccer;
 800456c:	6222      	str	r2, [r4, #32]
 800456e:	e7cf      	b.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004570:	2d05      	cmp	r5, #5
 8004572:	d0c0      	beq.n	80044f6 <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 8004574:	6a25      	ldr	r5, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004576:	6a20      	ldr	r0, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004578:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800457a:	f020 0001 	bic.w	r0, r0, #1
 800457e:	6220      	str	r0, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004580:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004582:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004586:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800458a:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 800458c:	6225      	str	r5, [r4, #32]
      break;
 800458e:	e7bf      	b.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004590:	6888      	ldr	r0, [r1, #8]
 8004592:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8004594:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004596:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800459a:	4301      	orrs	r1, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800459c:	6a20      	ldr	r0, [r4, #32]
 800459e:	f020 0001 	bic.w	r0, r0, #1
 80045a2:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a4:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045a6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045aa:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80045ae:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80045b0:	6221      	str	r1, [r4, #32]
 80045b2:	e7ad      	b.n	8004510 <HAL_TIM_SlaveConfigSynchro+0x74>

080045b4 <HAL_TIM_OC_DelayElapsedCallback>:
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop

080045b8 <HAL_TIM_IC_CaptureCallback>:
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop

080045bc <HAL_TIM_PWM_PulseFinishedCallback>:
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop

080045c0 <HAL_TIM_TriggerCallback>:
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop

080045c4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045c4:	6803      	ldr	r3, [r0, #0]
 80045c6:	691a      	ldr	r2, [r3, #16]
 80045c8:	0791      	lsls	r1, r2, #30
{
 80045ca:	b510      	push	{r4, lr}
 80045cc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045ce:	d502      	bpl.n	80045d6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	0792      	lsls	r2, r2, #30
 80045d4:	d45f      	bmi.n	8004696 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045d6:	691a      	ldr	r2, [r3, #16]
 80045d8:	0750      	lsls	r0, r2, #29
 80045da:	d502      	bpl.n	80045e2 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	0751      	lsls	r1, r2, #29
 80045e0:	d446      	bmi.n	8004670 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045e2:	691a      	ldr	r2, [r3, #16]
 80045e4:	0712      	lsls	r2, r2, #28
 80045e6:	d502      	bpl.n	80045ee <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	0710      	lsls	r0, r2, #28
 80045ec:	d42e      	bmi.n	800464c <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	06d2      	lsls	r2, r2, #27
 80045f2:	d502      	bpl.n	80045fa <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045f4:	68da      	ldr	r2, [r3, #12]
 80045f6:	06d0      	lsls	r0, r2, #27
 80045f8:	d418      	bmi.n	800462c <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	07d1      	lsls	r1, r2, #31
 80045fe:	d502      	bpl.n	8004606 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	07d2      	lsls	r2, r2, #31
 8004604:	d45d      	bmi.n	80046c2 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004606:	691a      	ldr	r2, [r3, #16]
 8004608:	0610      	lsls	r0, r2, #24
 800460a:	d502      	bpl.n	8004612 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	0611      	lsls	r1, r2, #24
 8004610:	d45f      	bmi.n	80046d2 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	0652      	lsls	r2, r2, #25
 8004616:	d502      	bpl.n	800461e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	0650      	lsls	r0, r2, #25
 800461c:	d461      	bmi.n	80046e2 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800461e:	691a      	ldr	r2, [r3, #16]
 8004620:	0691      	lsls	r1, r2, #26
 8004622:	d502      	bpl.n	800462a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	0692      	lsls	r2, r2, #26
 8004628:	d443      	bmi.n	80046b2 <HAL_TIM_IRQHandler+0xee>
}
 800462a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800462c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004630:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004632:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004634:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800463c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800463e:	d064      	beq.n	800470a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8004640:	f7ff ffba 	bl	80045b8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004644:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004646:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004648:	7722      	strb	r2, [r4, #28]
 800464a:	e7d6      	b.n	80045fa <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800464c:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004650:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004652:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004654:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800465a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800465c:	d152      	bne.n	8004704 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800465e:	f7ff ffa9 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004662:	4620      	mov	r0, r4
 8004664:	f7ff ffaa 	bl	80045bc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004668:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800466a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466c:	7722      	strb	r2, [r4, #28]
 800466e:	e7be      	b.n	80045ee <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004670:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004674:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004676:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004678:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004680:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004682:	d13c      	bne.n	80046fe <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004684:	f7ff ff96 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004688:	4620      	mov	r0, r4
 800468a:	f7ff ff97 	bl	80045bc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800468e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004690:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004692:	7722      	strb	r2, [r4, #28]
 8004694:	e7a5      	b.n	80045e2 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004696:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800469a:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800469c:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800469e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	079b      	lsls	r3, r3, #30
 80046a4:	d025      	beq.n	80046f2 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 80046a6:	f7ff ff87 	bl	80045b8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046ac:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ae:	7722      	strb	r2, [r4, #28]
 80046b0:	e791      	b.n	80045d6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046b2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80046b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046b8:	611a      	str	r2, [r3, #16]
}
 80046ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80046be:	f000 b9ad 	b.w	8004a1c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046c2:	f06f 0201 	mvn.w	r2, #1
 80046c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7fc f9d3 	bl	8000a74 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	e799      	b.n	8004606 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80046d8:	4620      	mov	r0, r4
 80046da:	f000 f9a1 	bl	8004a20 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	e797      	b.n	8004612 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80046e8:	4620      	mov	r0, r4
 80046ea:	f7ff ff69 	bl	80045c0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	e795      	b.n	800461e <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046f2:	f7ff ff5f 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f6:	4620      	mov	r0, r4
 80046f8:	f7ff ff60 	bl	80045bc <HAL_TIM_PWM_PulseFinishedCallback>
 80046fc:	e7d5      	b.n	80046aa <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80046fe:	f7ff ff5b 	bl	80045b8 <HAL_TIM_IC_CaptureCallback>
 8004702:	e7c4      	b.n	800468e <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8004704:	f7ff ff58 	bl	80045b8 <HAL_TIM_IC_CaptureCallback>
 8004708:	e7ae      	b.n	8004668 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800470a:	f7ff ff53 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800470e:	4620      	mov	r0, r4
 8004710:	f7ff ff54 	bl	80045bc <HAL_TIM_PWM_PulseFinishedCallback>
 8004714:	e796      	b.n	8004644 <HAL_TIM_IRQHandler+0x80>
 8004716:	bf00      	nop

08004718 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004718:	4a2a      	ldr	r2, [pc, #168]	; (80047c4 <TIM_Base_SetConfig+0xac>)
  tmpcr1 = TIMx->CR1;
 800471a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800471c:	4290      	cmp	r0, r2
{
 800471e:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004720:	d039      	beq.n	8004796 <TIM_Base_SetConfig+0x7e>
 8004722:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004726:	d021      	beq.n	800476c <TIM_Base_SetConfig+0x54>
 8004728:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800472c:	4290      	cmp	r0, r2
 800472e:	d01d      	beq.n	800476c <TIM_Base_SetConfig+0x54>
 8004730:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004734:	4290      	cmp	r0, r2
 8004736:	d019      	beq.n	800476c <TIM_Base_SetConfig+0x54>
 8004738:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800473c:	4290      	cmp	r0, r2
 800473e:	d015      	beq.n	800476c <TIM_Base_SetConfig+0x54>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004740:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004744:	4290      	cmp	r0, r2
 8004746:	d015      	beq.n	8004774 <TIM_Base_SetConfig+0x5c>
 8004748:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800474c:	4290      	cmp	r0, r2
 800474e:	d011      	beq.n	8004774 <TIM_Base_SetConfig+0x5c>
 8004750:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004754:	4290      	cmp	r0, r2
 8004756:	d00d      	beq.n	8004774 <TIM_Base_SetConfig+0x5c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004758:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800475a:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 800475c:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800475e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004762:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004764:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004766:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004768:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800476a:	e010      	b.n	800478e <TIM_Base_SetConfig+0x76>
    tmpcr1 |= Structure->CounterMode;
 800476c:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800476e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004772:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004774:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004776:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800477c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800477e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004782:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004784:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8004786:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8004788:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800478a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800478c:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800478e:	2301      	movs	r3, #1
}
 8004790:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8004792:	6143      	str	r3, [r0, #20]
}
 8004794:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8004796:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004798:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800479a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800479e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 80047a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047a6:	694a      	ldr	r2, [r1, #20]
 80047a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047ac:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80047ae:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047b0:	688b      	ldr	r3, [r1, #8]
 80047b2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80047b4:	680b      	ldr	r3, [r1, #0]
 80047b6:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80047b8:	690b      	ldr	r3, [r1, #16]
 80047ba:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80047bc:	2301      	movs	r3, #1
}
 80047be:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 80047c0:	6143      	str	r3, [r0, #20]
}
 80047c2:	4770      	bx	lr
 80047c4:	40010000 	.word	0x40010000

080047c8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c8:	6a03      	ldr	r3, [r0, #32]
 80047ca:	f023 0310 	bic.w	r3, r3, #16
 80047ce:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80047d0:	6a03      	ldr	r3, [r0, #32]
{
 80047d2:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80047d4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80047d6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047d8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047da:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80047e4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047ec:	4d0c      	ldr	r5, [pc, #48]	; (8004820 <TIM_OC2_SetConfig+0x58>)
 80047ee:	42a8      	cmp	r0, r5
 80047f0:	d006      	beq.n	8004800 <TIM_OC2_SetConfig+0x38>
  TIMx->CCR2 = OC_Config->Pulse;
 80047f2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80047f4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80047f6:	6182      	str	r2, [r0, #24]
}
 80047f8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 80047fa:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80047fc:	6203      	str	r3, [r0, #32]
}
 80047fe:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004800:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004806:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800480a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800480e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004812:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004814:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004818:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800481c:	e7e9      	b.n	80047f2 <TIM_OC2_SetConfig+0x2a>
 800481e:	bf00      	nop
 8004820:	40010000 	.word	0x40010000

08004824 <TIM_TI1_SetConfig>:
{
 8004824:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004826:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004828:	4e17      	ldr	r6, [pc, #92]	; (8004888 <TIM_TI1_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800482a:	f025 0501 	bic.w	r5, r5, #1
 800482e:	6205      	str	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004830:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8004832:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004834:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004836:	d015      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
 8004838:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800483c:	d012      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
 800483e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8004842:	42b0      	cmp	r0, r6
 8004844:	d00e      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
 8004846:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800484a:	42b0      	cmp	r0, r6
 800484c:	d00a      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
 800484e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004852:	42b0      	cmp	r0, r6
 8004854:	d006      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
 8004856:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 800485a:	42b0      	cmp	r0, r6
 800485c:	d002      	beq.n	8004864 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800485e:	f044 0201 	orr.w	r2, r4, #1
 8004862:	e002      	b.n	800486a <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004864:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8004868:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800486a:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800486c:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004870:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004874:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004876:	f001 010a 	and.w	r1, r1, #10
 800487a:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800487c:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 800487e:	6183      	str	r3, [r0, #24]
}
 8004880:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8004882:	6201      	str	r1, [r0, #32]
}
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40010000 	.word	0x40010000

0800488c <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop

08004890 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8004890:	2800      	cmp	r0, #0
 8004892:	d05f      	beq.n	8004954 <HAL_TIMEx_HallSensor_Init+0xc4>
{
 8004894:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004896:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 800489a:	b088      	sub	sp, #32
 800489c:	460d      	mov	r5, r1
 800489e:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80048a0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d050      	beq.n	800494a <HAL_TIMEx_HallSensor_Init+0xba>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048a8:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80048aa:	2302      	movs	r3, #2
 80048ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b0:	f851 0b04 	ldr.w	r0, [r1], #4
 80048b4:	f7ff ff30 	bl	8004718 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80048b8:	68ab      	ldr	r3, [r5, #8]
 80048ba:	6829      	ldr	r1, [r5, #0]
 80048bc:	6820      	ldr	r0, [r4, #0]
 80048be:	2203      	movs	r2, #3
 80048c0:	f7ff ffb0 	bl	8004824 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048c4:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80048c6:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048c8:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80048ca:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048cc:	f022 020c 	bic.w	r2, r2, #12
 80048d0:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80048d2:	6983      	ldr	r3, [r0, #24]
 80048d4:	4333      	orrs	r3, r6
 80048d6:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80048d8:	6843      	ldr	r3, [r0, #4]
 80048da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048de:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80048e0:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80048e2:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80048e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048e8:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80048ea:	6883      	ldr	r3, [r0, #8]
 80048ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048f0:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80048f2:	6883      	ldr	r3, [r0, #8]
 80048f4:	f023 0307 	bic.w	r3, r3, #7
 80048f8:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80048fa:	6883      	ldr	r3, [r0, #8]
 80048fc:	f043 0304 	orr.w	r3, r3, #4
 8004900:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8004902:	2500      	movs	r5, #0
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004904:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8004906:	2370      	movs	r3, #112	; 0x70
 8004908:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800490a:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800490e:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004912:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004914:	f7ff ff58 	bl	80047c8 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004918:	6822      	ldr	r2, [r4, #0]
 800491a:	6851      	ldr	r1, [r2, #4]
 800491c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8004920:	6051      	str	r1, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004922:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004924:	2301      	movs	r3, #1
  return HAL_OK;
 8004926:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004928:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 800492c:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800492e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004932:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004936:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800493a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800493e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8004942:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004946:	b008      	add	sp, #32
 8004948:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800494a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800494e:	f7ff ff9d 	bl	800488c <HAL_TIMEx_HallSensor_MspInit>
 8004952:	e7a9      	b.n	80048a8 <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8004954:	2001      	movs	r0, #1
}
 8004956:	4770      	bx	lr

08004958 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004958:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d02f      	beq.n	80049c0 <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004960:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004962:	2202      	movs	r2, #2
{
 8004964:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004966:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800496a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800496c:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 800496e:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004970:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004974:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004976:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004978:	4a12      	ldr	r2, [pc, #72]	; (80049c4 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d012      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800497e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004982:	d00f      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004984:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004988:	4293      	cmp	r3, r2
 800498a:	d00b      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800498c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004990:	4293      	cmp	r3, r2
 8004992:	d007      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004994:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800499c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d104      	bne.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049a4:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049a6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049aa:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ac:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80049ae:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80049b0:	2201      	movs	r2, #1
 80049b2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80049b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80049ba:	bc30      	pop	{r4, r5}
  return HAL_OK;
 80049bc:	4618      	mov	r0, r3
}
 80049be:	4770      	bx	lr
  __HAL_LOCK(htim);
 80049c0:	2002      	movs	r0, #2
}
 80049c2:	4770      	bx	lr
 80049c4:	40010000 	.word	0x40010000

080049c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80049c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d023      	beq.n	8004a18 <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 80049d0:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80049d2:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80049d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049da:	4602      	mov	r2, r0
 80049dc:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049de:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049e0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049e6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049ec:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049ee:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049f4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049f6:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049f8:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049fe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004a04:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 8004a06:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a08:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 8004a0a:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004a0c:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8004a10:	4608      	mov	r0, r1
}
 8004a12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a16:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004a18:	2002      	movs	r0, #2
}
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIMEx_CommutCallback>:
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop

08004a20 <HAL_TIMEx_BreakCallback>:
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop

08004a24 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a24:	2800      	cmp	r0, #0
 8004a26:	f000 808f 	beq.w	8004b48 <HAL_UART_Init+0x124>
{
 8004a2a:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a2c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004a30:	4604      	mov	r4, r0
 8004a32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 8081 	beq.w	8004b3e <HAL_UART_Init+0x11a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a3c:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3e:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8004a40:	2224      	movs	r2, #36	; 0x24
 8004a42:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a4c:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a4e:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a50:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a52:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004a56:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a58:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a5a:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a5c:	4302      	orrs	r2, r0
 8004a5e:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8004a60:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a62:	4302      	orrs	r2, r0
 8004a64:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8004a66:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8004a6a:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a6e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8004a70:	430a      	orrs	r2, r1
 8004a72:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a78:	4934      	ldr	r1, [pc, #208]	; (8004b4c <HAL_UART_Init+0x128>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a7a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a7e:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a80:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a82:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a84:	d035      	beq.n	8004af2 <HAL_UART_Init+0xce>
 8004a86:	4a32      	ldr	r2, [pc, #200]	; (8004b50 <HAL_UART_Init+0x12c>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d032      	beq.n	8004af2 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a8c:	f7ff f9dc 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a90:	69e3      	ldr	r3, [r4, #28]
 8004a92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a96:	d032      	beq.n	8004afe <HAL_UART_Init+0xda>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a98:	6863      	ldr	r3, [r4, #4]
 8004a9a:	2119      	movs	r1, #25
 8004a9c:	009a      	lsls	r2, r3, #2
 8004a9e:	fba0 0101 	umull	r0, r1, r0, r1
 8004aa2:	0f9b      	lsrs	r3, r3, #30
 8004aa4:	f7fb fb9c 	bl	80001e0 <__aeabi_uldivmod>
 8004aa8:	492a      	ldr	r1, [pc, #168]	; (8004b54 <HAL_UART_Init+0x130>)
 8004aaa:	fba1 3200 	umull	r3, r2, r1, r0
 8004aae:	0952      	lsrs	r2, r2, #5
 8004ab0:	2564      	movs	r5, #100	; 0x64
 8004ab2:	fb05 0012 	mls	r0, r5, r2, r0
 8004ab6:	0100      	lsls	r0, r0, #4
 8004ab8:	3032      	adds	r0, #50	; 0x32
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	fba1 1000 	umull	r1, r0, r1, r0
 8004ac0:	0112      	lsls	r2, r2, #4
 8004ac2:	eb02 1050 	add.w	r0, r2, r0, lsr #5
 8004ac6:	6098      	str	r0, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ac8:	691a      	ldr	r2, [r3, #16]
 8004aca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ace:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ad0:	695a      	ldr	r2, [r3, #20]
 8004ad2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ad6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8004ad8:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ada:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8004adc:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8004ade:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ae2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae4:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004ae6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004aea:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8004aee:	4628      	mov	r0, r5
}
 8004af0:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8004af2:	f7ff f9b9 	bl	8003e68 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004af6:	69e3      	ldr	r3, [r4, #28]
 8004af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004afc:	d1cc      	bne.n	8004a98 <HAL_UART_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004afe:	6862      	ldr	r2, [r4, #4]
 8004b00:	2119      	movs	r1, #25
 8004b02:	1892      	adds	r2, r2, r2
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	415b      	adcs	r3, r3
 8004b0a:	fba0 0101 	umull	r0, r1, r0, r1
 8004b0e:	f7fb fb67 	bl	80001e0 <__aeabi_uldivmod>
 8004b12:	4b10      	ldr	r3, [pc, #64]	; (8004b54 <HAL_UART_Init+0x130>)
 8004b14:	fba3 2100 	umull	r2, r1, r3, r0
 8004b18:	094d      	lsrs	r5, r1, #5
 8004b1a:	2264      	movs	r2, #100	; 0x64
 8004b1c:	fb02 0215 	mls	r2, r2, r5, r0
 8004b20:	00d2      	lsls	r2, r2, #3
 8004b22:	3232      	adds	r2, #50	; 0x32
 8004b24:	fba3 3202 	umull	r3, r2, r3, r2
 8004b28:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8004b2c:	0912      	lsrs	r2, r2, #4
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8004b34:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8004b38:	440a      	add	r2, r1
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	e7c4      	b.n	8004ac8 <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8004b3e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8004b42:	f7fd fc75 	bl	8002430 <HAL_UART_MspInit>
 8004b46:	e779      	b.n	8004a3c <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8004b48:	2001      	movs	r0, #1
}
 8004b4a:	4770      	bx	lr
 8004b4c:	40011000 	.word	0x40011000
 8004b50:	40011400 	.word	0x40011400
 8004b54:	51eb851f 	.word	0x51eb851f

08004b58 <HAL_UART_DeInit>:
  if (huart == NULL)
 8004b58:	b1b0      	cbz	r0, 8004b88 <HAL_UART_DeInit+0x30>
  __HAL_UART_DISABLE(huart);
 8004b5a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004b5c:	2324      	movs	r3, #36	; 0x24
{
 8004b5e:	b510      	push	{r4, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004b60:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8004b64:	68d3      	ldr	r3, [r2, #12]
 8004b66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 8004b6e:	f7fd fc9b 	bl	80024a8 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b72:	2300      	movs	r3, #0
 8004b74:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(huart);
 8004b76:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8004b7a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8004b7e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8004b82:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b84:	6323      	str	r3, [r4, #48]	; 0x30
}
 8004b86:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004b88:	2001      	movs	r0, #1
}
 8004b8a:	4770      	bx	lr

08004b8c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004b8c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8004b8e:	f000 fec9 	bl	8005924 <vTaskStartScheduler>
  
  return osOK;
}
 8004b92:	2000      	movs	r0, #0
 8004b94:	bd08      	pop	{r3, pc}
 8004b96:	bf00      	nop

08004b98 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004b98:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004b9a:	6944      	ldr	r4, [r0, #20]
{
 8004b9c:	b086      	sub	sp, #24
 8004b9e:	4684      	mov	ip, r0
 8004ba0:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004ba2:	b1ac      	cbz	r4, 8004bd0 <osThreadCreate+0x38>
 8004ba4:	6986      	ldr	r6, [r0, #24]
 8004ba6:	b19e      	cbz	r6, 8004bd0 <osThreadCreate+0x38>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ba8:	f9bc e008 	ldrsh.w	lr, [ip, #8]
 8004bac:	f8dc 1000 	ldr.w	r1, [ip]
 8004bb0:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8004bb4:	6840      	ldr	r0, [r0, #4]
  if (priority != osPriorityError) {
 8004bb6:	f1be 0f84 	cmp.w	lr, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8004bba:	bf14      	ite	ne
 8004bbc:	f10e 0503 	addne.w	r5, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004bc0:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bc2:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8004bc6:	9500      	str	r5, [sp, #0]
 8004bc8:	f000 fe10 	bl	80057ec <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8004bcc:	b006      	add	sp, #24
 8004bce:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bd0:	f9bc 4008 	ldrsh.w	r4, [ip, #8]
 8004bd4:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  if (priority != osPriorityError) {
 8004bd8:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8004bda:	bf14      	ite	ne
 8004bdc:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004bde:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004be0:	e9dc 1000 	ldrd	r1, r0, [ip]
 8004be4:	9400      	str	r4, [sp, #0]
 8004be6:	ac05      	add	r4, sp, #20
 8004be8:	9401      	str	r4, [sp, #4]
 8004bea:	f000 fe39 	bl	8005860 <xTaskCreate>
 8004bee:	2801      	cmp	r0, #1
  return handle;
 8004bf0:	bf0c      	ite	eq
 8004bf2:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8004bf4:	2000      	movne	r0, #0
}
 8004bf6:	b006      	add	sp, #24
 8004bf8:	bd70      	pop	{r4, r5, r6, pc}
 8004bfa:	bf00      	nop

08004bfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c00:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8004c02:	f000 ff27 	bl	8005a54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c06:	4b52      	ldr	r3, [pc, #328]	; (8004d50 <pvPortMalloc+0x154>)
 8004c08:	681d      	ldr	r5, [r3, #0]
 8004c0a:	2d00      	cmp	r5, #0
 8004c0c:	d06e      	beq.n	8004cec <pvPortMalloc+0xf0>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c0e:	4b51      	ldr	r3, [pc, #324]	; (8004d54 <pvPortMalloc+0x158>)
 8004c10:	681f      	ldr	r7, [r3, #0]
 8004c12:	423e      	tst	r6, r7
 8004c14:	d12e      	bne.n	8004c74 <pvPortMalloc+0x78>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c16:	b36e      	cbz	r6, 8004c74 <pvPortMalloc+0x78>
			{
				xWantedSize += xHeapStructSize;
 8004c18:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c1c:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c1e:	bf1c      	itt	ne
 8004c20:	f024 0407 	bicne.w	r4, r4, #7
 8004c24:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004c26:	b32c      	cbz	r4, 8004c74 <pvPortMalloc+0x78>
 8004c28:	f8df c13c 	ldr.w	ip, [pc, #316]	; 8004d68 <pvPortMalloc+0x16c>
 8004c2c:	f8dc 6000 	ldr.w	r6, [ip]
 8004c30:	42a6      	cmp	r6, r4
 8004c32:	d31f      	bcc.n	8004c74 <pvPortMalloc+0x78>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8004c34:	4848      	ldr	r0, [pc, #288]	; (8004d58 <pvPortMalloc+0x15c>)
 8004c36:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c38:	e003      	b.n	8004c42 <pvPortMalloc+0x46>
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	b122      	cbz	r2, 8004c48 <pvPortMalloc+0x4c>
 8004c3e:	4618      	mov	r0, r3
 8004c40:	4613      	mov	r3, r2
 8004c42:	6859      	ldr	r1, [r3, #4]
 8004c44:	42a1      	cmp	r1, r4
 8004c46:	d3f8      	bcc.n	8004c3a <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c48:	42ab      	cmp	r3, r5
 8004c4a:	d013      	beq.n	8004c74 <pvPortMalloc+0x78>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c4c:	4698      	mov	r8, r3
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c4e:	1b0a      	subs	r2, r1, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c50:	f858 eb08 	ldr.w	lr, [r8], #8
 8004c54:	f8c0 e000 	str.w	lr, [r0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c58:	2a10      	cmp	r2, #16
 8004c5a:	d929      	bls.n	8004cb0 <pvPortMalloc+0xb4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c5c:	1919      	adds	r1, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c5e:	0748      	lsls	r0, r1, #29
 8004c60:	d00f      	beq.n	8004c82 <pvPortMalloc+0x86>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c66:	f383 8811 	msr	BASEPRI, r3
 8004c6a:	f3bf 8f6f 	isb	sy
 8004c6e:	f3bf 8f4f 	dsb	sy
 8004c72:	e7fe      	b.n	8004c72 <pvPortMalloc+0x76>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c74:	f000 fef6 	bl	8005a64 <xTaskResumeAll>
 8004c78:	f04f 0800 	mov.w	r8, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c82:	604a      	str	r2, [r1, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c84:	4a34      	ldr	r2, [pc, #208]	; (8004d58 <pvPortMalloc+0x15c>)
						pxBlock->xBlockSize = xWantedSize;
 8004c86:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c88:	4614      	mov	r4, r2
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	4291      	cmp	r1, r2
 8004c8e:	d8fb      	bhi.n	8004c88 <pvPortMalloc+0x8c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c90:	6860      	ldr	r0, [r4, #4]
 8004c92:	eb04 0e00 	add.w	lr, r4, r0
 8004c96:	4571      	cmp	r1, lr
 8004c98:	d04a      	beq.n	8004d30 <pvPortMalloc+0x134>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c9a:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8004c9e:	eb01 000e 	add.w	r0, r1, lr
 8004ca2:	4282      	cmp	r2, r0
 8004ca4:	d04b      	beq.n	8004d3e <pvPortMalloc+0x142>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ca6:	600a      	str	r2, [r1, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ca8:	428c      	cmp	r4, r1
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004caa:	bf18      	it	ne
 8004cac:	6021      	strne	r1, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004cae:	6859      	ldr	r1, [r3, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004cb0:	4a2a      	ldr	r2, [pc, #168]	; (8004d5c <pvPortMalloc+0x160>)
 8004cb2:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004cb4:	1a76      	subs	r6, r6, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004cb6:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004cb8:	bf38      	it	cc
 8004cba:	6016      	strcc	r6, [r2, #0]
					xNumberOfSuccessfulAllocations++;
 8004cbc:	4a28      	ldr	r2, [pc, #160]	; (8004d60 <pvPortMalloc+0x164>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004cbe:	f8cc 6000 	str.w	r6, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004cc2:	4339      	orrs	r1, r7
					pxBlock->pxNextFreeBlock = NULL;
 8004cc4:	2000      	movs	r0, #0
 8004cc6:	e9c3 0100 	strd	r0, r1, [r3]
					xNumberOfSuccessfulAllocations++;
 8004cca:	6813      	ldr	r3, [r2, #0]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8004cd0:	f000 fec8 	bl	8005a64 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cd4:	f018 0f07 	tst.w	r8, #7
 8004cd8:	d0d0      	beq.n	8004c7c <pvPortMalloc+0x80>
 8004cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cde:	f383 8811 	msr	BASEPRI, r3
 8004ce2:	f3bf 8f6f 	isb	sy
 8004ce6:	f3bf 8f4f 	dsb	sy
 8004cea:	e7fe      	b.n	8004cea <pvPortMalloc+0xee>
	uxAddress = ( size_t ) ucHeap;
 8004cec:	491d      	ldr	r1, [pc, #116]	; (8004d64 <pvPortMalloc+0x168>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004cee:	4c19      	ldr	r4, [pc, #100]	; (8004d54 <pvPortMalloc+0x158>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004cf0:	074f      	lsls	r7, r1, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004cf2:	bf14      	ite	ne
 8004cf4:	1dca      	addne	r2, r1, #7
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004cf6:	460a      	moveq	r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cf8:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
	uxAddress -= xHeapStructSize;
 8004cfc:	f1a1 0508 	sub.w	r5, r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d00:	f025 0507 	bic.w	r5, r5, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d04:	bf18      	it	ne
 8004d06:	f022 0207 	bicne.w	r2, r2, #7
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d0a:	4914      	ldr	r1, [pc, #80]	; (8004d5c <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 8004d0c:	601d      	str	r5, [r3, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d0e:	4610      	mov	r0, r2
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d10:	1aab      	subs	r3, r5, r2
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d12:	4a15      	ldr	r2, [pc, #84]	; (8004d68 <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d14:	600b      	str	r3, [r1, #0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d16:	4910      	ldr	r1, [pc, #64]	; (8004d58 <pvPortMalloc+0x15c>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d18:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d1a:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 8004d1e:	2200      	movs	r2, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d20:	6008      	str	r0, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d22:	604a      	str	r2, [r1, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d24:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8004d26:	e9c5 2200 	strd	r2, r2, [r5]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d2a:	e9c0 5300 	strd	r5, r3, [r0]
}
 8004d2e:	e770      	b.n	8004c12 <pvPortMalloc+0x16>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d30:	6849      	ldr	r1, [r1, #4]
 8004d32:	eb00 0e01 	add.w	lr, r0, r1
 8004d36:	f8c4 e004 	str.w	lr, [r4, #4]
		pxBlockToInsert = pxIterator;
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	e7af      	b.n	8004c9e <pvPortMalloc+0xa2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d3e:	42aa      	cmp	r2, r5
 8004d40:	d0b1      	beq.n	8004ca6 <pvPortMalloc+0xaa>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d42:	6850      	ldr	r0, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	600a      	str	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d48:	4470      	add	r0, lr
 8004d4a:	6048      	str	r0, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d4c:	e7ac      	b.n	8004ca8 <pvPortMalloc+0xac>
 8004d4e:	bf00      	nop
 8004d50:	20000c3c 	.word	0x20000c3c
 8004d54:	20004840 	.word	0x20004840
 8004d58:	20004854 	.word	0x20004854
 8004d5c:	20004848 	.word	0x20004848
 8004d60:	2000484c 	.word	0x2000484c
 8004d64:	20000c40 	.word	0x20000c40
 8004d68:	20004844 	.word	0x20004844

08004d6c <vPortFree>:
	if( pv != NULL )
 8004d6c:	b1d0      	cbz	r0, 8004da4 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d6e:	4a2b      	ldr	r2, [pc, #172]	; (8004e1c <vPortFree+0xb0>)
 8004d70:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004d74:	6812      	ldr	r2, [r2, #0]
 8004d76:	4213      	tst	r3, r2
 8004d78:	d00b      	beq.n	8004d92 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d7a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004d7e:	b191      	cbz	r1, 8004da6 <vPortFree+0x3a>
 8004d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d84:	f383 8811 	msr	BASEPRI, r3
 8004d88:	f3bf 8f6f 	isb	sy
 8004d8c:	f3bf 8f4f 	dsb	sy
 8004d90:	e7fe      	b.n	8004d90 <vPortFree+0x24>
 8004d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d96:	f383 8811 	msr	BASEPRI, r3
 8004d9a:	f3bf 8f6f 	isb	sy
 8004d9e:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004da2:	e7fe      	b.n	8004da2 <vPortFree+0x36>
 8004da4:	4770      	bx	lr
{
 8004da6:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004da8:	ea23 0302 	bic.w	r3, r3, r2
{
 8004dac:	b082      	sub	sp, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004dae:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004db2:	4c1b      	ldr	r4, [pc, #108]	; (8004e20 <vPortFree+0xb4>)
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004db4:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8004db6:	f000 fe4d 	bl	8005a54 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004dba:	9801      	ldr	r0, [sp, #4]
 8004dbc:	6822      	ldr	r2, [r4, #0]
 8004dbe:	f850 1c04 	ldr.w	r1, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004dc2:	4b18      	ldr	r3, [pc, #96]	; (8004e24 <vPortFree+0xb8>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004dc4:	440a      	add	r2, r1
		puc -= xHeapStructSize;
 8004dc6:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004dc8:	6022      	str	r2, [r4, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004dca:	461a      	mov	r2, r3
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4298      	cmp	r0, r3
 8004dd0:	d8fb      	bhi.n	8004dca <vPortFree+0x5e>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004dd2:	6854      	ldr	r4, [r2, #4]
 8004dd4:	eb02 0e04 	add.w	lr, r2, r4
 8004dd8:	4570      	cmp	r0, lr
 8004dda:	d01a      	beq.n	8004e12 <vPortFree+0xa6>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ddc:	eb00 0c01 	add.w	ip, r0, r1
 8004de0:	4563      	cmp	r3, ip
 8004de2:	d00c      	beq.n	8004dfe <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004de4:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8004de6:	4282      	cmp	r2, r0
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004de8:	bf18      	it	ne
 8004dea:	6010      	strne	r0, [r2, #0]
					xNumberOfSuccessfulFrees++;
 8004dec:	4a0e      	ldr	r2, [pc, #56]	; (8004e28 <vPortFree+0xbc>)
 8004dee:	6813      	ldr	r3, [r2, #0]
 8004df0:	3301      	adds	r3, #1
 8004df2:	6013      	str	r3, [r2, #0]
}
 8004df4:	b002      	add	sp, #8
 8004df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8004dfa:	f000 be33 	b.w	8005a64 <xTaskResumeAll>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004dfe:	4c0b      	ldr	r4, [pc, #44]	; (8004e2c <vPortFree+0xc0>)
 8004e00:	6824      	ldr	r4, [r4, #0]
 8004e02:	42a3      	cmp	r3, r4
 8004e04:	d0ee      	beq.n	8004de4 <vPortFree+0x78>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e06:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e0a:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e0c:	e9c0 3100 	strd	r3, r1, [r0]
 8004e10:	e7e9      	b.n	8004de6 <vPortFree+0x7a>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e12:	4421      	add	r1, r4
 8004e14:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8004e16:	4610      	mov	r0, r2
 8004e18:	e7e0      	b.n	8004ddc <vPortFree+0x70>
 8004e1a:	bf00      	nop
 8004e1c:	20004840 	.word	0x20004840
 8004e20:	20004844 	.word	0x20004844
 8004e24:	20004854 	.word	0x20004854
 8004e28:	20004850 	.word	0x20004850
 8004e2c:	20000c3c 	.word	0x20000c3c

08004e30 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e30:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e34:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e38:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e3a:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e3e:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e42:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop

08004e48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop

08004e50 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e50:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004e56:	6802      	ldr	r2, [r0, #0]
{
 8004e58:	b410      	push	{r4}
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e5a:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8004e5c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8004e5e:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e60:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e62:	6099      	str	r1, [r3, #8]
}
 8004e64:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8004e68:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004e6a:	6002      	str	r2, [r0, #0]
}
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop

08004e70 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e70:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e72:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e74:	1c6b      	adds	r3, r5, #1
 8004e76:	d010      	beq.n	8004e9a <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e78:	f100 0308 	add.w	r3, r0, #8
 8004e7c:	461c      	mov	r4, r3
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	42aa      	cmp	r2, r5
 8004e84:	d9fa      	bls.n	8004e7c <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004e86:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e88:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8004e8a:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e8c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e8e:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e90:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8004e92:	6108      	str	r0, [r1, #16]
}
 8004e94:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8004e96:	6002      	str	r2, [r0, #0]
}
 8004e98:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e9a:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e9c:	6863      	ldr	r3, [r4, #4]
 8004e9e:	e7f2      	b.n	8004e86 <vListInsert+0x16>

08004ea0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ea0:	6903      	ldr	r3, [r0, #16]
{
 8004ea2:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ea4:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ea8:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004eaa:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8004eac:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004eae:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004eb0:	bf08      	it	eq
 8004eb2:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8004eb4:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8004eba:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8004ebc:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8004ebe:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004ec0:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8004ec2:	6818      	ldr	r0, [r3, #0]
}
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop

08004ec8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ec8:	4808      	ldr	r0, [pc, #32]	; (8004eec <prvPortStartFirstTask+0x24>)
 8004eca:	6800      	ldr	r0, [r0, #0]
 8004ecc:	6800      	ldr	r0, [r0, #0]
 8004ece:	f380 8808 	msr	MSP, r0
 8004ed2:	f04f 0000 	mov.w	r0, #0
 8004ed6:	f380 8814 	msr	CONTROL, r0
 8004eda:	b662      	cpsie	i
 8004edc:	b661      	cpsie	f
 8004ede:	f3bf 8f4f 	dsb	sy
 8004ee2:	f3bf 8f6f 	isb	sy
 8004ee6:	df00      	svc	0
 8004ee8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004eea:	0000      	.short	0x0000
 8004eec:	e000ed08 	.word	0xe000ed08

08004ef0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ef0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004f00 <vPortEnableVFP+0x10>
 8004ef4:	6801      	ldr	r1, [r0, #0]
 8004ef6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004efa:	6001      	str	r1, [r0, #0]
 8004efc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004efe:	0000      	.short	0x0000
 8004f00:	e000ed88 	.word	0xe000ed88

08004f04 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8004f04:	4b0e      	ldr	r3, [pc, #56]	; (8004f40 <prvTaskExitError+0x3c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
{
 8004f08:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8004f0a:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8004f0c:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8004f0e:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8004f10:	d008      	beq.n	8004f24 <prvTaskExitError+0x20>
 8004f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f16:	f383 8811 	msr	BASEPRI, r3
 8004f1a:	f3bf 8f6f 	isb	sy
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	e7fe      	b.n	8004f22 <prvTaskExitError+0x1e>
 8004f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f28:	f383 8811 	msr	BASEPRI, r3
 8004f2c:	f3bf 8f6f 	isb	sy
 8004f30:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8004f34:	9b01      	ldr	r3, [sp, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0fc      	beq.n	8004f34 <prvTaskExitError+0x30>
}
 8004f3a:	b002      	add	sp, #8
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	2000057c 	.word	0x2000057c

08004f44 <pxPortInitialiseStack>:
{
 8004f44:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f4a:	4c07      	ldr	r4, [pc, #28]	; (8004f68 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f4c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f50:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004f54:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f58:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004f5c:	e940 3209 	strd	r3, r2, [r0, #-36]	; 0x24
}
 8004f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f64:	3844      	subs	r0, #68	; 0x44
 8004f66:	4770      	bx	lr
 8004f68:	08004f05 	.word	0x08004f05
 8004f6c:	00000000 	.word	0x00000000

08004f70 <SVC_Handler>:
	__asm volatile (
 8004f70:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <pxCurrentTCBConst2>)
 8004f72:	6819      	ldr	r1, [r3, #0]
 8004f74:	6808      	ldr	r0, [r1, #0]
 8004f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f7a:	f380 8809 	msr	PSP, r0
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f04f 0000 	mov.w	r0, #0
 8004f86:	f380 8811 	msr	BASEPRI, r0
 8004f8a:	4770      	bx	lr
 8004f8c:	f3af 8000 	nop.w

08004f90 <pxCurrentTCBConst2>:
 8004f90:	20004864 	.word	0x20004864

08004f94 <vPortEnterCritical>:
 8004f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f98:	f383 8811 	msr	BASEPRI, r3
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004fa4:	4a0b      	ldr	r2, [pc, #44]	; (8004fd4 <vPortEnterCritical+0x40>)
 8004fa6:	6813      	ldr	r3, [r2, #0]
 8004fa8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8004faa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8004fac:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8004fae:	d000      	beq.n	8004fb2 <vPortEnterCritical+0x1e>
}
 8004fb0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fb2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004fb6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0f7      	beq.n	8004fb0 <vPortEnterCritical+0x1c>
 8004fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc4:	f383 8811 	msr	BASEPRI, r3
 8004fc8:	f3bf 8f6f 	isb	sy
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	e7fe      	b.n	8004fd0 <vPortEnterCritical+0x3c>
 8004fd2:	bf00      	nop
 8004fd4:	2000057c 	.word	0x2000057c

08004fd8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004fd8:	4a08      	ldr	r2, [pc, #32]	; (8004ffc <vPortExitCritical+0x24>)
 8004fda:	6813      	ldr	r3, [r2, #0]
 8004fdc:	b943      	cbnz	r3, 8004ff0 <vPortExitCritical+0x18>
 8004fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	e7fe      	b.n	8004fee <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ff4:	b90b      	cbnz	r3, 8004ffa <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ff6:	f383 8811 	msr	BASEPRI, r3
}
 8004ffa:	4770      	bx	lr
 8004ffc:	2000057c 	.word	0x2000057c

08005000 <PendSV_Handler>:
	__asm volatile
 8005000:	f3ef 8009 	mrs	r0, PSP
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	4b15      	ldr	r3, [pc, #84]	; (8005060 <pxCurrentTCBConst>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	f01e 0f10 	tst.w	lr, #16
 8005010:	bf08      	it	eq
 8005012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800501a:	6010      	str	r0, [r2, #0]
 800501c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005020:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005024:	f380 8811 	msr	BASEPRI, r0
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f000 fd38 	bl	8005aa4 <vTaskSwitchContext>
 8005034:	f04f 0000 	mov.w	r0, #0
 8005038:	f380 8811 	msr	BASEPRI, r0
 800503c:	bc09      	pop	{r0, r3}
 800503e:	6819      	ldr	r1, [r3, #0]
 8005040:	6808      	ldr	r0, [r1, #0]
 8005042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005046:	f01e 0f10 	tst.w	lr, #16
 800504a:	bf08      	it	eq
 800504c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005050:	f380 8809 	msr	PSP, r0
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	f3af 8000 	nop.w

08005060 <pxCurrentTCBConst>:
 8005060:	20004864 	.word	0x20004864

08005064 <SysTick_Handler>:
{
 8005064:	b508      	push	{r3, lr}
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8005076:	f000 fd05 	bl	8005a84 <xTaskIncrementTick>
 800507a:	b128      	cbz	r0, 8005088 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800507c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005084:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8005088:	2300      	movs	r3, #0
 800508a:	f383 8811 	msr	BASEPRI, r3
}
 800508e:	bd08      	pop	{r3, pc}

08005090 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005090:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005094:	4a48      	ldr	r2, [pc, #288]	; (80051b8 <xPortStartScheduler+0x128>)
 8005096:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 800509a:	4291      	cmp	r1, r2
 800509c:	d041      	beq.n	8005122 <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800509e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 80050a2:	4b46      	ldr	r3, [pc, #280]	; (80051bc <xPortStartScheduler+0x12c>)
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d033      	beq.n	8005110 <xPortStartScheduler+0x80>
{
 80050a8:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050aa:	4b45      	ldr	r3, [pc, #276]	; (80051c0 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050ac:	4c45      	ldr	r4, [pc, #276]	; (80051c4 <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050ae:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050b0:	4845      	ldr	r0, [pc, #276]	; (80051c8 <xPortStartScheduler+0x138>)
{
 80050b2:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050b4:	21ff      	movs	r1, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050ba:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050c8:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050d0:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050d2:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050d4:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050d6:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050d8:	bf48      	it	mi
 80050da:	2206      	movmi	r2, #6
 80050dc:	d50f      	bpl.n	80050fe <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80050ee:	061b      	lsls	r3, r3, #24
 80050f0:	4611      	mov	r1, r2
 80050f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80050f6:	d4f2      	bmi.n	80050de <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80050f8:	2903      	cmp	r1, #3
 80050fa:	d01b      	beq.n	8005134 <xPortStartScheduler+0xa4>
 80050fc:	6001      	str	r1, [r0, #0]
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	e7fe      	b.n	800510e <xPortStartScheduler+0x7e>
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005120:	e7fe      	b.n	8005120 <xPortStartScheduler+0x90>
 8005122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005126:	f383 8811 	msr	BASEPRI, r3
 800512a:	f3bf 8f6f 	isb	sy
 800512e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005132:	e7fe      	b.n	8005132 <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005134:	9b02      	ldr	r3, [sp, #8]
 8005136:	4a22      	ldr	r2, [pc, #136]	; (80051c0 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8005138:	4d24      	ldr	r5, [pc, #144]	; (80051cc <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800513a:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800513e:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005142:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005144:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005146:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005148:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800514c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005150:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005154:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8005158:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800515c:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	uxCriticalNesting = 0;
 8005160:	2600      	movs	r6, #0
	vPortSetupTimerInterrupt();
 8005162:	f7fc fee1 	bl	8001f28 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005166:	602e      	str	r6, [r5, #0]
	vPortEnableVFP();
 8005168:	f7ff fec2 	bl	8004ef0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800516c:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8005170:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005174:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 8005178:	f7ff fea6 	bl	8004ec8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800517c:	f000 fc92 	bl	8005aa4 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8005180:	682b      	ldr	r3, [r5, #0]
volatile uint32_t ulDummy = 0;
 8005182:	9603      	str	r6, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8005184:	3301      	adds	r3, #1
 8005186:	d008      	beq.n	800519a <xPortStartScheduler+0x10a>
 8005188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	e7fe      	b.n	8005198 <xPortStartScheduler+0x108>
 800519a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80051aa:	9b03      	ldr	r3, [sp, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0fc      	beq.n	80051aa <xPortStartScheduler+0x11a>
}
 80051b0:	2000      	movs	r0, #0
 80051b2:	b004      	add	sp, #16
 80051b4:	bd70      	pop	{r4, r5, r6, pc}
 80051b6:	bf00      	nop
 80051b8:	410fc271 	.word	0x410fc271
 80051bc:	410fc270 	.word	0x410fc270
 80051c0:	e000e400 	.word	0xe000e400
 80051c4:	2000485c 	.word	0x2000485c
 80051c8:	20004860 	.word	0x20004860
 80051cc:	2000057c 	.word	0x2000057c

080051d0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d4:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051d6:	f7ff fedd 	bl	8004f94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051da:	4a34      	ldr	r2, [pc, #208]	; (80052ac <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 80051dc:	4d34      	ldr	r5, [pc, #208]	; (80052b0 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 80051de:	6813      	ldr	r3, [r2, #0]
 80051e0:	3301      	adds	r3, #1
 80051e2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051e4:	682b      	ldr	r3, [r5, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d032      	beq.n	8005250 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051ea:	4e32      	ldr	r6, [pc, #200]	; (80052b4 <prvAddNewTaskToReadyList+0xe4>)
 80051ec:	6833      	ldr	r3, [r6, #0]
 80051ee:	b33b      	cbz	r3, 8005240 <prvAddNewTaskToReadyList+0x70>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80051f2:	4f31      	ldr	r7, [pc, #196]	; (80052b8 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 80051f4:	4831      	ldr	r0, [pc, #196]	; (80052bc <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 80051f6:	4932      	ldr	r1, [pc, #200]	; (80052c0 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 80051f8:	6802      	ldr	r2, [r0, #0]
 80051fa:	3201      	adds	r2, #1
 80051fc:	6002      	str	r2, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80051fe:	6808      	ldr	r0, [r1, #0]
 8005200:	2201      	movs	r2, #1
 8005202:	409a      	lsls	r2, r3
 8005204:	4302      	orrs	r2, r0
 8005206:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800520a:	600a      	str	r2, [r1, #0]
 800520c:	eb07 0083 	add.w	r0, r7, r3, lsl #2
 8005210:	1d21      	adds	r1, r4, #4
 8005212:	f7ff fe1d 	bl	8004e50 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005216:	f7ff fedf 	bl	8004fd8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800521a:	6833      	ldr	r3, [r6, #0]
 800521c:	b173      	cbz	r3, 800523c <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800521e:	682a      	ldr	r2, [r5, #0]
 8005220:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005222:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005224:	429a      	cmp	r2, r3
 8005226:	d209      	bcs.n	800523c <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005228:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800522c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005230:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800523c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005240:	682a      	ldr	r2, [r5, #0]
 8005242:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005244:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005246:	4f1c      	ldr	r7, [pc, #112]	; (80052b8 <prvAddNewTaskToReadyList+0xe8>)
 8005248:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800524a:	bf98      	it	ls
 800524c:	602c      	strls	r4, [r5, #0]
 800524e:	e7d1      	b.n	80051f4 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8005250:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005252:	6813      	ldr	r3, [r2, #0]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d003      	beq.n	8005260 <prvAddNewTaskToReadyList+0x90>
		prvAddTaskToReadyList( pxNewTCB );
 8005258:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800525a:	4f17      	ldr	r7, [pc, #92]	; (80052b8 <prvAddNewTaskToReadyList+0xe8>)
 800525c:	4e15      	ldr	r6, [pc, #84]	; (80052b4 <prvAddNewTaskToReadyList+0xe4>)
 800525e:	e7c9      	b.n	80051f4 <prvAddNewTaskToReadyList+0x24>
 8005260:	4f15      	ldr	r7, [pc, #84]	; (80052b8 <prvAddNewTaskToReadyList+0xe8>)
 8005262:	463e      	mov	r6, r7
 8005264:	f107 088c 	add.w	r8, r7, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005268:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800526a:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800526c:	f7ff fde0 	bl	8004e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005270:	45b0      	cmp	r8, r6
 8005272:	d1f9      	bne.n	8005268 <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005274:	f8df 9060 	ldr.w	r9, [pc, #96]	; 80052d8 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8005278:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80052dc <prvAddNewTaskToReadyList+0x10c>
 800527c:	4e0d      	ldr	r6, [pc, #52]	; (80052b4 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 800527e:	4648      	mov	r0, r9
 8005280:	f7ff fdd6 	bl	8004e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005284:	4640      	mov	r0, r8
 8005286:	f7ff fdd3 	bl	8004e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800528a:	480e      	ldr	r0, [pc, #56]	; (80052c4 <prvAddNewTaskToReadyList+0xf4>)
 800528c:	f7ff fdd0 	bl	8004e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005290:	480d      	ldr	r0, [pc, #52]	; (80052c8 <prvAddNewTaskToReadyList+0xf8>)
 8005292:	f7ff fdcd 	bl	8004e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005296:	480d      	ldr	r0, [pc, #52]	; (80052cc <prvAddNewTaskToReadyList+0xfc>)
 8005298:	f7ff fdca 	bl	8004e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800529c:	4b0c      	ldr	r3, [pc, #48]	; (80052d0 <prvAddNewTaskToReadyList+0x100>)
 800529e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <prvAddNewTaskToReadyList+0x104>)
 80052a4:	f8c3 8000 	str.w	r8, [r3]
		prvAddTaskToReadyList( pxNewTCB );
 80052a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
}
 80052aa:	e7a3      	b.n	80051f4 <prvAddNewTaskToReadyList+0x24>
 80052ac:	200048fc 	.word	0x200048fc
 80052b0:	20004864 	.word	0x20004864
 80052b4:	20004958 	.word	0x20004958
 80052b8:	20004870 	.word	0x20004870
 80052bc:	20004908 	.word	0x20004908
 80052c0:	2000490c 	.word	0x2000490c
 80052c4:	20004944 	.word	0x20004944
 80052c8:	20004970 	.word	0x20004970
 80052cc:	2000495c 	.word	0x2000495c
 80052d0:	20004868 	.word	0x20004868
 80052d4:	2000486c 	.word	0x2000486c
 80052d8:	20004910 	.word	0x20004910
 80052dc:	20004924 	.word	0x20004924

080052e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80052e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80052e2:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052e4:	4e1b      	ldr	r6, [pc, #108]	; (8005354 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80052e6:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052e8:	6833      	ldr	r3, [r6, #0]
{
 80052ea:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052ec:	1d18      	adds	r0, r3, #4
{
 80052ee:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052f0:	f7ff fdd6 	bl	8004ea0 <uxListRemove>
 80052f4:	b948      	cbnz	r0, 800530a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80052f6:	6833      	ldr	r3, [r6, #0]
 80052f8:	4917      	ldr	r1, [pc, #92]	; (8005358 <prvAddCurrentTaskToDelayedList+0x78>)
 80052fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fc:	2301      	movs	r3, #1
 80052fe:	fa03 f202 	lsl.w	r2, r3, r2
 8005302:	680b      	ldr	r3, [r1, #0]
 8005304:	ea23 0302 	bic.w	r3, r3, r2
 8005308:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800530a:	1c6b      	adds	r3, r5, #1
 800530c:	d017      	beq.n	800533e <prvAddCurrentTaskToDelayedList+0x5e>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800530e:	6833      	ldr	r3, [r6, #0]
 8005310:	1964      	adds	r4, r4, r5
 8005312:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005314:	d307      	bcc.n	8005326 <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005316:	4b11      	ldr	r3, [pc, #68]	; (800535c <prvAddCurrentTaskToDelayedList+0x7c>)
 8005318:	6818      	ldr	r0, [r3, #0]
 800531a:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800531c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005320:	3104      	adds	r1, #4
 8005322:	f7ff bda5 	b.w	8004e70 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005326:	4b0e      	ldr	r3, [pc, #56]	; (8005360 <prvAddCurrentTaskToDelayedList+0x80>)
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	6831      	ldr	r1, [r6, #0]
 800532c:	3104      	adds	r1, #4
 800532e:	f7ff fd9f 	bl	8004e70 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005332:	4b0c      	ldr	r3, [pc, #48]	; (8005364 <prvAddCurrentTaskToDelayedList+0x84>)
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8005338:	bf88      	it	hi
 800533a:	601c      	strhi	r4, [r3, #0]
}
 800533c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800533e:	2f00      	cmp	r7, #0
 8005340:	d0e5      	beq.n	800530e <prvAddCurrentTaskToDelayedList+0x2e>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005342:	6831      	ldr	r1, [r6, #0]
 8005344:	4808      	ldr	r0, [pc, #32]	; (8005368 <prvAddCurrentTaskToDelayedList+0x88>)
}
 8005346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800534a:	3104      	adds	r1, #4
 800534c:	f7ff bd80 	b.w	8004e50 <vListInsertEnd>
 8005350:	20004984 	.word	0x20004984
 8005354:	20004864 	.word	0x20004864
 8005358:	2000490c 	.word	0x2000490c
 800535c:	2000486c 	.word	0x2000486c
 8005360:	20004868 	.word	0x20004868
 8005364:	20004938 	.word	0x20004938
 8005368:	2000495c 	.word	0x2000495c

0800536c <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800536c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005370:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005374:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005378:	6b26      	ldr	r6, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800537a:	9d08      	ldr	r5, [sp, #32]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800537c:	3a01      	subs	r2, #1
 800537e:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005382:	4607      	mov	r7, r0
 8005384:	4699      	mov	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005386:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 800538a:	2900      	cmp	r1, #0
 800538c:	f000 8089 	beq.w	80054a2 <prvInitialiseNewTask.constprop.0+0x136>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005390:	780b      	ldrb	r3, [r1, #0]
 8005392:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8005396:	780b      	ldrb	r3, [r1, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d04d      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800539c:	784b      	ldrb	r3, [r1, #1]
 800539e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 80053a2:	784b      	ldrb	r3, [r1, #1]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d047      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053a8:	788b      	ldrb	r3, [r1, #2]
 80053aa:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 80053ae:	788b      	ldrb	r3, [r1, #2]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d041      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053b4:	78cb      	ldrb	r3, [r1, #3]
 80053b6:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 80053ba:	78cb      	ldrb	r3, [r1, #3]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d03b      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053c0:	790b      	ldrb	r3, [r1, #4]
 80053c2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 80053c6:	790b      	ldrb	r3, [r1, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d035      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053cc:	794b      	ldrb	r3, [r1, #5]
 80053ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 80053d2:	794b      	ldrb	r3, [r1, #5]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d02f      	beq.n	8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053d8:	798b      	ldrb	r3, [r1, #6]
 80053da:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 80053de:	798b      	ldrb	r3, [r1, #6]
 80053e0:	b353      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053e2:	79cb      	ldrb	r3, [r1, #7]
 80053e4:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 80053e8:	79cb      	ldrb	r3, [r1, #7]
 80053ea:	b32b      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053ec:	7a0b      	ldrb	r3, [r1, #8]
 80053ee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 80053f2:	7a0b      	ldrb	r3, [r1, #8]
 80053f4:	b303      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053f6:	7a4b      	ldrb	r3, [r1, #9]
 80053f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 80053fc:	7a4b      	ldrb	r3, [r1, #9]
 80053fe:	b1db      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005400:	7a8b      	ldrb	r3, [r1, #10]
 8005402:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 8005406:	7a8b      	ldrb	r3, [r1, #10]
 8005408:	b1b3      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800540a:	7acb      	ldrb	r3, [r1, #11]
 800540c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8005410:	7acb      	ldrb	r3, [r1, #11]
 8005412:	b18b      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005414:	7b0b      	ldrb	r3, [r1, #12]
 8005416:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 800541a:	7b0b      	ldrb	r3, [r1, #12]
 800541c:	b163      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800541e:	7b4b      	ldrb	r3, [r1, #13]
 8005420:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8005424:	7b4b      	ldrb	r3, [r1, #13]
 8005426:	b13b      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005428:	7b8b      	ldrb	r3, [r1, #14]
 800542a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
			if( pcName[ x ] == ( char ) 0x00 )
 800542e:	7b8b      	ldrb	r3, [r1, #14]
 8005430:	b113      	cbz	r3, 8005438 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005432:	7bcb      	ldrb	r3, [r1, #15]
 8005434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005438:	2300      	movs	r3, #0
 800543a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800543e:	2d06      	cmp	r5, #6
 8005440:	bf28      	it	cs
 8005442:	2506      	movcs	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005444:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8005448:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800544a:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800544c:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 800544e:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005452:	f7ff fcf9 	bl	8004e48 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005456:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800545a:	f104 0018 	add.w	r0, r4, #24
 800545e:	f7ff fcf3 	bl	8004e48 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8005462:	f8c4 a0ac 	str.w	sl, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005466:	4651      	mov	r1, sl
 8005468:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800546a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800546c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800546e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005470:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005474:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8005478:	f002 fb9e 	bl	8007bb8 <memset>
 800547c:	4b0a      	ldr	r3, [pc, #40]	; (80054a8 <prvInitialiseNewTask.constprop.0+0x13c>)
 800547e:	6523      	str	r3, [r4, #80]	; 0x50
 8005480:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <prvInitialiseNewTask.constprop.0+0x140>)
 8005482:	6563      	str	r3, [r4, #84]	; 0x54
 8005484:	4b0a      	ldr	r3, [pc, #40]	; (80054b0 <prvInitialiseNewTask.constprop.0+0x144>)
 8005486:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005488:	464a      	mov	r2, r9
 800548a:	4639      	mov	r1, r7
 800548c:	4630      	mov	r0, r6
 800548e:	f7ff fd59 	bl	8004f44 <pxPortInitialiseStack>
 8005492:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005494:	f1b8 0f00 	cmp.w	r8, #0
 8005498:	d001      	beq.n	800549e <prvInitialiseNewTask.constprop.0+0x132>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800549a:	f8c8 4000 	str.w	r4, [r8]
}
 800549e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80054a2:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80054a6:	e7ca      	b.n	800543e <prvInitialiseNewTask.constprop.0+0xd2>
 80054a8:	080080b4 	.word	0x080080b4
 80054ac:	080080d4 	.word	0x080080d4
 80054b0:	08008094 	.word	0x08008094

080054b4 <prvIdleTask>:
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	4d23      	ldr	r5, [pc, #140]	; (8005544 <prvIdleTask+0x90>)
 80054b8:	4f23      	ldr	r7, [pc, #140]	; (8005548 <prvIdleTask+0x94>)
 80054ba:	4e24      	ldr	r6, [pc, #144]	; (800554c <prvIdleTask+0x98>)
 80054bc:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005550 <prvIdleTask+0x9c>
				taskYIELD();
 80054c0:	f04f 2ae0 	mov.w	sl, #3758153728	; 0xe000e000
 80054c4:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	b35b      	cbz	r3, 8005524 <prvIdleTask+0x70>
			taskENTER_CRITICAL();
 80054cc:	f7ff fd62 	bl	8004f94 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054d4:	1d20      	adds	r0, r4, #4
 80054d6:	f7ff fce3 	bl	8004ea0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80054da:	6833      	ldr	r3, [r6, #0]
 80054dc:	3b01      	subs	r3, #1
 80054de:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 80054e6:	f7ff fd77 	bl	8004fd8 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80054ea:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 80054ee:	f002 fb79 	bl	8007be4 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054f2:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 80054f6:	b163      	cbz	r3, 8005512 <prvIdleTask+0x5e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d01e      	beq.n	800553a <prvIdleTask+0x86>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d0e3      	beq.n	80054c8 <prvIdleTask+0x14>
 8005500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	e7fe      	b.n	8005510 <prvIdleTask+0x5c>
				vPortFree( pxTCB->pxStack );
 8005512:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005514:	f7ff fc2a 	bl	8004d6c <vPortFree>
				vPortFree( pxTCB );
 8005518:	4620      	mov	r0, r4
 800551a:	f7ff fc27 	bl	8004d6c <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800551e:	682b      	ldr	r3, [r5, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1d3      	bne.n	80054cc <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005524:	f8d8 3000 	ldr.w	r3, [r8]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d9cd      	bls.n	80054c8 <prvIdleTask+0x14>
				taskYIELD();
 800552c:	f8ca 9d04 	str.w	r9, [sl, #3332]	; 0xd04
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	e7c6      	b.n	80054c8 <prvIdleTask+0x14>
				vPortFree( pxTCB );
 800553a:	4620      	mov	r0, r4
 800553c:	f7ff fc16 	bl	8004d6c <vPortFree>
 8005540:	e7c2      	b.n	80054c8 <prvIdleTask+0x14>
 8005542:	bf00      	nop
 8005544:	20004900 	.word	0x20004900
 8005548:	20004970 	.word	0x20004970
 800554c:	200048fc 	.word	0x200048fc
 8005550:	20004870 	.word	0x20004870

08005554 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8005554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005558:	4b4a      	ldr	r3, [pc, #296]	; (8005684 <xTaskIncrementTick.part.0+0x130>)
 800555a:	681d      	ldr	r5, [r3, #0]
 800555c:	3501      	adds	r5, #1
BaseType_t xTaskIncrementTick( void )
 800555e:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8005560:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005562:	2d00      	cmp	r5, #0
 8005564:	d045      	beq.n	80055f2 <xTaskIncrementTick.part.0+0x9e>
 8005566:	4b48      	ldr	r3, [pc, #288]	; (8005688 <xTaskIncrementTick.part.0+0x134>)
 8005568:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	429d      	cmp	r5, r3
 800556e:	d34d      	bcc.n	800560c <xTaskIncrementTick.part.0+0xb8>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005570:	4e46      	ldr	r6, [pc, #280]	; (800568c <xTaskIncrementTick.part.0+0x138>)
 8005572:	f8df 812c 	ldr.w	r8, [pc, #300]	; 80056a0 <xTaskIncrementTick.part.0+0x14c>
 8005576:	6833      	ldr	r3, [r6, #0]
 8005578:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80056a4 <xTaskIncrementTick.part.0+0x150>
 800557c:	681c      	ldr	r4, [r3, #0]
 800557e:	2c00      	cmp	r4, #0
 8005580:	d07a      	beq.n	8005678 <xTaskIncrementTick.part.0+0x124>
					prvAddTaskToReadyList( pxTCB );
 8005582:	4f43      	ldr	r7, [pc, #268]	; (8005690 <xTaskIncrementTick.part.0+0x13c>)
BaseType_t xSwitchRequired = pdFALSE;
 8005584:	2400      	movs	r4, #0
					prvAddTaskToReadyList( pxTCB );
 8005586:	f04f 0a01 	mov.w	sl, #1
 800558a:	e024      	b.n	80055d6 <xTaskIncrementTick.part.0+0x82>
 800558c:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800558e:	f7ff fc87 	bl	8004ea0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005592:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8005596:	9900      	ldr	r1, [sp, #0]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005598:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800559c:	b112      	cbz	r2, 80055a4 <xTaskIncrementTick.part.0+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800559e:	f7ff fc7f 	bl	8004ea0 <uxListRemove>
 80055a2:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 80055a4:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	fa0a f200 	lsl.w	r2, sl, r0
 80055ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80055b2:	431a      	orrs	r2, r3
 80055b4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80055b8:	603a      	str	r2, [r7, #0]
 80055ba:	f7ff fc49 	bl	8004e50 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055be:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055c2:	6830      	ldr	r0, [r6, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055c4:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
 80055c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055ca:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 80055cc:	4291      	cmp	r1, r2
 80055ce:	bf28      	it	cs
 80055d0:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d050      	beq.n	8005678 <xTaskIncrementTick.part.0+0x124>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d6:	6833      	ldr	r3, [r6, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055de:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e2:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 80055e6:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e8:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 80055ea:	d2cf      	bcs.n	800558c <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 80055ec:	9b01      	ldr	r3, [sp, #4]
 80055ee:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80055f0:	e011      	b.n	8005616 <xTaskIncrementTick.part.0+0xc2>
			taskSWITCH_DELAYED_LISTS();
 80055f2:	4b26      	ldr	r3, [pc, #152]	; (800568c <xTaskIncrementTick.part.0+0x138>)
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	b30a      	cbz	r2, 800563e <xTaskIncrementTick.part.0+0xea>
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	e7fe      	b.n	800560a <xTaskIncrementTick.part.0+0xb6>
 800560c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80056a0 <xTaskIncrementTick.part.0+0x14c>
 8005610:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80056a4 <xTaskIncrementTick.part.0+0x150>
BaseType_t xSwitchRequired = pdFALSE;
 8005614:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005616:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 800561a:	491e      	ldr	r1, [pc, #120]	; (8005694 <xTaskIncrementTick.part.0+0x140>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800561c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800561e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8005628:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800562a:	2a02      	cmp	r2, #2
 800562c:	bf28      	it	cs
 800562e:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8005630:	2b00      	cmp	r3, #0
}
 8005632:	bf0c      	ite	eq
 8005634:	4620      	moveq	r0, r4
 8005636:	2001      	movne	r0, #1
 8005638:	b003      	add	sp, #12
 800563a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800563e:	4a16      	ldr	r2, [pc, #88]	; (8005698 <xTaskIncrementTick.part.0+0x144>)
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	6811      	ldr	r1, [r2, #0]
 8005644:	6019      	str	r1, [r3, #0]
 8005646:	4915      	ldr	r1, [pc, #84]	; (800569c <xTaskIncrementTick.part.0+0x148>)
 8005648:	6010      	str	r0, [r2, #0]
 800564a:	680a      	ldr	r2, [r1, #0]
 800564c:	3201      	adds	r2, #1
 800564e:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	6812      	ldr	r2, [r2, #0]
 8005654:	b93a      	cbnz	r2, 8005666 <xTaskIncrementTick.part.0+0x112>
		xNextTaskUnblockTime = portMAX_DELAY;
 8005656:	4b0c      	ldr	r3, [pc, #48]	; (8005688 <xTaskIncrementTick.part.0+0x134>)
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	461a      	mov	r2, r3
 800565c:	f04f 33ff 	mov.w	r3, #4294967295
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	4613      	mov	r3, r2
 8005664:	e781      	b.n	800556a <xTaskIncrementTick.part.0+0x16>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005666:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005668:	4a07      	ldr	r2, [pc, #28]	; (8005688 <xTaskIncrementTick.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800566a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800566c:	9201      	str	r2, [sp, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	4613      	mov	r3, r2
}
 8005676:	e778      	b.n	800556a <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005678:	9a01      	ldr	r2, [sp, #4]
 800567a:	f04f 33ff 	mov.w	r3, #4294967295
 800567e:	6013      	str	r3, [r2, #0]
					break;
 8005680:	e7c9      	b.n	8005616 <xTaskIncrementTick.part.0+0xc2>
 8005682:	bf00      	nop
 8005684:	20004984 	.word	0x20004984
 8005688:	20004938 	.word	0x20004938
 800568c:	20004868 	.word	0x20004868
 8005690:	2000490c 	.word	0x2000490c
 8005694:	20004988 	.word	0x20004988
 8005698:	2000486c 	.word	0x2000486c
 800569c:	2000493c 	.word	0x2000493c
 80056a0:	20004870 	.word	0x20004870
 80056a4:	20004864 	.word	0x20004864

080056a8 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80056a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 80056ac:	4c45      	ldr	r4, [pc, #276]	; (80057c4 <xTaskResumeAll.part.0+0x11c>)
BaseType_t xTaskResumeAll( void )
 80056ae:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80056b0:	f7ff fc70 	bl	8004f94 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	3b01      	subs	r3, #1
 80056b8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d167      	bne.n	8005790 <xTaskResumeAll.part.0+0xe8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056c0:	4b41      	ldr	r3, [pc, #260]	; (80057c8 <xTaskResumeAll.part.0+0x120>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d063      	beq.n	8005790 <xTaskResumeAll.part.0+0xe8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056c8:	f8df b118 	ldr.w	fp, [pc, #280]	; 80057e4 <xTaskResumeAll.part.0+0x13c>
 80056cc:	f8db 3000 	ldr.w	r3, [fp]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d073      	beq.n	80057bc <xTaskResumeAll.part.0+0x114>
 80056d4:	4b3d      	ldr	r3, [pc, #244]	; (80057cc <xTaskResumeAll.part.0+0x124>)
 80056d6:	4d3e      	ldr	r5, [pc, #248]	; (80057d0 <xTaskResumeAll.part.0+0x128>)
 80056d8:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80057e8 <xTaskResumeAll.part.0+0x140>
 80056dc:	4f3d      	ldr	r7, [pc, #244]	; (80057d4 <xTaskResumeAll.part.0+0x12c>)
 80056de:	9301      	str	r3, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 80056e0:	2601      	movs	r6, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e2:	f8db 300c 	ldr.w	r3, [fp, #12]
 80056e6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056ea:	f10a 0904 	add.w	r9, sl, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056ee:	f10a 0018 	add.w	r0, sl, #24
 80056f2:	f7ff fbd5 	bl	8004ea0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056f6:	4648      	mov	r0, r9
 80056f8:	f7ff fbd2 	bl	8004ea0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056fc:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8005700:	682a      	ldr	r2, [r5, #0]
 8005702:	fa06 f300 	lsl.w	r3, r6, r0
 8005706:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800570a:	4313      	orrs	r3, r2
 800570c:	4649      	mov	r1, r9
 800570e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8005712:	602b      	str	r3, [r5, #0]
 8005714:	f7ff fb9c 	bl	8004e50 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 800571e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005720:	429a      	cmp	r2, r3
 8005722:	d33d      	bcc.n	80057a0 <xTaskResumeAll.part.0+0xf8>
						xYieldPending = pdTRUE;
 8005724:	9b01      	ldr	r3, [sp, #4]
 8005726:	601e      	str	r6, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005728:	f8db 3000 	ldr.w	r3, [fp]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1d8      	bne.n	80056e2 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005730:	4b29      	ldr	r3, [pc, #164]	; (80057d8 <xTaskResumeAll.part.0+0x130>)
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	2a00      	cmp	r2, #0
 8005738:	d03b      	beq.n	80057b2 <xTaskResumeAll.part.0+0x10a>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800573a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800573c:	4b27      	ldr	r3, [pc, #156]	; (80057dc <xTaskResumeAll.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800573e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005740:	68d2      	ldr	r2, [r2, #12]
 8005742:	6852      	ldr	r2, [r2, #4]
 8005744:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005746:	4e26      	ldr	r6, [pc, #152]	; (80057e0 <xTaskResumeAll.part.0+0x138>)
 8005748:	6835      	ldr	r5, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800574a:	b195      	cbz	r5, 8005772 <xTaskResumeAll.part.0+0xca>
								xYieldPending = pdTRUE;
 800574c:	2701      	movs	r7, #1
 800574e:	e006      	b.n	800575e <xTaskResumeAll.part.0+0xb6>
 8005750:	f7ff ff00 	bl	8005554 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8005754:	b108      	cbz	r0, 800575a <xTaskResumeAll.part.0+0xb2>
								xYieldPending = pdTRUE;
 8005756:	9b01      	ldr	r3, [sp, #4]
 8005758:	601f      	str	r7, [r3, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800575a:	3d01      	subs	r5, #1
 800575c:	d008      	beq.n	8005770 <xTaskResumeAll.part.0+0xc8>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0f5      	beq.n	8005750 <xTaskResumeAll.part.0+0xa8>
		++xPendedTicks;
 8005764:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005766:	3d01      	subs	r5, #1
		++xPendedTicks;
 8005768:	f103 0301 	add.w	r3, r3, #1
 800576c:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800576e:	d1f6      	bne.n	800575e <xTaskResumeAll.part.0+0xb6>
						xPendedTicks = 0;
 8005770:	6035      	str	r5, [r6, #0]
				if( xYieldPending != pdFALSE )
 8005772:	9b01      	ldr	r3, [sp, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	b15b      	cbz	r3, 8005790 <xTaskResumeAll.part.0+0xe8>
					taskYIELD_IF_USING_PREEMPTION();
 8005778:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800577c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005780:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005784:	f3bf 8f4f 	dsb	sy
 8005788:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800578c:	2001      	movs	r0, #1
 800578e:	e000      	b.n	8005792 <xTaskResumeAll.part.0+0xea>
BaseType_t xAlreadyYielded = pdFALSE;
 8005790:	2000      	movs	r0, #0
 8005792:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8005794:	f7ff fc20 	bl	8004fd8 <vPortExitCritical>
}
 8005798:	9801      	ldr	r0, [sp, #4]
 800579a:	b003      	add	sp, #12
 800579c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057a0:	f8db 3000 	ldr.w	r3, [fp]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d19c      	bne.n	80056e2 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057a8:	4b0b      	ldr	r3, [pc, #44]	; (80057d8 <xTaskResumeAll.part.0+0x130>)
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	6812      	ldr	r2, [r2, #0]
 80057ae:	2a00      	cmp	r2, #0
 80057b0:	d1c3      	bne.n	800573a <xTaskResumeAll.part.0+0x92>
		xNextTaskUnblockTime = portMAX_DELAY;
 80057b2:	4b0a      	ldr	r3, [pc, #40]	; (80057dc <xTaskResumeAll.part.0+0x134>)
 80057b4:	f04f 32ff 	mov.w	r2, #4294967295
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	e7c4      	b.n	8005746 <xTaskResumeAll.part.0+0x9e>
 80057bc:	4b03      	ldr	r3, [pc, #12]	; (80057cc <xTaskResumeAll.part.0+0x124>)
 80057be:	9301      	str	r3, [sp, #4]
 80057c0:	e7c1      	b.n	8005746 <xTaskResumeAll.part.0+0x9e>
 80057c2:	bf00      	nop
 80057c4:	20004904 	.word	0x20004904
 80057c8:	200048fc 	.word	0x200048fc
 80057cc:	20004988 	.word	0x20004988
 80057d0:	2000490c 	.word	0x2000490c
 80057d4:	20004864 	.word	0x20004864
 80057d8:	20004868 	.word	0x20004868
 80057dc:	20004938 	.word	0x20004938
 80057e0:	20004940 	.word	0x20004940
 80057e4:	20004944 	.word	0x20004944
 80057e8:	20004870 	.word	0x20004870

080057ec <xTaskCreateStatic>:
	{
 80057ec:	b530      	push	{r4, r5, lr}
 80057ee:	b087      	sub	sp, #28
 80057f0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 80057f2:	b1c4      	cbz	r4, 8005826 <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 80057f4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057f6:	b16d      	cbz	r5, 8005814 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 80057f8:	25b4      	movs	r5, #180	; 0xb4
 80057fa:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057fc:	9d05      	ldr	r5, [sp, #20]
 80057fe:	2db4      	cmp	r5, #180	; 0xb4
 8005800:	d01a      	beq.n	8005838 <xTaskCreateStatic+0x4c>
 8005802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	e7fe      	b.n	8005812 <xTaskCreateStatic+0x26>
 8005814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005824:	e7fe      	b.n	8005824 <xTaskCreateStatic+0x38>
 8005826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582a:	f383 8811 	msr	BASEPRI, r3
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005836:	e7fe      	b.n	8005836 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005838:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800583a:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800583c:	2402      	movs	r4, #2
 800583e:	f885 40b1 	strb.w	r4, [r5, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005842:	ac04      	add	r4, sp, #16
 8005844:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8005848:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800584a:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800584c:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800584e:	f7ff fd8d 	bl	800536c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005852:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005854:	f7ff fcbc 	bl	80051d0 <prvAddNewTaskToReadyList>
	}
 8005858:	9804      	ldr	r0, [sp, #16]
 800585a:	b007      	add	sp, #28
 800585c:	bd30      	pop	{r4, r5, pc}
 800585e:	bf00      	nop

08005860 <xTaskCreate>:
	{
 8005860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005864:	4607      	mov	r7, r0
 8005866:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005868:	0090      	lsls	r0, r2, #2
	{
 800586a:	4615      	mov	r5, r2
 800586c:	4688      	mov	r8, r1
 800586e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005870:	f7ff f9c4 	bl	8004bfc <pvPortMalloc>
			if( pxStack != NULL )
 8005874:	b1d8      	cbz	r0, 80058ae <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005876:	4604      	mov	r4, r0
 8005878:	20b4      	movs	r0, #180	; 0xb4
 800587a:	f7ff f9bf 	bl	8004bfc <pvPortMalloc>
				if( pxNewTCB != NULL )
 800587e:	4606      	mov	r6, r0
 8005880:	b1d0      	cbz	r0, 80058b8 <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 8005882:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005884:	2400      	movs	r4, #0
 8005886:	f886 40b1 	strb.w	r4, [r6, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800588a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800588c:	9401      	str	r4, [sp, #4]
 800588e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005890:	9602      	str	r6, [sp, #8]
 8005892:	464b      	mov	r3, r9
 8005894:	462a      	mov	r2, r5
 8005896:	4641      	mov	r1, r8
 8005898:	4638      	mov	r0, r7
 800589a:	9400      	str	r4, [sp, #0]
 800589c:	f7ff fd66 	bl	800536c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058a0:	4630      	mov	r0, r6
 80058a2:	f7ff fc95 	bl	80051d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058a6:	2001      	movs	r0, #1
	}
 80058a8:	b005      	add	sp, #20
 80058aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058ae:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80058b2:	b005      	add	sp, #20
 80058b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80058b8:	4620      	mov	r0, r4
 80058ba:	f7ff fa57 	bl	8004d6c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058be:	f04f 30ff 	mov.w	r0, #4294967295
 80058c2:	e7f1      	b.n	80058a8 <xTaskCreate+0x48>

080058c4 <vTaskDelay>:
	{
 80058c4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058c6:	b950      	cbnz	r0, 80058de <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80058c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80058cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058d0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	f3bf 8f6f 	isb	sy
	}
 80058dc:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80058de:	4c10      	ldr	r4, [pc, #64]	; (8005920 <vTaskDelay+0x5c>)
 80058e0:	6821      	ldr	r1, [r4, #0]
 80058e2:	b141      	cbz	r1, 80058f6 <vTaskDelay+0x32>
 80058e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	e7fe      	b.n	80058f4 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 80058f6:	6823      	ldr	r3, [r4, #0]
 80058f8:	3301      	adds	r3, #1
 80058fa:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80058fc:	f7ff fcf0 	bl	80052e0 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	b943      	cbnz	r3, 8005916 <vTaskDelay+0x52>
 8005904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	e7fe      	b.n	8005914 <vTaskDelay+0x50>
 8005916:	f7ff fec7 	bl	80056a8 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 800591a:	2800      	cmp	r0, #0
 800591c:	d0d4      	beq.n	80058c8 <vTaskDelay+0x4>
	}
 800591e:	bd10      	pop	{r4, pc}
 8005920:	20004904 	.word	0x20004904

08005924 <vTaskStartScheduler>:
{
 8005924:	b570      	push	{r4, r5, r6, lr}
 8005926:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005928:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800592a:	aa02      	add	r2, sp, #8
 800592c:	a901      	add	r1, sp, #4
 800592e:	4668      	mov	r0, sp
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005930:	e9cd 4400 	strd	r4, r4, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005934:	f7fa fe00 	bl	8000538 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005938:	9b01      	ldr	r3, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 800593a:	b1cb      	cbz	r3, 8005970 <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800593c:	9d00      	ldr	r5, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 800593e:	b175      	cbz	r5, 800595e <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005940:	22b4      	movs	r2, #180	; 0xb4
 8005942:	9203      	str	r2, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005944:	9903      	ldr	r1, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005946:	9a02      	ldr	r2, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005948:	29b4      	cmp	r1, #180	; 0xb4
 800594a:	d01a      	beq.n	8005982 <vTaskStartScheduler+0x5e>
 800594c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	e7fe      	b.n	800595c <vTaskStartScheduler+0x38>
 800595e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800596e:	e7fe      	b.n	800596e <vTaskStartScheduler+0x4a>
 8005970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005974:	f383 8811 	msr	BASEPRI, r3
 8005978:	f3bf 8f6f 	isb	sy
 800597c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005980:	e7fe      	b.n	8005980 <vTaskStartScheduler+0x5c>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005982:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005986:	3a01      	subs	r2, #1
 8005988:	eb03 0282 	add.w	r2, r3, r2, lsl #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800598c:	2102      	movs	r1, #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800598e:	632b      	str	r3, [r5, #48]	; 0x30
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005990:	4b26      	ldr	r3, [pc, #152]	; (8005a2c <vTaskStartScheduler+0x108>)
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005992:	f885 10b1 	strb.w	r1, [r5, #177]	; 0xb1
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005996:	1d28      	adds	r0, r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005998:	636b      	str	r3, [r5, #52]	; 0x34
		pxNewTCB->uxMutexesHeld = 0;
 800599a:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800599e:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059a2:	f885 4043 	strb.w	r4, [r5, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 80059a6:	62ec      	str	r4, [r5, #44]	; 0x2c
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80059a8:	f022 0607 	bic.w	r6, r2, #7
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80059ac:	9b03      	ldr	r3, [sp, #12]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059ae:	f7ff fa4b 	bl	8004e48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059b2:	f105 0018 	add.w	r0, r5, #24
 80059b6:	f7ff fa47 	bl	8004e48 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ba:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 80059bc:	f8c5 40ac 	str.w	r4, [r5, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059c0:	4621      	mov	r1, r4
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059c2:	61ab      	str	r3, [r5, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059c4:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059c6:	626d      	str	r5, [r5, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059c8:	f885 40b0 	strb.w	r4, [r5, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059cc:	2260      	movs	r2, #96	; 0x60
 80059ce:	f105 004c 	add.w	r0, r5, #76	; 0x4c
 80059d2:	f002 f8f1 	bl	8007bb8 <memset>
 80059d6:	4a16      	ldr	r2, [pc, #88]	; (8005a30 <vTaskStartScheduler+0x10c>)
 80059d8:	4b16      	ldr	r3, [pc, #88]	; (8005a34 <vTaskStartScheduler+0x110>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059da:	4917      	ldr	r1, [pc, #92]	; (8005a38 <vTaskStartScheduler+0x114>)
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059dc:	e9c5 2314 	strd	r2, r3, [r5, #80]	; 0x50
 80059e0:	4b16      	ldr	r3, [pc, #88]	; (8005a3c <vTaskStartScheduler+0x118>)
 80059e2:	65ab      	str	r3, [r5, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059e4:	4622      	mov	r2, r4
 80059e6:	4630      	mov	r0, r6
 80059e8:	f7ff faac 	bl	8004f44 <pxPortInitialiseStack>
 80059ec:	6028      	str	r0, [r5, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ee:	4628      	mov	r0, r5
 80059f0:	f7ff fbee 	bl	80051d0 <prvAddNewTaskToReadyList>
 80059f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a04:	4a0e      	ldr	r2, [pc, #56]	; (8005a40 <vTaskStartScheduler+0x11c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a06:	4b0f      	ldr	r3, [pc, #60]	; (8005a44 <vTaskStartScheduler+0x120>)
 8005a08:	490f      	ldr	r1, [pc, #60]	; (8005a48 <vTaskStartScheduler+0x124>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a10:	6010      	str	r0, [r2, #0]
		xSchedulerRunning = pdTRUE;
 8005a12:	4a0e      	ldr	r2, [pc, #56]	; (8005a4c <vTaskStartScheduler+0x128>)
 8005a14:	2001      	movs	r0, #1
 8005a16:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a18:	4a0d      	ldr	r2, [pc, #52]	; (8005a50 <vTaskStartScheduler+0x12c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a1a:	334c      	adds	r3, #76	; 0x4c
 8005a1c:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a1e:	6014      	str	r4, [r2, #0]
}
 8005a20:	b004      	add	sp, #16
 8005a22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if( xPortStartScheduler() != pdFALSE )
 8005a26:	f7ff bb33 	b.w	8005090 <xPortStartScheduler>
 8005a2a:	bf00      	nop
 8005a2c:	454c4449 	.word	0x454c4449
 8005a30:	080080b4 	.word	0x080080b4
 8005a34:	080080d4 	.word	0x080080d4
 8005a38:	080054b5 	.word	0x080054b5
 8005a3c:	08008094 	.word	0x08008094
 8005a40:	20004938 	.word	0x20004938
 8005a44:	20004864 	.word	0x20004864
 8005a48:	20000594 	.word	0x20000594
 8005a4c:	20004958 	.word	0x20004958
 8005a50:	20004984 	.word	0x20004984

08005a54 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005a54:	4a02      	ldr	r2, [pc, #8]	; (8005a60 <vTaskSuspendAll+0xc>)
 8005a56:	6813      	ldr	r3, [r2, #0]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	6013      	str	r3, [r2, #0]
}
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	20004904 	.word	0x20004904

08005a64 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8005a64:	4b06      	ldr	r3, [pc, #24]	; (8005a80 <xTaskResumeAll+0x1c>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	b943      	cbnz	r3, 8005a7c <xTaskResumeAll+0x18>
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	e7fe      	b.n	8005a7a <xTaskResumeAll+0x16>
 8005a7c:	f7ff be14 	b.w	80056a8 <xTaskResumeAll.part.0>
 8005a80:	20004904 	.word	0x20004904

08005a84 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a84:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <xTaskIncrementTick+0x18>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	b90b      	cbnz	r3, 8005a8e <xTaskIncrementTick+0xa>
 8005a8a:	f7ff bd63 	b.w	8005554 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8005a8e:	4a04      	ldr	r2, [pc, #16]	; (8005aa0 <xTaskIncrementTick+0x1c>)
 8005a90:	6813      	ldr	r3, [r2, #0]
 8005a92:	3301      	adds	r3, #1
}
 8005a94:	2000      	movs	r0, #0
		++xPendedTicks;
 8005a96:	6013      	str	r3, [r2, #0]
}
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	20004904 	.word	0x20004904
 8005aa0:	20004940 	.word	0x20004940

08005aa4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005aa4:	4b18      	ldr	r3, [pc, #96]	; (8005b08 <vTaskSwitchContext+0x64>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	b11b      	cbz	r3, 8005ab2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8005aaa:	4b18      	ldr	r3, [pc, #96]	; (8005b0c <vTaskSwitchContext+0x68>)
 8005aac:	2201      	movs	r2, #1
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8005ab2:	4916      	ldr	r1, [pc, #88]	; (8005b0c <vTaskSwitchContext+0x68>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab4:	4a16      	ldr	r2, [pc, #88]	; (8005b10 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8005ab6:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab8:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005aba:	fab3 f383 	clz	r3, r3
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	f1c3 031f 	rsb	r3, r3, #31
 8005ac4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ac8:	4a12      	ldr	r2, [pc, #72]	; (8005b14 <vTaskSwitchContext+0x70>)
 8005aca:	0099      	lsls	r1, r3, #2
 8005acc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ad0:	5850      	ldr	r0, [r2, r1]
 8005ad2:	b940      	cbnz	r0, 8005ae6 <vTaskSwitchContext+0x42>
	__asm volatile
 8005ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad8:	f383 8811 	msr	BASEPRI, r3
 8005adc:	f3bf 8f6f 	isb	sy
 8005ae0:	f3bf 8f4f 	dsb	sy
 8005ae4:	e7fe      	b.n	8005ae4 <vTaskSwitchContext+0x40>
 8005ae6:	6858      	ldr	r0, [r3, #4]
 8005ae8:	3108      	adds	r1, #8
 8005aea:	6840      	ldr	r0, [r0, #4]
 8005aec:	6058      	str	r0, [r3, #4]
 8005aee:	440a      	add	r2, r1
 8005af0:	4290      	cmp	r0, r2
 8005af2:	bf04      	itt	eq
 8005af4:	6840      	ldreq	r0, [r0, #4]
 8005af6:	6058      	streq	r0, [r3, #4]
 8005af8:	4b07      	ldr	r3, [pc, #28]	; (8005b18 <vTaskSwitchContext+0x74>)
 8005afa:	68c2      	ldr	r2, [r0, #12]
 8005afc:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a06      	ldr	r2, [pc, #24]	; (8005b1c <vTaskSwitchContext+0x78>)
 8005b02:	334c      	adds	r3, #76	; 0x4c
 8005b04:	6013      	str	r3, [r2, #0]
}
 8005b06:	4770      	bx	lr
 8005b08:	20004904 	.word	0x20004904
 8005b0c:	20004988 	.word	0x20004988
 8005b10:	2000490c 	.word	0x2000490c
 8005b14:	20004870 	.word	0x20004870
 8005b18:	20004864 	.word	0x20004864
 8005b1c:	20000594 	.word	0x20000594

08005b20 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 8005b20:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 8005b22:	8840      	ldrh	r0, [r0, #2]
 8005b24:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8005b28:	0c00      	lsrs	r0, r0, #16
 8005b2a:	4770      	bx	lr

08005b2c <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 8005b2c:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8005b2e:	8802      	ldrh	r2, [r0, #0]
 8005b30:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8005b32:	fb03 fc03 	mul.w	ip, r3, r3
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8005b36:	fb01 cc01 	mla	ip, r1, r1, ip
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8005b3a:	fb02 f202 	mul.w	r2, r2, r2
 8005b3e:	4562      	cmp	r2, ip
{
 8005b40:	b084      	sub	sp, #16
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8005b42:	d21a      	bcs.n	8005b7a <Circle_Limitation+0x4e>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8005b44:	f890 20b2 	ldrb.w	r2, [r0, #178]	; 0xb2
 8005b48:	ebc2 6c1c 	rsb	ip, r2, ip, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 8005b4c:	fa5f fc8c 	uxtb.w	ip, ip
 8005b50:	eb00 004c 	add.w	r0, r0, ip, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 8005b54:	8882      	ldrh	r2, [r0, #4]
 8005b56:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8005b5a:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 8005b5c:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8005b60:	bfbc      	itt	lt
 8005b62:	f501 41ff 	addlt.w	r1, r1, #32640	; 0x7f80
 8005b66:	317f      	addlt	r1, #127	; 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bfbc      	itt	lt
 8005b6c:	f503 43ff 	addlt.w	r3, r3, #32640	; 0x7f80
 8005b70:	337f      	addlt	r3, #127	; 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8005b72:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8005b76:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 8005b7a:	b289      	uxth	r1, r1
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	f361 000f 	bfi	r0, r1, #0, #16
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	f363 401f 	bfi	r0, r3, #16, #16
}
 8005b88:	b004      	add	sp, #16
 8005b8a:	4770      	bx	lr

08005b8c <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 8005b90:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 8005b92:	f8c0 3096 	str.w	r3, [r0, #150]	; 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 8005b96:	f880 309a 	strb.w	r3, [r0, #154]	; 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 8005b9a:	f8a0 311b 	strh.w	r3, [r0, #283]	; 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
  pHandle->RxFrameLevel = 0;
 8005b9e:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
}
 8005ba2:	4770      	bx	lr

08005ba4 <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 8005ba4:	b120      	cbz	r0, 8005bb0 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 8005ba6:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 8005baa:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 8005bac:	9b00      	ldr	r3, [sp, #0]
 8005bae:	60c3      	str	r3, [r0, #12]
  }
}
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop

08005bb4 <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 8005bb4:	b190      	cbz	r0, 8005bdc <FCP_CalcCRC+0x28>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 8005bb6:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8005bb8:	7802      	ldrb	r2, [r0, #0]
    nSum += pFrame->Size;
 8005bba:	1853      	adds	r3, r2, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005bbc:	b151      	cbz	r1, 8005bd4 <FCP_CalcCRC+0x20>
 8005bbe:	1c82      	adds	r2, r0, #2
 8005bc0:	3901      	subs	r1, #1
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	fa52 f181 	uxtab	r1, r2, r1
    {
      nSum += pFrame->Buffer[idx];
 8005bc8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8005bcc:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005bce:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 8005bd0:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005bd2:	d1f9      	bne.n	8005bc8 <FCP_CalcCRC+0x14>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 8005bd4:	eb03 2013 	add.w	r0, r3, r3, lsr #8
 8005bd8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
  }

  return nCRC ;
}
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop

08005be0 <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
 8005be0:	b530      	push	{r4, r5, lr}
  TIM_TypeDef * TIMx = pHandle->TIMx;

  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005be2:	f8b0 c016 	ldrh.w	ip, [r0, #22]
                                     pHandle->_Super.bElToMecRatio;
 8005be6:	7843      	ldrb	r3, [r0, #1]
  reliable speed */
  hMinReliableElSpeedUnit /= 4u;

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;
 8005be8:	f8b0 e014 	ldrh.w	lr, [r0, #20]

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005bec:	6a82      	ldr	r2, [r0, #40]	; 0x28
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005bee:	fb1c fc03 	smulbb	ip, ip, r3
  hMaxReliableElSpeedUnit *= 2u;
 8005bf2:	fb1e fe03 	smulbb	lr, lr, r3
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005bf6:	fa1f fc8c 	uxth.w	ip, ip
  hMaxReliableElSpeedUnit *= 2u;
 8005bfa:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005bfe:	0c11      	lsrs	r1, r2, #16

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 8005c00:	f1bc 0f03 	cmp.w	ip, #3
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005c04:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005c06:	f8a0 10c2 	strh.w	r1, [r0, #194]	; 0xc2
  hMaxReliableElSpeedUnit *= 2u;
 8005c0a:	fa1f fe8e 	uxth.w	lr, lr
  if ( hMinReliableElSpeedUnit == 0u )
 8005c0e:	d96d      	bls.n	8005cec <HALL_Init+0x10c>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 8005c10:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 8005c14:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8005c18:	f242 7410 	movw	r4, #10000	; 0x2710
 8005c1c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005c20:	fbb4 fcfc 	udiv	ip, r4, ip
 8005c24:	fa1f f48c 	uxth.w	r4, ip
 8005c28:	f8a0 40c0 	strh.w	r4, [r0, #192]	; 0xc0
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005c2c:	4c31      	ldr	r4, [pc, #196]	; (8005cf4 <HALL_Init+0x114>)
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005c2e:	69c5      	ldr	r5, [r0, #28]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8005c30:	f8a0 e0b0 	strh.w	lr, [r0, #176]	; 0xb0
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005c34:	fb0c f101 	mul.w	r1, ip, r1
 8005c38:	fba4 4101 	umull	r4, r1, r4, r1
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005c3c:	4c2e      	ldr	r4, [pc, #184]	; (8005cf8 <HALL_Init+0x118>)
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005c3e:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005c42:	0989      	lsrs	r1, r1, #6
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005c44:	fba4 4202 	umull	r4, r2, r4, r2
 8005c48:	0892      	lsrs	r2, r2, #2
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8005c4a:	040c      	lsls	r4, r1, #16
 8005c4c:	f8c0 40b8 	str.w	r4, [r0, #184]	; 0xb8

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005c50:	eb02 0482 	add.w	r4, r2, r2, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005c54:	fbb2 f2fc 	udiv	r2, r2, ip
 8005c58:	fb05 f202 	mul.w	r2, r5, r2
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005c5c:	f8c0 20b4 	str.w	r2, [r0, #180]	; 0xb4
                       / hMaxReliableElSpeedUnit);

  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005c60:	f890 20c6 	ldrb.w	r2, [r0, #198]	; 0xc6
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005c64:	f8a0 10ae 	strh.w	r1, [r0, #174]	; 0xae
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005c68:	0064      	lsls	r4, r4, #1
                       / hMaxReliableElSpeedUnit);
 8005c6a:	fbb4 f4fe 	udiv	r4, r4, lr
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005c6e:	f8c0 40bc 	str.w	r4, [r0, #188]	; 0xbc
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005c72:	fb0c f202 	mul.w	r2, ip, r2
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8005c76:	8c84      	ldrh	r4, [r0, #36]	; 0x24
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005c78:	fbb2 f2f4 	udiv	r2, r2, r4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8005c7c:	699c      	ldr	r4, [r3, #24]
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8005c7e:	3a01      	subs	r2, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005c80:	f8a0 20c4 	strh.w	r2, [r0, #196]	; 0xc4

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 8005c84:	f890 2048 	ldrb.w	r2, [r0, #72]	; 0x48
 8005c88:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8005c8c:	b289      	uxth	r1, r1
  pHandle->SensorIsReliable = true;
 8005c8e:	2401      	movs	r4, #1
 8005c90:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
 8005c94:	f880 4049 	strb.w	r4, [r0, #73]	; 0x49
 8005c98:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005c9a:	6299      	str	r1, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005c9c:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	4322      	orrs	r2, r4
 8005ca2:	615a      	str	r2, [r3, #20]
 8005ca4:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	f042 0204 	orr.w	r2, r2, #4
 8005cac:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	f042 0202 	orr.w	r2, r2, #2
 8005cb4:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005cb6:	68da      	ldr	r2, [r3, #12]
 8005cb8:	4322      	orrs	r2, r4
 8005cba:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8005cbc:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8005cbe:	6a1a      	ldr	r2, [r3, #32]
 8005cc0:	4322      	orrs	r2, r4
 8005cc2:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	4322      	orrs	r2, r4
 8005cc8:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 8005cca:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8005cce:	b163      	cbz	r3, 8005cea <HALL_Init+0x10a>
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	b2d9      	uxtb	r1, r3
 8005cd4:	f100 0350 	add.w	r3, r0, #80	; 0x50
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8005cd8:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8005cdc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005ce0:	304c      	adds	r0, #76	; 0x4c
 8005ce2:	f840 2f04 	str.w	r2, [r0, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8005ce6:	4298      	cmp	r0, r3
 8005ce8:	d1fb      	bne.n	8005ce2 <HALL_Init+0x102>
  }
}
 8005cea:	bd30      	pop	{r4, r5, pc}
 8005cec:	f04f 0c96 	mov.w	ip, #150	; 0x96
    pHandle->HallTimeout = 150u;
 8005cf0:	4664      	mov	r4, ip
 8005cf2:	e799      	b.n	8005c28 <HALL_Init+0x48>
 8005cf4:	10624dd3 	.word	0x10624dd3
 8005cf8:	aaaaaaab 	.word	0xaaaaaaab

08005cfc <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005cfc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005cfe:	68d1      	ldr	r1, [r2, #12]
 8005d00:	f021 0102 	bic.w	r1, r1, #2

  /* Mask interrupts to insure a clean intialization */
  LL_TIM_DisableIT_CC1 ( TIMx );

  pHandle->RatioDec = false;
 8005d04:	2300      	movs	r3, #0
{
 8005d06:	b430      	push	{r4, r5}

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 8005d08:	f8b0 40ae 	ldrh.w	r4, [r0, #174]	; 0xae
 8005d0c:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 8005d0e:	2101      	movs	r1, #1
  pHandle->RatioDec = false;
 8005d10:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
  pHandle->Direction = POSITIVE;
 8005d14:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
  pHandle->RatioInc = false;
 8005d18:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
  pHandle->SpeedFIFOIdx = 0u;
 8005d1c:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
  pHandle->FirstCapt = 0u;
 8005d20:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  pHandle->_Super.bSpeedErrorNumber = 0;
 8005d24:	7003      	strb	r3, [r0, #0]
  pHandle->BufferFilled = 0u;
 8005d26:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
  pHandle->_Super.hMecAccelUnitP = 0;
 8005d2a:	8243      	strh	r3, [r0, #18]
  pHandle->OVFCounter = 0u;
 8005d2c:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  pHandle->CompSpeed = 0;
 8005d30:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
  pHandle->SensorIsReliable = true;
 8005d34:	f880 1049 	strb.w	r1, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 8005d38:	6294      	str	r4, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8005d3a:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005d3c:	6813      	ldr	r3, [r2, #0]
 8005d3e:	430b      	orrs	r3, r1
 8005d40:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005d42:	68d3      	ldr	r3, [r2, #12]
 8005d44:	f043 0302 	orr.w	r3, r3, #2
 8005d48:	60d3      	str	r3, [r2, #12]
* @retval none
*/
static void HALL_Init_Electrical_Angle( HALL_Handle_t * pHandle )
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
 8005d4a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8005d4e:	bb0b      	cbnz	r3, 8005d94 <HALL_Clear+0x98>
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8005d50:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005d52:	6b83      	ldr	r3, [r0, #56]	; 0x38
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8005d54:	6911      	ldr	r1, [r2, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8005d56:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005d58:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005d5a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005d5c:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005d5e:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 8005d62:	bf0c      	ite	eq
 8005d64:	2401      	moveq	r4, #1
 8005d66:	2400      	movne	r4, #0
 8005d68:	43ab      	bics	r3, r5
 8005d6a:	bf0c      	ite	eq
 8005d6c:	2301      	moveq	r3, #1
 8005d6e:	2300      	movne	r3, #0
 8005d70:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 8005d78:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005d7a:	bf08      	it	eq
 8005d7c:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 8005d80:	1e5a      	subs	r2, r3, #1
 8005d82:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8005d86:	2a05      	cmp	r2, #5
 8005d88:	d85c      	bhi.n	8005e44 <HALL_Clear+0x148>
 8005d8a:	e8df f002 	tbb	[pc, r2]
 8005d8e:	3329      	.short	0x3329
 8005d90:	1f51473d 	.word	0x1f51473d
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005d94:	6b82      	ldr	r2, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8005d96:	6c01      	ldr	r1, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005d98:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005d9a:	6914      	ldr	r4, [r2, #16]
 8005d9c:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8005d9e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005da0:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005da2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005da4:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005da6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005da8:	bf0c      	ite	eq
 8005daa:	2101      	moveq	r1, #1
 8005dac:	2100      	movne	r1, #0
 8005dae:	43ab      	bics	r3, r5
 8005db0:	bf0c      	ite	eq
 8005db2:	2301      	moveq	r3, #1
 8005db4:	2300      	movne	r3, #0
 8005db6:	43a2      	bics	r2, r4
 8005db8:	bf0c      	ite	eq
 8005dba:	2201      	moveq	r2, #1
 8005dbc:	2200      	movne	r2, #0
 8005dbe:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005dc0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005dc4:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	e7d9      	b.n	8005d80 <HALL_Clear+0x84>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8005dcc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005dce:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8005dd2:	3b3f      	subs	r3, #63	; 0x3f
 8005dd4:	b21b      	sxth	r3, r3
 8005dd6:	8083      	strh	r3, [r0, #4]
}
 8005dd8:	bc30      	pop	{r4, r5}
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005dda:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005dde:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8005de0:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005de2:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8005de6:	333f      	adds	r3, #63	; 0x3f
 8005de8:	b21b      	sxth	r3, r3
}
 8005dea:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8005dec:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005dee:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005df2:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8005df4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005df6:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8005dfa:	3b2a      	subs	r3, #42	; 0x2a
 8005dfc:	b21b      	sxth	r3, r3
}
 8005dfe:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8005e00:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e02:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005e06:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005e08:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005e0a:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8005e0e:	332a      	adds	r3, #42	; 0x2a
 8005e10:	b21b      	sxth	r3, r3
}
 8005e12:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005e14:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e16:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005e1a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005e1c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005e1e:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8005e22:	3b15      	subs	r3, #21
 8005e24:	b21b      	sxth	r3, r3
}
 8005e26:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005e28:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e2a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005e2e:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8005e30:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8005e32:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8005e36:	3315      	adds	r3, #21
 8005e38:	b21b      	sxth	r3, r3
}
 8005e3a:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8005e3c:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e3e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8005e42:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 8005e44:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005e46:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 8005e4a:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 8005e4e:	e7c3      	b.n	8005dd8 <HALL_Clear+0xdc>

08005e50 <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005e50:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8005e54:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8005e58:	429a      	cmp	r2, r3
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005e5a:	8883      	ldrh	r3, [r0, #4]
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005e5c:	d00f      	beq.n	8005e7e <HALL_CalcElAngle+0x2e>
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005e5e:	f8b0 c0aa 	ldrh.w	ip, [r0, #170]	; 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8005e62:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005e66:	b291      	uxth	r1, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005e68:	440b      	add	r3, r1
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005e6a:	4461      	add	r1, ip
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005e6c:	f8b0 c0ac 	ldrh.w	ip, [r0, #172]	; 0xac
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005e70:	f8a0 10aa 	strh.w	r1, [r0, #170]	; 0xaa
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005e74:	4463      	add	r3, ip
 8005e76:	b21b      	sxth	r3, r3
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8005e78:	8083      	strh	r3, [r0, #4]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8005e7e:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 8005e82:	4413      	add	r3, r2
 8005e84:	b21b      	sxth	r3, r3
 8005e86:	8083      	strh	r3, [r0, #4]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	4770      	bx	lr

08005e8c <HALL_CalcAvrgMecSpeedUnit>:
{
 8005e8c:	b538      	push	{r3, r4, r5, lr}
 8005e8e:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 8005e90:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 8005e94:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 8005e96:	b180      	cbz	r0, 8005eba <HALL_CalcAvrgMecSpeedUnit+0x2e>
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005e98:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 8005e9a:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d811      	bhi.n	8005ec8 <HALL_CalcAvrgMecSpeedUnit+0x3c>
      pHandle->_Super.hElSpeedDpp = 0;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	81e3      	strh	r3, [r4, #14]
      *hMecSpeedUnit = 0;
 8005ea8:	800b      	strh	r3, [r1, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 8005eaa:	4629      	mov	r1, r5
 8005eac:	4620      	mov	r0, r4
 8005eae:	f001 fb0b 	bl	80074c8 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005eb2:	f9b5 3000 	ldrsh.w	r3, [r5]
 8005eb6:	81a3      	strh	r3, [r4, #12]
}
 8005eb8:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8005eba:	78e3      	ldrb	r3, [r4, #3]
 8005ebc:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8005ebe:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 8005ec0:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8005ec2:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005ec4:	81a3      	strh	r3, [r4, #12]
}
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8005ec8:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 8005ecc:	81e3      	strh	r3, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 8005ece:	b31b      	cbz	r3, 8005f18 <HALL_CalcAvrgMecSpeedUnit+0x8c>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005ed0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d01d      	beq.n	8005f14 <HALL_CalcAvrgMecSpeedUnit+0x88>
          if (pHandle->HallMtpa == true)
 8005ed8:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8005edc:	b9f2      	cbnz	r2, 8005f1c <HALL_CalcAvrgMecSpeedUnit+0x90>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005ede:	88a2      	ldrh	r2, [r4, #4]
 8005ee0:	f8b4 10aa 	ldrh.w	r1, [r4, #170]	; 0xaa
 8005ee4:	1a89      	subs	r1, r1, r2
 8005ee6:	b209      	sxth	r1, r1
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8005ee8:	f8b4 20c4 	ldrh.w	r2, [r4, #196]	; 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005eec:	f8a4 10a8 	strh.w	r1, [r4, #168]	; 0xa8
            pHandle->CompSpeed = ( int16_t )
 8005ef0:	fb91 f1f2 	sdiv	r1, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005ef4:	8b62      	ldrh	r2, [r4, #26]
 8005ef6:	f8a4 10ac 	strh.w	r1, [r4, #172]	; 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005efa:	fb02 f303 	mul.w	r3, r2, r3
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005efe:	69e1      	ldr	r1, [r4, #28]
 8005f00:	7862      	ldrb	r2, [r4, #1]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005f02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005f06:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005f08:	fb01 f202 	mul.w	r2, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005f0c:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005f10:	802b      	strh	r3, [r5, #0]
 8005f12:	e7ca      	b.n	8005eaa <HALL_CalcAvrgMecSpeedUnit+0x1e>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8005f14:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 8005f18:	802b      	strh	r3, [r5, #0]
 8005f1a:	e7c6      	b.n	8005eaa <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->CompSpeed = 0;
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	e7e9      	b.n	8005ef4 <HALL_CalcAvrgMecSpeedUnit+0x68>

08005f20 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8005f20:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d047      	beq.n	8005fb8 <HALL_TIMx_CC_IRQHandler+0x98>
{
 8005f28:	b570      	push	{r4, r5, r6, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005f2a:	f890 3020 	ldrb.w	r3, [r0, #32]
    bPrevHallState = pHandle->HallState;
 8005f2e:	f890 c0a6 	ldrb.w	ip, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8005f32:	f990 10a2 	ldrsb.w	r1, [r0, #162]	; 0xa2
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005f36:	b333      	cbz	r3, 8005f86 <HALL_TIMx_CC_IRQHandler+0x66>
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8005f38:	e9d0 340e 	ldrd	r3, r4, [r0, #56]	; 0x38
 8005f3c:	691d      	ldr	r5, [r3, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 8005f3e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005f40:	691a      	ldr	r2, [r3, #16]
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8005f42:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005f44:	691e      	ldr	r6, [r3, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 8005f46:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005f48:	4393      	bics	r3, r2
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8005f4a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005f4c:	bf0c      	ite	eq
 8005f4e:	2201      	moveq	r2, #1
 8005f50:	2200      	movne	r2, #0
 8005f52:	43b3      	bics	r3, r6
 8005f54:	bf0c      	ite	eq
 8005f56:	2301      	moveq	r3, #1
 8005f58:	2300      	movne	r3, #0
 8005f5a:	43ac      	bics	r4, r5
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8005f5c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8005f60:	bf0c      	ite	eq
 8005f62:	2201      	moveq	r2, #1
 8005f64:	2200      	movne	r2, #0
 8005f66:	0092      	lsls	r2, r2, #2
 8005f68:	f082 0204 	eor.w	r2, r2, #4
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch ( pHandle->HallState )
 8005f72:	3b01      	subs	r3, #1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005f74:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    switch ( pHandle->HallState )
 8005f76:	2b05      	cmp	r3, #5
 8005f78:	f200 8174 	bhi.w	8006264 <HALL_TIMx_CC_IRQHandler+0x344>
 8005f7c:	e8df f003 	tbb	[pc, r3]
 8005f80:	4d5c6e80 	.word	0x4d5c6e80
 8005f84:	1e3b      	.short	0x1e3b
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005f86:	e9d0 2310 	ldrd	r2, r3, [r0, #64]	; 0x40
 8005f8a:	6912      	ldr	r2, [r2, #16]
 8005f8c:	4393      	bics	r3, r2
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8005f8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005f90:	691c      	ldr	r4, [r3, #16]
 8005f92:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005f94:	bf0c      	ite	eq
 8005f96:	2201      	moveq	r2, #1
 8005f98:	2200      	movne	r2, #0
 8005f9a:	43a3      	bics	r3, r4
 8005f9c:	bf0c      	ite	eq
 8005f9e:	2301      	moveq	r3, #1
 8005fa0:	2300      	movne	r3, #0
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8005fa8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005faa:	6914      	ldr	r4, [r2, #16]
 8005fac:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005fae:	43a2      	bics	r2, r4
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005fb0:	bf08      	it	eq
 8005fb2:	f043 0301 	orreq.w	r3, r3, #1
 8005fb6:	e7da      	b.n	8005f6e <HALL_TIMx_CC_IRQHandler+0x4e>
}
 8005fb8:	2000      	movs	r0, #0
 8005fba:	4770      	bx	lr
        if ( bPrevHallState == STATE_2 )
 8005fbc:	f1bc 0f02 	cmp.w	ip, #2
 8005fc0:	f000 808b 	beq.w	80060da <HALL_TIMx_CC_IRQHandler+0x1ba>
        else if ( bPrevHallState == STATE_4 )
 8005fc4:	f1bc 0f04 	cmp.w	ip, #4
 8005fc8:	f000 80ac 	beq.w	8006124 <HALL_TIMx_CC_IRQHandler+0x204>
    PrevDirection = pHandle->Direction;
 8005fcc:	460b      	mov	r3, r1
    if (pHandle->HallMtpa == true)
 8005fce:	f890 20c7 	ldrb.w	r2, [r0, #199]	; 0xc7
 8005fd2:	b112      	cbz	r2, 8005fda <HALL_TIMx_CC_IRQHandler+0xba>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8005fd4:	f8b0 20aa 	ldrh.w	r2, [r0, #170]	; 0xaa
 8005fd8:	8082      	strh	r2, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 8005fda:	f890 204c 	ldrb.w	r2, [r0, #76]	; 0x4c
 8005fde:	2a00      	cmp	r2, #0
 8005fe0:	f040 80ac 	bne.w	800613c <HALL_TIMx_CC_IRQHandler+0x21c>
      pHandle->FirstCapt++;
 8005fe4:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8005fe8:	3301      	adds	r3, #1
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005ff0:	6b63      	ldr	r3, [r4, #52]	; 0x34
}
 8005ff2:	2000      	movs	r0, #0
 8005ff4:	bd70      	pop	{r4, r5, r6, pc}
        if ( bPrevHallState == STATE_4 )
 8005ff6:	f1bc 0f04 	cmp.w	ip, #4
 8005ffa:	d078      	beq.n	80060ee <HALL_TIMx_CC_IRQHandler+0x1ce>
        else if ( bPrevHallState == STATE_1 )
 8005ffc:	f1bc 0f01 	cmp.w	ip, #1
 8006000:	d1e4      	bne.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8006002:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006004:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8006008:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 800600a:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 800600c:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006010:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8006014:	f04f 33ff 	mov.w	r3, #4294967295
 8006018:	e04d      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_6 )
 800601a:	f1bc 0f06 	cmp.w	ip, #6
 800601e:	d077      	beq.n	8006110 <HALL_TIMx_CC_IRQHandler+0x1f0>
        else if ( bPrevHallState == STATE_5 )
 8006020:	f1bc 0f05 	cmp.w	ip, #5
 8006024:	d1d2      	bne.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8006026:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006028:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800602c:	22ff      	movs	r2, #255	; 0xff
 800602e:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8006032:	f04f 33ff 	mov.w	r3, #4294967295
 8006036:	e03e      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_1 )
 8006038:	f1bc 0f01 	cmp.w	ip, #1
 800603c:	d05e      	beq.n	80060fc <HALL_TIMx_CC_IRQHandler+0x1dc>
        else if ( bPrevHallState == STATE_2 )
 800603e:	f1bc 0f02 	cmp.w	ip, #2
 8006042:	d1c3      	bne.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006044:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006046:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800604a:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 800604c:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 800604e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006052:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006056:	f04f 33ff 	mov.w	r3, #4294967295
 800605a:	e02c      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_3 )
 800605c:	f1bc 0f03 	cmp.w	ip, #3
 8006060:	d031      	beq.n	80060c6 <HALL_TIMx_CC_IRQHandler+0x1a6>
        else if ( bPrevHallState == STATE_6 )
 8006062:	f1bc 0f06 	cmp.w	ip, #6
 8006066:	d1b1      	bne.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006068:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800606a:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 800606e:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8006070:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006072:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006076:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 800607a:	f04f 33ff 	mov.w	r3, #4294967295
 800607e:	e01a      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_5 )
 8006080:	f1bc 0f05 	cmp.w	ip, #5
 8006084:	d00e      	beq.n	80060a4 <HALL_TIMx_CC_IRQHandler+0x184>
        else if ( bPrevHallState == STATE_3 )
 8006086:	f1bc 0f03 	cmp.w	ip, #3
 800608a:	d19f      	bne.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800608c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800608e:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8006092:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8006094:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006096:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800609a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800609e:	f04f 33ff 	mov.w	r3, #4294967295
 80060a2:	e008      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80060a4:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80060a6:	f502 522a 	add.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 80060aa:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80060ac:	322a      	adds	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 80060ae:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80060b2:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
    if (pHandle->Direction != PrevDirection)
 80060b6:	4299      	cmp	r1, r3
 80060b8:	d089      	beq.n	8005fce <HALL_TIMx_CC_IRQHandler+0xae>
      pHandle->BufferFilled = 0 ;
 80060ba:	2200      	movs	r2, #0
 80060bc:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 80060c0:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
 80060c4:	e783      	b.n	8005fce <HALL_TIMx_CC_IRQHandler+0xae>
                                                  + S16_60_PHASE_SHIFT );
 80060c6:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80060c8:	f502 42ff 	add.w	r2, r2, #32640	; 0x7f80
          pHandle->Direction = POSITIVE;
 80060cc:	2301      	movs	r3, #1
                                                  + S16_60_PHASE_SHIFT );
 80060ce:	327f      	adds	r2, #127	; 0x7f
          pHandle->Direction = POSITIVE;
 80060d0:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 80060d4:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 80060d8:	e7ed      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80060da:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80060dc:	f5a2 42aa 	sub.w	r2, r2, #21760	; 0x5500
          pHandle->Direction = POSITIVE;
 80060e0:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80060e2:	3a55      	subs	r2, #85	; 0x55
          pHandle->Direction = POSITIVE;
 80060e4:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80060e8:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 80060ec:	e7e3      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 80060ee:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80060f0:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 80060f4:	2301      	movs	r3, #1
 80060f6:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 80060fa:	e7dc      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80060fc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 80060fe:	f880 c0a2 	strb.w	ip, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006102:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8006106:	3355      	adds	r3, #85	; 0x55
 8006108:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 800610c:	4663      	mov	r3, ip
 800610e:	e7d2      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006110:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006112:	f5a2 522a 	sub.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 8006116:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006118:	3a2a      	subs	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 800611a:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800611e:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8006122:	e7c8      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006124:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006126:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 800612a:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 800612c:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800612e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006132:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006136:	f04f 33ff 	mov.w	r3, #4294967295
 800613a:	e7bc      	b.n	80060b6 <HALL_TIMx_CC_IRQHandler+0x196>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 800613c:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8006140:	f890 c026 	ldrb.w	ip, [r0, #38]	; 0x26
 8006144:	4562      	cmp	r2, ip
 8006146:	d205      	bcs.n	8006154 <HALL_TIMx_CC_IRQHandler+0x234>
        pHandle->BufferFilled++;
 8006148:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 800614c:	3201      	adds	r2, #1
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
 8006154:	6b66      	ldr	r6, [r4, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006156:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006158:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
      if ( pHandle->OVFCounter != 0u )
 800615c:	f890 504e 	ldrb.w	r5, [r0, #78]	; 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006160:	0412      	lsls	r2, r2, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 8006162:	b289      	uxth	r1, r1
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006164:	fa12 f286 	uxtah	r2, r2, r6
      if ( pHandle->OVFCounter != 0u )
 8006168:	f005 0eff 	and.w	lr, r5, #255	; 0xff
 800616c:	2d00      	cmp	r5, #0
 800616e:	d043      	beq.n	80061f8 <HALL_TIMx_CC_IRQHandler+0x2d8>
        hAux = hPrscBuf + 1u;
 8006170:	3101      	adds	r1, #1
        wCaptBuf *= hAux;
 8006172:	b289      	uxth	r1, r1
 8006174:	fb01 f202 	mul.w	r2, r1, r2
        if ( pHandle->RatioInc )
 8006178:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 800617c:	2900      	cmp	r1, #0
 800617e:	d045      	beq.n	800620c <HALL_TIMx_CC_IRQHandler+0x2ec>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 8006180:	2100      	movs	r1, #0
 8006182:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
        if ( wCaptBuf < pHandle->MinPeriod )
 8006186:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 800618a:	4291      	cmp	r1, r2
 800618c:	d82f      	bhi.n	80061ee <HALL_TIMx_CC_IRQHandler+0x2ce>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 800618e:	f890 1098 	ldrb.w	r1, [r0, #152]	; 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8006192:	f8d0 50b8 	ldr.w	r5, [r0, #184]	; 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006196:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 800619a:	eb00 0e81 	add.w	lr, r0, r1, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 800619e:	4295      	cmp	r5, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80061a0:	f8de 6050 	ldr.w	r6, [lr, #80]	; 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 80061a4:	bf88      	it	hi
 80061a6:	fb03 f502 	mulhi.w	r5, r3, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80061aa:	eba4 0406 	sub.w	r4, r4, r6
          pHandle->SpeedFIFOIdx++;
 80061ae:	f101 0101 	add.w	r1, r1, #1
 80061b2:	b2c9      	uxtb	r1, r1
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80061b4:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 80061b8:	bf8a      	itet	hi
 80061ba:	1964      	addhi	r4, r4, r5
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 80061bc:	435d      	mulls	r5, r3
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 80061be:	f8c0 409c 	strhi.w	r4, [r0, #156]	; 0x9c
          if ( pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize )
 80061c2:	458c      	cmp	ip, r1
 80061c4:	f8ce 5050 	str.w	r5, [lr, #80]	; 0x50
            pHandle->SpeedFIFOIdx = 0u;
 80061c8:	bf08      	it	eq
 80061ca:	2100      	moveq	r1, #0
 80061cc:	f880 1098 	strb.w	r1, [r0, #152]	; 0x98
          if ( pHandle->SensorIsReliable) 
 80061d0:	f890 1049 	ldrb.w	r1, [r0, #73]	; 0x49
 80061d4:	b331      	cbz	r1, 8006224 <HALL_TIMx_CC_IRQHandler+0x304>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 80061d6:	f890 104d 	ldrb.w	r1, [r0, #77]	; 0x4d
 80061da:	458c      	cmp	ip, r1
 80061dc:	d937      	bls.n	800624e <HALL_TIMx_CC_IRQHandler+0x32e>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 80061de:	f8d0 10b4 	ldr.w	r1, [r0, #180]	; 0xb4
 80061e2:	fbb1 f2f2 	udiv	r2, r1, r2
 80061e6:	fb12 f303 	smulbb	r3, r2, r3
 80061ea:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0u;
 80061ee:	2300      	movs	r3, #0
 80061f0:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 80061f4:	2000      	movs	r0, #0
 80061f6:	bd70      	pop	{r4, r5, r6, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 80061f8:	f890 504a 	ldrb.w	r5, [r0, #74]	; 0x4a
 80061fc:	b1ad      	cbz	r5, 800622a <HALL_TIMx_CC_IRQHandler+0x30a>
          hAux = hPrscBuf + 2u;
 80061fe:	3102      	adds	r1, #2
          wCaptBuf *= hAux;
 8006200:	b289      	uxth	r1, r1
          pHandle->RatioDec = false;
 8006202:	f880 e04a 	strb.w	lr, [r0, #74]	; 0x4a
          wCaptBuf *= hAux;
 8006206:	fb01 f202 	mul.w	r2, r1, r2
          pHandle->RatioDec = false;
 800620a:	e7bc      	b.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
 800620c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 800620e:	f8b0 50ae 	ldrh.w	r5, [r0, #174]	; 0xae
 8006212:	428d      	cmp	r5, r1
 8006214:	d9b7      	bls.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
 8006216:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 8006218:	3101      	adds	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 800621a:	62a1      	str	r1, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 800621c:	2101      	movs	r1, #1
 800621e:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
 8006222:	e7b0      	b.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
            pHandle->AvrElSpeedDpp = 0;
 8006224:	f8a0 10a4 	strh.w	r1, [r0, #164]	; 0xa4
 8006228:	e7e1      	b.n	80061ee <HALL_TIMx_CC_IRQHandler+0x2ce>
          uint16_t hAux = hPrscBuf + 1u;
 800622a:	3101      	adds	r1, #1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 800622c:	b2b6      	uxth	r6, r6
          wCaptBuf *= hAux;
 800622e:	b289      	uxth	r1, r1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006230:	f5b6 4faa 	cmp.w	r6, #21760	; 0x5500
          wCaptBuf *= hAux;
 8006234:	fb01 f202 	mul.w	r2, r1, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006238:	d2a5      	bcs.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
  return (uint32_t)(READ_REG(TIMx->PSC));
 800623a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 800623c:	2900      	cmp	r1, #0
 800623e:	d0a2      	beq.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
 8006240:	6aa1      	ldr	r1, [r4, #40]	; 0x28
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 8006242:	3901      	subs	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8006244:	62a1      	str	r1, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 8006246:	2101      	movs	r1, #1
 8006248:	f880 104a 	strb.w	r1, [r0, #74]	; 0x4a
 800624c:	e79b      	b.n	8006186 <HALL_TIMx_CC_IRQHandler+0x266>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 800624e:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 8006252:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
 8006256:	fb92 fcfc 	sdiv	ip, r2, ip
 800625a:	fb93 f3fc 	sdiv	r3, r3, ip
 800625e:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
 8006262:	e7c4      	b.n	80061ee <HALL_TIMx_CC_IRQHandler+0x2ce>
        pHandle->SensorIsReliable = false;
 8006264:	2300      	movs	r3, #0
 8006266:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 800626a:	e6af      	b.n	8005fcc <HALL_TIMx_CC_IRQHandler+0xac>

0800626c <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 800626c:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8006270:	b1e3      	cbz	r3, 80062ac <HALL_TIMx_UP_IRQHandler+0x40>
{
 8006272:	b430      	push	{r4, r5}
    pHandle->OVFCounter++;
 8006274:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8006278:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    pHandle->OVFCounter++;
 800627a:	3301      	adds	r3, #1
 800627c:	b2db      	uxtb	r3, r3
 800627e:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006282:	6a94      	ldr	r4, [r2, #40]	; 0x28
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8006284:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	; 0xc0
 8006288:	f8b0 20c2 	ldrh.w	r2, [r0, #194]	; 0xc2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 800628c:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8006290:	fb02 f303 	mul.w	r3, r2, r3
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8006294:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006298:	fb04 2202 	mla	r2, r4, r2, r2
 800629c:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	4299      	cmp	r1, r3
 80062a4:	d204      	bcs.n	80062b0 <HALL_TIMx_UP_IRQHandler+0x44>
}
 80062a6:	2000      	movs	r0, #0
 80062a8:	bc30      	pop	{r4, r5}
 80062aa:	4770      	bx	lr
 80062ac:	2000      	movs	r0, #0
 80062ae:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 80062b0:	f890 3020 	ldrb.w	r3, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 80062b4:	2200      	movs	r2, #0
 80062b6:	81c2      	strh	r2, [r0, #14]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 80062b8:	bb0b      	cbnz	r3, 80062fe <HALL_TIMx_UP_IRQHandler+0x92>
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80062ba:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80062bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80062be:	6911      	ldr	r1, [r2, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80062c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80062c2:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80062c4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80062c6:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80062c8:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 80062cc:	bf0c      	ite	eq
 80062ce:	2401      	moveq	r4, #1
 80062d0:	2400      	movne	r4, #0
 80062d2:	43ab      	bics	r3, r5
 80062d4:	bf0c      	ite	eq
 80062d6:	2301      	moveq	r3, #1
 80062d8:	2300      	movne	r3, #0
 80062da:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 80062e2:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80062e4:	bf08      	it	eq
 80062e6:	f043 0301 	orreq.w	r3, r3, #1
  switch ( pHandle->HallState )
 80062ea:	1e5a      	subs	r2, r3, #1
 80062ec:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 80062f0:	2a05      	cmp	r2, #5
 80062f2:	d86f      	bhi.n	80063d4 <HALL_TIMx_UP_IRQHandler+0x168>
 80062f4:	e8df f002 	tbb	[pc, r2]
 80062f8:	52596067 	.word	0x52596067
 80062fc:	1f4b      	.short	0x1f4b
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 80062fe:	6b82      	ldr	r2, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8006300:	6c01      	ldr	r1, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006302:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006304:	6914      	ldr	r4, [r2, #16]
 8006306:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8006308:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800630a:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800630c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800630e:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006310:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006312:	bf0c      	ite	eq
 8006314:	2101      	moveq	r1, #1
 8006316:	2100      	movne	r1, #0
 8006318:	43ab      	bics	r3, r5
 800631a:	bf0c      	ite	eq
 800631c:	2301      	moveq	r3, #1
 800631e:	2300      	movne	r3, #0
 8006320:	43a2      	bics	r2, r4
 8006322:	bf0c      	ite	eq
 8006324:	2201      	moveq	r2, #1
 8006326:	2200      	movne	r2, #0
 8006328:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800632a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800632e:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006332:	4313      	orrs	r3, r2
 8006334:	e7d9      	b.n	80062ea <HALL_TIMx_UP_IRQHandler+0x7e>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8006336:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006338:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 800633c:	3b3f      	subs	r3, #63	; 0x3f
 800633e:	b21b      	sxth	r3, r3
 8006340:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006342:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006346:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0u;
 800634a:	2200      	movs	r2, #0
 800634c:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
      pHandle->FirstCapt = 0u;
 8006350:	f880 204c 	strb.w	r2, [r0, #76]	; 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006354:	b17c      	cbz	r4, 8006376 <HALL_TIMx_UP_IRQHandler+0x10a>
 8006356:	1e62      	subs	r2, r4, #1
 8006358:	b2d3      	uxtb	r3, r2
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 800635a:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
 800635e:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8006362:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006366:	f100 034c 	add.w	r3, r0, #76	; 0x4c
 800636a:	f843 1f04 	str.w	r1, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 800636e:	429a      	cmp	r2, r3
 8006370:	d1fb      	bne.n	800636a <HALL_TIMx_UP_IRQHandler+0xfe>
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006372:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0 ;
 8006376:	2300      	movs	r3, #0
 8006378:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 800637c:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006380:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8006384:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 8006388:	bc30      	pop	{r4, r5}
 800638a:	2000      	movs	r0, #0
 800638c:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 800638e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006390:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8006394:	3315      	adds	r3, #21
 8006396:	b21b      	sxth	r3, r3
 8006398:	8083      	strh	r3, [r0, #4]
      break;
 800639a:	e7d2      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 800639c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800639e:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 80063a2:	3b15      	subs	r3, #21
 80063a4:	b21b      	sxth	r3, r3
 80063a6:	8083      	strh	r3, [r0, #4]
      break;
 80063a8:	e7cb      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80063aa:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80063ac:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80063b0:	332a      	adds	r3, #42	; 0x2a
 80063b2:	b21b      	sxth	r3, r3
 80063b4:	8083      	strh	r3, [r0, #4]
      break;
 80063b6:	e7c4      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 80063b8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80063ba:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 80063be:	3b2a      	subs	r3, #42	; 0x2a
 80063c0:	b21b      	sxth	r3, r3
 80063c2:	8083      	strh	r3, [r0, #4]
      break;
 80063c4:	e7bd      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 80063c6:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80063c8:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80063cc:	333f      	adds	r3, #63	; 0x3f
 80063ce:	b21b      	sxth	r3, r3
 80063d0:	8083      	strh	r3, [r0, #4]
      break;
 80063d2:	e7b6      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->SensorIsReliable = false;
 80063d4:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80063d6:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 80063da:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 80063de:	e7b0      	b.n	8006342 <HALL_TIMx_UP_IRQHandler+0xd6>

080063e0 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 80063e0:	b510      	push	{r4, lr}
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 80063e2:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 80063e6:	4604      	mov	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 80063e8:	2100      	movs	r1, #0
 80063ea:	f001 fbe5 	bl	8007bb8 <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 80063ee:	2300      	movs	r3, #0
 80063f0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 80063f4:	bd10      	pop	{r4, pc}
 80063f6:	bf00      	nop

080063f8 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80063f8:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 80063fc:	1c53      	adds	r3, r2, #1
 80063fe:	b29b      	uxth	r3, r3
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8006400:	2b7f      	cmp	r3, #127	; 0x7f
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8006402:	bf88      	it	hi
 8006404:	2300      	movhi	r3, #0
{
 8006406:	b500      	push	{lr}
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8006408:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 800640c:	f100 0efe 	add.w	lr, r0, #254	; 0xfe
 8006410:	f8a0 2102 	strh.w	r2, [r0, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 8006414:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
  int32_t wAux = 0;
 8006418:	2200      	movs	r2, #0
 800641a:	1e83      	subs	r3, r0, #2
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 800641c:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8006420:	4573      	cmp	r3, lr
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8006422:	4462      	add	r2, ip
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8006424:	d1fa      	bne.n	800641c <MPM_CalcElMotorPower+0x24>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8006426:	2a00      	cmp	r2, #0
 8006428:	bfb8      	it	lt
 800642a:	327f      	addlt	r2, #127	; 0x7f
 800642c:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 800642e:	f8a0 2104 	strh.w	r2, [r0, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8006432:	4608      	mov	r0, r1
 8006434:	f85d fb04 	ldr.w	pc, [sp], #4

08006438 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8006438:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop

08006440 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8006440:	8a03      	ldrh	r3, [r0, #16]
 8006442:	8b42      	ldrh	r2, [r0, #26]
 8006444:	429a      	cmp	r2, r3
 8006446:	d306      	bcc.n	8006456 <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8006448:	8b82      	ldrh	r2, [r0, #28]
 800644a:	429a      	cmp	r2, r3
 800644c:	d901      	bls.n	8006452 <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 800644e:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8006450:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8006452:	8ac0      	ldrh	r0, [r0, #22]
 8006454:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8006456:	2008      	movs	r0, #8
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop

0800645c <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 800645c:	2300      	movs	r3, #0
 800645e:	8203      	strh	r3, [r0, #16]
}
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop

08006464 <NTC_Init>:
{
 8006464:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 8006466:	7803      	ldrb	r3, [r0, #0]
{
 8006468:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 800646a:	b123      	cbz	r3, 8006476 <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 800646c:	8a43      	ldrh	r3, [r0, #18]
 800646e:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8006470:	2200      	movs	r2, #0
 8006472:	82c2      	strh	r2, [r0, #22]
}
 8006474:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8006476:	3004      	adds	r0, #4
 8006478:	f7fb fd64 	bl	8001f44 <RCM_RegisterRegConv>
 800647c:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 8006480:	4620      	mov	r0, r4
 8006482:	f7ff ffeb 	bl	800645c <NTC_Clear>
}
 8006486:	bd10      	pop	{r4, pc}

08006488 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8006488:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 800648a:	7803      	ldrb	r3, [r0, #0]
{
 800648c:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 800648e:	b113      	cbz	r3, 8006496 <NTC_CalcAvTemp+0xe>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 8006490:	2000      	movs	r0, #0
 8006492:	82e0      	strh	r0, [r4, #22]
  }

  return ( pHandle->hFaultState );
}
 8006494:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8006496:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 800649a:	f7fb fe2f 	bl	80020fc <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 800649e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80064a2:	4298      	cmp	r0, r3
 80064a4:	d007      	beq.n	80064b6 <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80064a6:	8b23      	ldrh	r3, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 80064a8:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80064aa:	1e59      	subs	r1, r3, #1
      wtemp += hAux;
 80064ac:	fb01 0002 	mla	r0, r1, r2, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 80064b0:	fbb0 f0f3 	udiv	r0, r0, r3
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 80064b4:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 80064b6:	4620      	mov	r0, r4
 80064b8:	f7ff ffc2 	bl	8006440 <NTC_SetFaultState>
 80064bc:	82e0      	strh	r0, [r4, #22]
}
 80064be:	bd10      	pop	{r4, pc}

080064c0 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 80064c0:	7803      	ldrb	r3, [r0, #0]
 80064c2:	b983      	cbnz	r3, 80064e6 <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 80064c4:	8a02      	ldrh	r2, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 80064c6:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 80064c8:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 80064cc:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 80064ce:	1a52      	subs	r2, r2, r1
    wTemp *= pHandle->hSensitivity;
 80064d0:	fb02 f303 	mul.w	r3, r2, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bfbc      	itt	lt
 80064d8:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 80064dc:	33ff      	addlt	r3, #255	; 0xff
 80064de:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 80064e2:	b200      	sxth	r0, r0
 80064e4:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 80064e6:	8a80      	ldrh	r0, [r0, #20]
}
 80064e8:	b200      	sxth	r0, r0
 80064ea:	4770      	bx	lr

080064ec <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 80064ec:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 80064ee:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 80064f0:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 80064f2:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 80064f4:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 80064f6:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 80064f8:	6283      	str	r3, [r0, #40]	; 0x28
}
 80064fa:	4770      	bx	lr

080064fc <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 80064fc:	8081      	strh	r1, [r0, #4]
}
 80064fe:	4770      	bx	lr

08006500 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8006500:	80c1      	strh	r1, [r0, #6]
}
 8006502:	4770      	bx	lr

08006504 <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8006504:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop

0800650c <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 800650c:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop

08006514 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8006514:	6081      	str	r1, [r0, #8]

  return;
}
 8006516:	4770      	bx	lr

08006518 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 8006518:	8b00      	ldrh	r0, [r0, #24]
 800651a:	4770      	bx	lr

0800651c <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 800651c:	8b40      	ldrh	r0, [r0, #26]
 800651e:	4770      	bx	lr

08006520 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 8006520:	8441      	strh	r1, [r0, #34]	; 0x22
}
 8006522:	4770      	bx	lr

08006524 <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 8006524:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop

0800652c <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800652c:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8006530:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8006534:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
{
 8006538:	b510      	push	{r4, lr}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800653a:	fb01 f303 	mul.w	r3, r1, r3
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 800653e:	f9b0 e016 	ldrsh.w	lr, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 8006542:	b162      	cbz	r2, 800655e <PI_Controller+0x32>
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8006544:	fb01 f202 	mul.w	r2, r1, r2
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8006548:	6881      	ldr	r1, [r0, #8]

    if ( wIntegral_sum_temp < 0 )
 800654a:	188c      	adds	r4, r1, r2
 800654c:	d420      	bmi.n	8006590 <PI_Controller+0x64>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 800654e:	2900      	cmp	r1, #0
 8006550:	db2a      	blt.n	80065a8 <PI_Controller+0x7c>
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8006552:	68c2      	ldr	r2, [r0, #12]
 8006554:	42a2      	cmp	r2, r4
 8006556:	db02      	blt.n	800655e <PI_Controller+0x32>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8006558:	6902      	ldr	r2, [r0, #16]
 800655a:	42a2      	cmp	r2, r4
 800655c:	dd22      	ble.n	80065a4 <PI_Controller+0x78>
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 800655e:	8b81      	ldrh	r1, [r0, #28]
 8006560:	410b      	asrs	r3, r1
 8006562:	8bc1      	ldrh	r1, [r0, #30]
 8006564:	fa42 f101 	asr.w	r1, r2, r1
 8006568:	440b      	add	r3, r1
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 800656a:	459c      	cmp	ip, r3
 800656c:	da05      	bge.n	800657a <PI_Controller+0x4e>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 800656e:	ebac 0303 	sub.w	r3, ip, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 8006572:	441a      	add	r2, r3
 8006574:	6082      	str	r2, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 8006576:	4660      	mov	r0, ip
 8006578:	bd10      	pop	{r4, pc}
  else if ( wOutput_32 < hLowerOutputLimit )
 800657a:	459e      	cmp	lr, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
 800657c:	bfc9      	itett	gt
 800657e:	ebae 0303 	subgt.w	r3, lr, r3
  return ( ( int16_t )( wOutput_32 ) );
 8006582:	fa0f fc83 	sxthle.w	ip, r3
  pHandle->wIntegralTerm += wDischarge;
 8006586:	18d2      	addgt	r2, r2, r3
 8006588:	46f4      	movgt	ip, lr
 800658a:	6082      	str	r2, [r0, #8]
}
 800658c:	4660      	mov	r0, ip
 800658e:	bd10      	pop	{r4, pc}
      if ( pHandle->wIntegralTerm > 0 )
 8006590:	2900      	cmp	r1, #0
 8006592:	ddde      	ble.n	8006552 <PI_Controller+0x26>
        if ( wIntegral_Term > 0 )
 8006594:	2a00      	cmp	r2, #0
 8006596:	dddc      	ble.n	8006552 <PI_Controller+0x26>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8006598:	68c2      	ldr	r2, [r0, #12]
 800659a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800659e:	428a      	cmp	r2, r1
 80065a0:	d1dd      	bne.n	800655e <PI_Controller+0x32>
          wIntegral_sum_temp = INT32_MAX;
 80065a2:	4614      	mov	r4, r2
 80065a4:	4622      	mov	r2, r4
 80065a6:	e7da      	b.n	800655e <PI_Controller+0x32>
          wIntegral_sum_temp = -INT32_MAX;
 80065a8:	4902      	ldr	r1, [pc, #8]	; (80065b4 <PI_Controller+0x88>)
 80065aa:	ea34 0422 	bics.w	r4, r4, r2, asr #32
 80065ae:	bf28      	it	cs
 80065b0:	460c      	movcs	r4, r1
 80065b2:	e7ce      	b.n	8006552 <PI_Controller+0x26>
 80065b4:	80000001 	.word	0x80000001

080065b8 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 80065b8:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
{
 80065bc:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 80065be:	8b11      	ldrh	r1, [r2, #24]
 80065c0:	89d4      	ldrh	r4, [r2, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 80065c2:	8993      	ldrh	r3, [r2, #12]
 80065c4:	8ad2      	ldrh	r2, [r2, #22]
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80065c6:	f8d0 6108 	ldr.w	r6, [r0, #264]	; 0x108
{
 80065ca:	4605      	mov	r5, r0
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 80065cc:	fb14 f401 	smulbb	r4, r4, r1
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80065d0:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 80065d4:	fb13 4402 	smlabb	r4, r3, r2, r4
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80065d8:	f7ff faa2 	bl	8005b20 <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 80065dc:	1e23      	subs	r3, r4, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80065de:	490f      	ldr	r1, [pc, #60]	; (800661c <PQD_CalcElMotorPower+0x64>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80065e0:	fb06 f000 	mul.w	r0, r6, r0
  wAux /= 65536;
 80065e4:	bfb8      	it	lt
 80065e6:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80065ea:	ea4f 72e0 	mov.w	r2, r0, asr #31
  wAux /= 65536;
 80065ee:	bfb8      	it	lt
 80065f0:	33ff      	addlt	r3, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80065f2:	fb81 1000 	smull	r1, r0, r1, r0
 80065f6:	ebc2 10a0 	rsb	r0, r2, r0, asr #6
  wAux /= 65536;
 80065fa:	141b      	asrs	r3, r3, #16

  wAux3 = wAux * wAux2;
 80065fc:	fb00 f303 	mul.w	r3, r0, r3
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8006600:	4907      	ldr	r1, [pc, #28]	; (8006620 <PQD_CalcElMotorPower+0x68>)
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8006602:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006606:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8006608:	fb81 2103 	smull	r2, r1, r1, r3
 800660c:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 800660e:	4628      	mov	r0, r5
 8006610:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 8006614:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8006618:	f7ff beee 	b.w	80063f8 <MPM_CalcElMotorPower>
 800661c:	1b4e81b5 	.word	0x1b4e81b5
 8006620:	66666667 	.word	0x66666667

08006624 <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 8006624:	4b17      	ldr	r3, [pc, #92]	; (8006684 <startTimers+0x60>)
 8006626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  if ( isTIM2ClockOn == 0 )
 8006628:	07d2      	lsls	r2, r2, #31
 800662a:	d415      	bmi.n	8006658 <startTimers+0x34>
  SET_BIT(RCC->APB1ENR, Periphs);
 800662c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8006636:	b082      	sub	sp, #8
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006638:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800663c:	f002 0201 	and.w	r2, r2, #1
 8006640:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8006642:	9a01      	ldr	r2, [sp, #4]
 8006644:	694a      	ldr	r2, [r1, #20]
 8006646:	f042 0201 	orr.w	r2, r2, #1
 800664a:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 800664c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800664e:	f022 0201 	bic.w	r2, r2, #1
 8006652:	641a      	str	r2, [r3, #64]	; 0x40
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 8006654:	b002      	add	sp, #8
 8006656:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8006658:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800665c:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800665e:	6859      	ldr	r1, [r3, #4]
 8006660:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8006664:	f041 0120 	orr.w	r1, r1, #32
 8006668:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800666a:	6959      	ldr	r1, [r3, #20]
 800666c:	f041 0101 	orr.w	r1, r1, #1
 8006670:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8006672:	6859      	ldr	r1, [r3, #4]
 8006674:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006678:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800667c:	430a      	orrs	r2, r1
 800667e:	605a      	str	r2, [r3, #4]
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	40023800 	.word	0x40023800

08006688 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8006688:	b570      	push	{r4, r5, r6, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 800668a:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 800668c:	f014 0460 	ands.w	r4, r4, #96	; 0x60
 8006690:	d11c      	bne.n	80066cc <waitForPolarizationEnd+0x44>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8006692:	6804      	ldr	r4, [r0, #0]
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8006694:	3201      	adds	r2, #1
 8006696:	0855      	lsrs	r5, r2, #1
 8006698:	016d      	lsls	r5, r5, #5
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800669a:	f06f 0602 	mvn.w	r6, #2
 800669e:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 80066a0:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 80066a2:	f893 c000 	ldrb.w	ip, [r3]
 80066a6:	f1bc 0f0f 	cmp.w	ip, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 80066aa:	f102 0e01 	add.w	lr, r2, #1
  while (*cnt < NB_CONVERSIONS)
 80066ae:	d80c      	bhi.n	80066ca <waitForPolarizationEnd+0x42>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80066b0:	6904      	ldr	r4, [r0, #16]
 80066b2:	07a4      	lsls	r4, r4, #30
 80066b4:	d5f5      	bpl.n	80066a2 <waitForPolarizationEnd+0x1a>
      hCalibrationPeriodCounter++;
 80066b6:	fa1f f28e 	uxth.w	r2, lr
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80066ba:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80066bc:	6106      	str	r6, [r0, #16]
 80066be:	d8f0      	bhi.n	80066a2 <waitForPolarizationEnd+0x1a>
      {
        if (*cnt < NB_CONVERSIONS)
 80066c0:	781c      	ldrb	r4, [r3, #0]
 80066c2:	2c0f      	cmp	r4, #15
 80066c4:	d8ed      	bhi.n	80066a2 <waitForPolarizationEnd+0x1a>
        {
          *SWerror = 1u;
 80066c6:	2301      	movs	r3, #1
 80066c8:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 80066cc:	2c60      	cmp	r4, #96	; 0x60
 80066ce:	d1e1      	bne.n	8006694 <waitForPolarizationEnd+0xc>
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 80066d0:	3201      	adds	r2, #1
 80066d2:	0155      	lsls	r5, r2, #5
 80066d4:	e7e1      	b.n	800669a <waitForPolarizationEnd+0x12>
 80066d6:	bf00      	nop

080066d8 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 80066d8:	6843      	ldr	r3, [r0, #4]
 80066da:	4718      	bx	r3

080066dc <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 80066dc:	b510      	push	{r4, lr}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80066de:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 80066e2:	8e03      	ldrh	r3, [r0, #48]	; 0x30
{
 80066e4:	b082      	sub	sp, #8
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80066e6:	ea4f 4c21 	mov.w	ip, r1, asr #16
{
 80066ea:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80066ec:	fb04 fc0c 	mul.w	ip, r4, ip
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 80066f0:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80066f2:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 80066f6:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 80066fa:	eb01 034c 	add.w	r3, r1, ip, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 80066fe:	ebc1 014c 	rsb	r1, r1, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8006702:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8006706:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 800670a:	f1b3 3fff 	cmp.w	r3, #4294967295
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800670e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8006712:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8006716:	ea4f 0262 	mov.w	r2, r2, asr #1
  if ( wY < 0 )
 800671a:	db7d      	blt.n	8006818 <PWMC_SetPhaseVoltage+0x13c>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 800671c:	f1b1 3fff 	cmp.w	r1, #4294967295
 8006720:	db51      	blt.n	80067c6 <PWMC_SetPhaseVoltage+0xea>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006722:	ebbe 0e02 	subs.w	lr, lr, r2
 8006726:	bf44      	itt	mi
 8006728:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 800672c:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8006730:	2900      	cmp	r1, #0
 8006732:	bfbc      	itt	lt
 8006734:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8006738:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 800673c:	2b00      	cmp	r3, #0
 800673e:	bfb8      	it	lt
 8006740:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006744:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8006748:	eb02 42ae 	add.w	r2, r2, lr, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800674c:	bfb8      	it	lt
 800674e:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 8006752:	f04f 0c01 	mov.w	ip, #1
      wTimePhB = wTimePhA + wZ / 131072;
 8006756:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800675a:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_2;
 800675e:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhB;
 8006762:	8781      	strh	r1, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8006764:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhC;
 8006766:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 800676a:	f8b0 404e 	ldrh.w	r4, [r0, #78]	; 0x4e
 800676e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8006772:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8006776:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800677a:	b292      	uxth	r2, r2
 800677c:	b289      	uxth	r1, r1
 800677e:	b29b      	uxth	r3, r3
 8006780:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8006782:	8642      	strh	r2, [r0, #50]	; 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8006784:	8681      	strh	r1, [r0, #52]	; 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8006786:	86c3      	strh	r3, [r0, #54]	; 0x36
  if ( pHandle->DTTest == 1u )
 8006788:	d118      	bne.n	80067bc <PWMC_SetPhaseVoltage+0xe0>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 800678a:	f9b0 4048 	ldrsh.w	r4, [r0, #72]	; 0x48
 800678e:	2c00      	cmp	r4, #0
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8006790:	f8b0 4054 	ldrh.w	r4, [r0, #84]	; 0x54
 8006794:	bfcc      	ite	gt
 8006796:	1912      	addgt	r2, r2, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8006798:	1b12      	suble	r2, r2, r4
 800679a:	b292      	uxth	r2, r2
 800679c:	8642      	strh	r2, [r0, #50]	; 0x32
    }

    if ( pHandle->Ib > 0 )
 800679e:	f9b0 204a 	ldrsh.w	r2, [r0, #74]	; 0x4a
 80067a2:	2a00      	cmp	r2, #0
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 80067a4:	f9b0 204c 	ldrsh.w	r2, [r0, #76]	; 0x4c
      pHandle->CntPhB += pHandle->DTCompCnt;
 80067a8:	bfcc      	ite	gt
 80067aa:	1909      	addgt	r1, r1, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80067ac:	1b09      	suble	r1, r1, r4
    if ( pHandle->Ic > 0 )
 80067ae:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80067b0:	b289      	uxth	r1, r1
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 80067b2:	bfcc      	ite	gt
 80067b4:	191b      	addgt	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 80067b6:	1b1b      	suble	r3, r3, r4
 80067b8:	8681      	strh	r1, [r0, #52]	; 0x34
 80067ba:	86c3      	strh	r3, [r0, #54]	; 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80067bc:	6983      	ldr	r3, [r0, #24]
}
 80067be:	b002      	add	sp, #8
 80067c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80067c4:	4718      	bx	r3
      if ( wX <= 0 )
 80067c6:	f1bc 0f00 	cmp.w	ip, #0
 80067ca:	dd4b      	ble.n	8006864 <PWMC_SetPhaseVoltage+0x188>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80067cc:	ebbc 0e02 	subs.w	lr, ip, r2
 80067d0:	bf44      	itt	mi
 80067d2:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80067d6:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80067da:	2900      	cmp	r1, #0
 80067dc:	bfb8      	it	lt
 80067de:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 80067e2:	f04f 0300 	mov.w	r3, #0
        wTimePhB = wTimePhA + wZ / 131072;
 80067e6:	bfb8      	it	lt
 80067e8:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_1;
 80067ec:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80067f0:	08a2      	lsrs	r2, r4, #2
        wTimePhC = wTimePhB - wX / 131072;
 80067f2:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80067f6:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80067fa:	bfb8      	it	lt
 80067fc:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8006800:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006804:	bfb8      	it	lt
 8006806:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 800680a:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhA;
 800680e:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 8006810:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhC;
 8006812:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
 8006816:	e7a8      	b.n	800676a <PWMC_SetPhaseVoltage+0x8e>
    if ( wZ < 0 )
 8006818:	f1b1 3fff 	cmp.w	r1, #4294967295
 800681c:	db6f      	blt.n	80068fe <PWMC_SetPhaseVoltage+0x222>
      if ( wX <= 0 )
 800681e:	f1bc 0f00 	cmp.w	ip, #0
 8006822:	dd46      	ble.n	80068b2 <PWMC_SetPhaseVoltage+0x1d6>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006824:	ebbe 0e0c 	subs.w	lr, lr, ip
 8006828:	bf48      	it	mi
 800682a:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 800682e:	f04f 0202 	mov.w	r2, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006832:	bf48      	it	mi
 8006834:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8006838:	2b00      	cmp	r3, #0
 800683a:	bfb8      	it	lt
 800683c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8006840:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006844:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8006848:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 800684c:	bfb8      	it	lt
 800684e:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8006852:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8006856:	eb03 416c 	add.w	r1, r3, ip, asr #17
        pHandle->lowDuty = wTimePhB;
 800685a:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 800685c:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 800685e:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 8006862:	e782      	b.n	800676a <PWMC_SetPhaseVoltage+0x8e>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006864:	ebbe 0e0c 	subs.w	lr, lr, ip
 8006868:	bf44      	itt	mi
 800686a:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 800686e:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8006872:	2b00      	cmp	r3, #0
 8006874:	bfb8      	it	lt
 8006876:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 800687a:	f04f 0205 	mov.w	r2, #5
        wTimePhC = wTimePhA - wY / 131072;
 800687e:	bfb8      	it	lt
 8006880:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_6;
 8006884:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhB = wTimePhC + wX / 131072;
 8006888:	f1bc 0100 	subs.w	r1, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800688c:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8006890:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8006894:	bfb8      	it	lt
 8006896:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 800689a:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800689e:	bfb8      	it	lt
 80068a0:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 80068a4:	eb03 4161 	add.w	r1, r3, r1, asr #17
        pHandle->lowDuty = wTimePhA;
 80068a8:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 80068aa:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhB;
 80068ac:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80068b0:	e75b      	b.n	800676a <PWMC_SetPhaseVoltage+0x8e>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80068b2:	ebbc 0e02 	subs.w	lr, ip, r2
 80068b6:	bf44      	itt	mi
 80068b8:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80068bc:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80068c0:	2900      	cmp	r1, #0
 80068c2:	bfb8      	it	lt
 80068c4:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 80068c8:	f04f 0303 	mov.w	r3, #3
        wTimePhB = wTimePhA + wZ / 131072;
 80068cc:	bfb8      	it	lt
 80068ce:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 80068d2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80068d6:	08a2      	lsrs	r2, r4, #2
        wTimePhC = wTimePhB - wX / 131072;
 80068d8:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80068dc:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80068e0:	bfb8      	it	lt
 80068e2:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 80068e6:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80068ea:	bfb8      	it	lt
 80068ec:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80068f0:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhC;
 80068f4:	8783      	strh	r3, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 80068f6:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 80068f8:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 80068fc:	e735      	b.n	800676a <PWMC_SetPhaseVoltage+0x8e>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80068fe:	ebbe 0e02 	subs.w	lr, lr, r2
 8006902:	bf44      	itt	mi
 8006904:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8006908:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 800690c:	2900      	cmp	r1, #0
 800690e:	bfbc      	itt	lt
 8006910:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8006914:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8006918:	2b00      	cmp	r3, #0
 800691a:	bfb8      	it	lt
 800691c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006920:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8006924:	eb02 42ae 	add.w	r2, r2, lr, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8006928:	bfb8      	it	lt
 800692a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 800692e:	f04f 0c04 	mov.w	ip, #4
      wTimePhB = wTimePhA + wZ / 131072;
 8006932:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8006936:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_5;
 800693a:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhC;
 800693e:	8783      	strh	r3, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 8006940:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhB;
 8006942:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8006946:	e710      	b.n	800676a <PWMC_SetPhaseVoltage+0x8e>

08006948 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8006948:	6883      	ldr	r3, [r0, #8]
 800694a:	4718      	bx	r3

0800694c <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 800694c:	b510      	push	{r4, lr}
 800694e:	4604      	mov	r4, r0
 8006950:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 8006952:	b199      	cbz	r1, 800697c <PWMC_CurrentReadingCalibr+0x30>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8006954:	2901      	cmp	r1, #1
 8006956:	d002      	beq.n	800695e <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8006958:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 800695a:	b002      	add	sp, #8
 800695c:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 800695e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8006962:	b1cb      	cbz	r3, 8006998 <PWMC_CurrentReadingCalibr+0x4c>
      pHandle->OffCalibrWaitTimeCounter--;
 8006964:	3b01      	subs	r3, #1
 8006966:	b29b      	uxth	r3, r3
 8006968:	9101      	str	r1, [sp, #4]
 800696a:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1f2      	bne.n	8006958 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 8006972:	6903      	ldr	r3, [r0, #16]
 8006974:	4798      	blx	r3
        retVal = true;
 8006976:	9901      	ldr	r1, [sp, #4]
 8006978:	4608      	mov	r0, r1
 800697a:	e7ee      	b.n	800695a <PWMC_CurrentReadingCalibr+0xe>
    PWMC_SwitchOffPWM( pHandle );
 800697c:	f7ff ffe4 	bl	8006948 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8006980:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8006984:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1e5      	bne.n	8006958 <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 800698c:	4620      	mov	r0, r4
 800698e:	6923      	ldr	r3, [r4, #16]
 8006990:	4798      	blx	r3
      retVal = true;
 8006992:	2001      	movs	r0, #1
}
 8006994:	b002      	add	sp, #8
 8006996:	bd10      	pop	{r4, pc}
      retVal = true;
 8006998:	4608      	mov	r0, r1
}
 800699a:	b002      	add	sp, #8
 800699c:	bd10      	pop	{r4, pc}
 800699e:	bf00      	nop

080069a0 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 80069a0:	69c3      	ldr	r3, [r0, #28]
 80069a2:	4718      	bx	r3

080069a4 <R3_1_GetPhaseCurrents>:
  * @retval Ia and Ib current in ab_t format
  */
__weak void R3_1_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80069a4:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80069a6:	b530      	push	{r4, r5, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80069a8:	685c      	ldr	r4, [r3, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 80069aa:	6a22      	ldr	r2, [r4, #32]
 80069ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069b0:	6222      	str	r2, [r4, #32]
  uint8_t bSector;

  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  bSector = ( uint8_t )( pHandle->_Super.Sector );
 80069b2:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a

  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 80069b6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 80069ba:	6d1c      	ldr	r4, [r3, #80]	; 0x50
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 80069bc:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80069be:	682b      	ldr	r3, [r5, #0]
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 80069c0:	6824      	ldr	r4, [r4, #0]
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 80069c2:	005b      	lsls	r3, r3, #1
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 80069c4:	ea4f 0c44 	mov.w	ip, r4, lsl #1
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 80069c8:	b29b      	uxth	r3, r3
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 80069ca:	fa1f fc8c 	uxth.w	ip, ip

  switch ( bSector )
 80069ce:	2a05      	cmp	r2, #5
 80069d0:	f200 80a6 	bhi.w	8006b20 <R3_1_GetPhaseCurrents+0x17c>
 80069d4:	e8df f002 	tbb	[pc, r2]
 80069d8:	031c1c36 	.word	0x031c1c36
 80069dc:	3603      	.short	0x3603
    case SECTOR_4:
    case SECTOR_5:
    {
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 80069de:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80069e0:	1ad3      	subs	r3, r2, r3
      /* Saturation of Ia */
      if ( wAux < -INT16_MAX )
 80069e2:	4a53      	ldr	r2, [pc, #332]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	db5a      	blt.n	8006a9e <R3_1_GetPhaseCurrents+0xfa>
      {
        pStator_Currents->a = ( int16_t )wAux;
      }

      /* Ib = PhaseBOffset - ADC converted value) */
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 80069e8:	6e02      	ldr	r2, [r0, #96]	; 0x60

      /* Saturation of Ib */
      if ( wAux < -INT16_MAX )
 80069ea:	4d51      	ldr	r5, [pc, #324]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
      else  if ( wAux > INT16_MAX )
 80069ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 80069f0:	eba2 0c0c 	sub.w	ip, r2, ip
        pStator_Currents->a = INT16_MAX;
 80069f4:	bfa8      	it	ge
 80069f6:	f647 73ff 	movwge	r3, #32767	; 0x7fff
      if ( wAux < -INT16_MAX )
 80069fa:	45ac      	cmp	ip, r5
        pStator_Currents->a = ( int16_t )wAux;
 80069fc:	800b      	strh	r3, [r1, #0]
      if ( wAux < -INT16_MAX )
 80069fe:	da55      	bge.n	8006aac <R3_1_GetPhaseCurrents+0x108>
    default:
    {
    }
    break;
  }
  pHandle->_Super.Ia = pStator_Currents->a;
 8006a00:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = -INT16_MAX;
 8006a04:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006a06:	fa1f f38e 	uxth.w	r3, lr
 8006a0a:	f248 0201 	movw	r2, #32769	; 0x8001
 8006a0e:	e031      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8006a10:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8006a12:	1ae4      	subs	r4, r4, r3
      if ( wAux < -INT16_MAX )
 8006a14:	4b46      	ldr	r3, [pc, #280]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
 8006a16:	429c      	cmp	r4, r3
 8006a18:	db3b      	blt.n	8006a92 <R3_1_GetPhaseCurrents+0xee>
      else  if ( wAux > INT16_MAX )
 8006a1a:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8006a1e:	db6f      	blt.n	8006b00 <R3_1_GetPhaseCurrents+0x15c>
        pStator_Currents->a = INT16_MAX;
 8006a20:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006a24:	4613      	mov	r3, r2
 8006a26:	800a      	strh	r2, [r1, #0]
 8006a28:	4614      	mov	r4, r2
 8006a2a:	4696      	mov	lr, r2
      wAux = -wAux -  ( int32_t )pStator_Currents->a;
 8006a2c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8006a2e:	ebac 0202 	sub.w	r2, ip, r2
 8006a32:	1b12      	subs	r2, r2, r4
      if ( wAux > INT16_MAX )
 8006a34:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8006a38:	db4d      	blt.n	8006ad6 <R3_1_GetPhaseCurrents+0x132>
        pStator_Currents->b = INT16_MAX;
 8006a3a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006a3e:	804a      	strh	r2, [r1, #2]
 8006a40:	4615      	mov	r5, r2
 8006a42:	e017      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 8006a44:	6e04      	ldr	r4, [r0, #96]	; 0x60
      if ( wAux < -INT16_MAX )
 8006a46:	4a3a      	ldr	r2, [pc, #232]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 8006a48:	1ae3      	subs	r3, r4, r3
      if ( wAux < -INT16_MAX )
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	db1b      	blt.n	8006a86 <R3_1_GetPhaseCurrents+0xe2>
      else  if ( wAux > INT16_MAX )
 8006a4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a52:	db47      	blt.n	8006ae4 <R3_1_GetPhaseCurrents+0x140>
        pStator_Currents->b = INT16_MAX;
 8006a54:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8006a58:	461a      	mov	r2, r3
 8006a5a:	804b      	strh	r3, [r1, #2]
 8006a5c:	461d      	mov	r5, r3
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8006a5e:	6e44      	ldr	r4, [r0, #100]	; 0x64
 8006a60:	ebac 0404 	sub.w	r4, ip, r4
 8006a64:	1ae3      	subs	r3, r4, r3
      if ( wAux > INT16_MAX )
 8006a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a6a:	db2c      	blt.n	8006ac6 <R3_1_GetPhaseCurrents+0x122>
        pStator_Currents->a = INT16_MAX;
 8006a6c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8006a70:	800b      	strh	r3, [r1, #0]
 8006a72:	469e      	mov	lr, r3
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006a74:	4413      	add	r3, r2
 8006a76:	425b      	negs	r3, r3
  pHandle->_Super.Ia = pStator_Currents->a;
 8006a78:	f8a0 e048 	strh.w	lr, [r0, #72]	; 0x48
  pHandle->_Super.Ib = pStator_Currents->b;
 8006a7c:	f8a0 504a 	strh.w	r5, [r0, #74]	; 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006a80:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
}
 8006a84:	bd30      	pop	{r4, r5, pc}
        pStator_Currents->b = -INT16_MAX;
 8006a86:	4613      	mov	r3, r2
 8006a88:	804a      	strh	r2, [r1, #2]
 8006a8a:	461d      	mov	r5, r3
 8006a8c:	f248 0201 	movw	r2, #32769	; 0x8001
 8006a90:	e7e5      	b.n	8006a5e <R3_1_GetPhaseCurrents+0xba>
        pStator_Currents->a = -INT16_MAX;
 8006a92:	461c      	mov	r4, r3
 8006a94:	800b      	strh	r3, [r1, #0]
 8006a96:	46a6      	mov	lr, r4
 8006a98:	f248 0301 	movw	r3, #32769	; 0x8001
 8006a9c:	e7c6      	b.n	8006a2c <R3_1_GetPhaseCurrents+0x88>
        pStator_Currents->a = -INT16_MAX;
 8006a9e:	800a      	strh	r2, [r1, #0]
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8006aa0:	6e02      	ldr	r2, [r0, #96]	; 0x60
      if ( wAux < -INT16_MAX )
 8006aa2:	4d23      	ldr	r5, [pc, #140]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8006aa4:	eba2 0c0c 	sub.w	ip, r2, ip
      if ( wAux < -INT16_MAX )
 8006aa8:	45ac      	cmp	ip, r5
 8006aaa:	dba9      	blt.n	8006a00 <R3_1_GetPhaseCurrents+0x5c>
      else  if ( wAux > INT16_MAX )
 8006aac:	f5bc 4f00 	cmp.w	ip, #32768	; 0x8000
 8006ab0:	db1c      	blt.n	8006aec <R3_1_GetPhaseCurrents+0x148>
        pStator_Currents->b = INT16_MAX;
 8006ab2:	f647 73ff 	movw	r3, #32767	; 0x7fff
  pHandle->_Super.Ia = pStator_Currents->a;
 8006ab6:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = INT16_MAX;
 8006aba:	804b      	strh	r3, [r1, #2]
 8006abc:	461a      	mov	r2, r3
 8006abe:	4615      	mov	r5, r2
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006ac0:	fa1f f38e 	uxth.w	r3, lr
 8006ac4:	e7d6      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
      else  if ( wAux < -INT16_MAX )
 8006ac6:	4c1a      	ldr	r4, [pc, #104]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
 8006ac8:	42a3      	cmp	r3, r4
 8006aca:	da1f      	bge.n	8006b0c <R3_1_GetPhaseCurrents+0x168>
        pStator_Currents->a = -INT16_MAX;
 8006acc:	800c      	strh	r4, [r1, #0]
 8006ace:	f248 0301 	movw	r3, #32769	; 0x8001
 8006ad2:	46a6      	mov	lr, r4
 8006ad4:	e7ce      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
      else  if ( wAux < -INT16_MAX )
 8006ad6:	4d16      	ldr	r5, [pc, #88]	; (8006b30 <R3_1_GetPhaseCurrents+0x18c>)
 8006ad8:	42aa      	cmp	r2, r5
 8006ada:	da1d      	bge.n	8006b18 <R3_1_GetPhaseCurrents+0x174>
        pStator_Currents->b = -INT16_MAX;
 8006adc:	804d      	strh	r5, [r1, #2]
 8006ade:	f248 0201 	movw	r2, #32769	; 0x8001
 8006ae2:	e7c7      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->b = ( int16_t )wAux;
 8006ae4:	b21d      	sxth	r5, r3
 8006ae6:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	e7b8      	b.n	8006a5e <R3_1_GetPhaseCurrents+0xba>
  pHandle->_Super.Ia = pStator_Currents->a;
 8006aec:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = ( int16_t )wAux;
 8006af0:	fa0f f58c 	sxth.w	r5, ip
 8006af4:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006af6:	fa1f f38e 	uxth.w	r3, lr
 8006afa:	fa1f f28c 	uxth.w	r2, ip
 8006afe:	e7b9      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->a = ( int16_t )wAux;
 8006b00:	fa0f fe84 	sxth.w	lr, r4
 8006b04:	f8a1 e000 	strh.w	lr, [r1]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006b08:	b2a3      	uxth	r3, r4
 8006b0a:	e78f      	b.n	8006a2c <R3_1_GetPhaseCurrents+0x88>
        pStator_Currents->a = ( int16_t )wAux;
 8006b0c:	fa0f fe83 	sxth.w	lr, r3
 8006b10:	f8a1 e000 	strh.w	lr, [r1]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	e7ad      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->b = ( int16_t )wAux;
 8006b18:	b215      	sxth	r5, r2
 8006b1a:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006b1c:	b292      	uxth	r2, r2
 8006b1e:	e7a9      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
  pHandle->_Super.Ia = pStator_Currents->a;
 8006b20:	f9b1 e000 	ldrsh.w	lr, [r1]
  pHandle->_Super.Ib = pStator_Currents->b;
 8006b24:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006b28:	880b      	ldrh	r3, [r1, #0]
 8006b2a:	884a      	ldrh	r2, [r1, #2]
 8006b2c:	e7a2      	b.n	8006a74 <R3_1_GetPhaseCurrents+0xd0>
 8006b2e:	bf00      	nop
 8006b30:	ffff8001 	.word	0xffff8001

08006b34 <R3_1_HFCurrentsCalibrationAB>:
 * @retval It always returns {0,0} in ab_t format
 */
void R3_1_HFCurrentsCalibrationAB(PWMC_Handle_t *pHdl,ab_t* pStator_Currents)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b34:	6f83      	ldr	r3, [r0, #120]	; 0x78
{  
 8006b36:	b410      	push	{r4}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b38:	685c      	ldr	r4, [r3, #4]
 8006b3a:	6a22      	ldr	r2, [r4, #32]
 8006b3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b40:	6222      	str	r2, [r4, #32]
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8006b42:	f890 2073 	ldrb.w	r2, [r0, #115]	; 0x73
 8006b46:	2a0f      	cmp	r2, #15
 8006b48:	d813      	bhi.n	8006b72 <R3_1_HFCurrentsCalibrationAB+0x3e>
  {
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[pHandle->CalibSector];
 8006b4a:	f890 4072 	ldrb.w	r4, [r0, #114]	; 0x72
 8006b4e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8006b50:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006b54:	6b9c      	ldr	r4, [r3, #56]	; 0x38
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[pHandle->CalibSector];
 8006b58:	6824      	ldr	r4, [r4, #0]
 8006b5a:	4422      	add	r2, r4
 8006b5c:	65c2      	str	r2, [r0, #92]	; 0x5c
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b5e:	681c      	ldr	r4, [r3, #0]
    pHandle->PolarizationCounter++;
 8006b60:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b64:	6e02      	ldr	r2, [r0, #96]	; 0x60
    pHandle->PolarizationCounter++;
 8006b66:	3301      	adds	r3, #1
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b68:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8006b6a:	b2db      	uxtb	r3, r3
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b6c:	6602      	str	r2, [r0, #96]	; 0x60
    pHandle->PolarizationCounter++;
 8006b6e:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8006b72:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 8006b74:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 8006b78:	600b      	str	r3, [r1, #0]
}
 8006b7a:	4770      	bx	lr

08006b7c <R3_1_HFCurrentsCalibrationC>:
  *         the offset computation.
  * @param pHdl: handler of the current instance of the PWM component
  * @retval It always returns {0,0} in ab_t format
  */
__weak void R3_1_HFCurrentsCalibrationC(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
 8006b7c:	b410      	push	{r4}
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006b7e:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8006b80:	6862      	ldr	r2, [r4, #4]
 8006b82:	6a13      	ldr	r3, [r2, #32]
 8006b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b88:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8006b8a:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
 8006b8e:	2b0f      	cmp	r3, #15
 8006b90:	d80e      	bhi.n	8006bb0 <R3_1_HFCurrentsCalibrationC+0x34>
  {
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006b92:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8006b96:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006b98:	3214      	adds	r2, #20
 8006b9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b9e:	6812      	ldr	r2, [r2, #0]
 8006ba0:	441a      	add	r2, r3
    pHandle->PolarizationCounter++;
 8006ba2:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8006ba6:	6642      	str	r2, [r0, #100]	; 0x64
    pHandle->PolarizationCounter++;
 8006ba8:	3301      	adds	r3, #1
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8006bb0:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 8006bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 8006bb6:	600b      	str	r3, [r1, #0]
}
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop

08006bbc <R3_1_TurnOnLowSides>:
  * @retval none
  */
__weak void R3_1_TurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006bbc:	6f81      	ldr	r1, [r0, #120]	; 0x78

  pHandle->_Super.TurnOnLowSidesAction = true;
 8006bbe:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006bc2:	684a      	ldr	r2, [r1, #4]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8006bc4:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006bc8:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006bca:	f06f 0001 	mvn.w	r0, #1
 8006bce:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006bd0:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006bd2:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006bd4:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006bd6:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1( TIMx, 0 );
  LL_TIM_OC_SetCompareCH2( TIMx, 0 );
  LL_TIM_OC_SetCompareCH3( TIMx, 0 );

  /* Wait until next update */
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 8006bd8:	07db      	lsls	r3, r3, #31
 8006bda:	d5fc      	bpl.n	8006bd6 <R3_1_TurnOnLowSides+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006bdc:	f06f 0301 	mvn.w	r3, #1
 8006be0:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006be2:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006be4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006be8:	6453      	str	r3, [r2, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);
  
  if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8006bea:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d000      	beq.n	8006bf4 <R3_1_TurnOnLowSides+0x38>
 8006bf2:	4770      	bx	lr
{
 8006bf4:	b410      	push	{r4}
  {
    /* Enable signals activation */
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8006bf6:	e9d1 2002 	ldrd	r2, r0, [r1, #8]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006bfa:	e9d1 3404 	ldrd	r3, r4, [r1, #16]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006bfe:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006c00:	e9d1 4206 	ldrd	r4, r2, [r1, #24]
 8006c04:	6184      	str	r4, [r0, #24]
  }
  return; 
}
 8006c06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c0a:	619a      	str	r2, [r3, #24]
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop

08006c10 <R3_1_SwitchOnPWM>:
  * @param pHdl handler of the current instance of the PWM component
  */
__weak void R3_1_SwitchOnPWM(PWMC_Handle_t *pHdl)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006c10:	6f81      	ldr	r1, [r0, #120]	; 0x78

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006c12:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006c16:	684b      	ldr	r3, [r1, #4]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006c18:	f04f 0c00 	mov.w	ip, #0
{  
 8006c1c:	b430      	push	{r4, r5}
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006c1e:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006c22:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006c24:	6358      	str	r0, [r3, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 8006c26:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006c28:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006c2a:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006c2c:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006c30:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006c32:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006c34:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 8006c36:	07d2      	lsls	r2, r2, #31
 8006c38:	d5fc      	bpl.n	8006c34 <R3_1_SwitchOnPWM+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006c3a:	f06f 0201 	mvn.w	r2, #1
 8006c3e:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8006c40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c46:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c4e:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006c50:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 8006c54:	2a02      	cmp	r2, #2
 8006c56:	d008      	beq.n	8006c6a <R3_1_SwitchOnPWM+0x5a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006c58:	f06f 0201 	mvn.w	r2, #1
 8006c5c:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	f042 0201 	orr.w	r2, r2, #1
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 8006c64:	bc30      	pop	{r4, r5}
 8006c66:	60da      	str	r2, [r3, #12]
 8006c68:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8006c6a:	6a18      	ldr	r0, [r3, #32]
 8006c6c:	f240 5255 	movw	r2, #1365	; 0x555
 8006c70:	4210      	tst	r0, r2
 8006c72:	d009      	beq.n	8006c88 <R3_1_SwitchOnPWM+0x78>
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8006c74:	e9d1 4002 	ldrd	r4, r0, [r1, #8]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006c78:	e9d1 2504 	ldrd	r2, r5, [r1, #16]
 8006c7c:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006c7e:	e9d1 4106 	ldrd	r4, r1, [r1, #24]
 8006c82:	6184      	str	r4, [r0, #24]
 8006c84:	6191      	str	r1, [r2, #24]
}
 8006c86:	e7e7      	b.n	8006c58 <R3_1_SwitchOnPWM+0x48>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006c88:	e9d1 4005 	ldrd	r4, r0, [r1, #20]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006c8c:	688d      	ldr	r5, [r1, #8]
 8006c8e:	69ca      	ldr	r2, [r1, #28]
 8006c90:	0424      	lsls	r4, r4, #16
 8006c92:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006c94:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
 8006c98:	0400      	lsls	r0, r0, #16
 8006c9a:	0412      	lsls	r2, r2, #16
 8006c9c:	61a8      	str	r0, [r5, #24]
 8006c9e:	61a2      	str	r2, [r4, #24]
}
 8006ca0:	e7da      	b.n	8006c58 <R3_1_SwitchOnPWM+0x48>
 8006ca2:	bf00      	nop

08006ca4 <R3_1_SwitchOffPWM>:
  * @param pHdl handler of the current instance of the PWM component
  */
__weak void R3_1_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006ca4:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8006ca6:	684a      	ldr	r2, [r1, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006ca8:	68d3      	ldr	r3, [r2, #12]
 8006caa:	f023 0301 	bic.w	r3, r3, #1
 8006cae:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006cb0:	6c53      	ldr	r3, [r2, #68]	; 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 8006cb2:	f04f 0c00 	mov.w	ip, #0
 8006cb6:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (pHandle->BrakeActionLock == true)
 8006cba:	f890 0076 	ldrb.w	r0, [r0, #118]	; 0x76
 8006cbe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006cc2:	6453      	str	r3, [r2, #68]	; 0x44
 8006cc4:	b918      	cbnz	r0, 8006cce <R3_1_SwitchOffPWM+0x2a>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006cc6:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d009      	beq.n	8006ce2 <R3_1_SwitchOffPWM+0x3e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006cce:	f06f 0301 	mvn.w	r3, #1
 8006cd2:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006cd4:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 8006cd6:	07db      	lsls	r3, r3, #31
 8006cd8:	d5fc      	bpl.n	8006cd4 <R3_1_SwitchOffPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006cda:	f06f 0301 	mvn.w	r3, #1
 8006cde:	6113      	str	r3, [r2, #16]
 8006ce0:	4770      	bx	lr
{
 8006ce2:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006ce4:	e9d1 4005 	ldrd	r4, r0, [r1, #20]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006ce8:	688d      	ldr	r5, [r1, #8]
 8006cea:	69cb      	ldr	r3, [r1, #28]
 8006cec:	0424      	lsls	r4, r4, #16
 8006cee:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006cf0:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
 8006cf4:	041b      	lsls	r3, r3, #16
 8006cf6:	0400      	lsls	r0, r0, #16
 8006cf8:	61a8      	str	r0, [r5, #24]
 8006cfa:	61a3      	str	r3, [r4, #24]
 8006cfc:	f06f 0301 	mvn.w	r3, #1
 8006d00:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006d02:	6913      	ldr	r3, [r2, #16]
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 8006d04:	07d9      	lsls	r1, r3, #31
 8006d06:	d5fc      	bpl.n	8006d02 <R3_1_SwitchOffPWM+0x5e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006d08:	f06f 0301 	mvn.w	r3, #1
  {}
  LL_TIM_ClearFlag_UPDATE(TIMx);

  return;
}
 8006d0c:	bc30      	pop	{r4, r5}
 8006d0e:	6113      	str	r3, [r2, #16]
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop

08006d14 <R3_1_RLGetPhaseCurrents>:
  *         during RL detection phase
  * @param pHdl: handler of the current instance of the PWM component
  * @retval Ia and Ib current in ab_t format
  */
void R3_1_RLGetPhaseCurrents(PWMC_Handle_t *pHdl,ab_t* pStator_Currents)
{
 8006d14:	b410      	push	{r4}

  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006d16:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8006d18:	6862      	ldr	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006d1a:	6a13      	ldr	r3, [r2, #32]
 8006d1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d20:	6213      	str	r3, [r2, #32]
  int32_t wAux;
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
  
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]*2;
 8006d22:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8006d26:	6e03      	ldr	r3, [r0, #96]	; 0x60
  
  /* Check saturation */
  if (wAux > -INT16_MAX)
 8006d28:	480d      	ldr	r0, [pc, #52]	; (8006d60 <R3_1_RLGetPhaseCurrents+0x4c>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]*2;
 8006d2a:	3214      	adds	r2, #20
 8006d2c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
  if (wAux > -INT16_MAX)
 8006d36:	4283      	cmp	r3, r0
 8006d38:	db05      	blt.n	8006d46 <R3_1_RLGetPhaseCurrents+0x32>
  {
    if (wAux < INT16_MAX)
 8006d3a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	dc0b      	bgt.n	8006d5a <R3_1_RLGetPhaseCurrents+0x46>
  else
  {
    wAux = -INT16_MAX;
  }
  /* First value read of Phase B*/
  pStator_Currents->a = ( int16_t )( wAux );
 8006d42:	b21b      	sxth	r3, r3
 8006d44:	e000      	b.n	8006d48 <R3_1_RLGetPhaseCurrents+0x34>
 8006d46:	4b07      	ldr	r3, [pc, #28]	; (8006d64 <R3_1_RLGetPhaseCurrents+0x50>)
  pStator_Currents->b = ( int16_t )( wAux );

}
 8006d48:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = ( int16_t )( wAux );
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f363 020f 	bfi	r2, r3, #0, #16
 8006d52:	f363 421f 	bfi	r2, r3, #16, #16
 8006d56:	600a      	str	r2, [r1, #0]
}
 8006d58:	4770      	bx	lr
 8006d5a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8006d5e:	e7f3      	b.n	8006d48 <R3_1_RLGetPhaseCurrents+0x34>
 8006d60:	ffff8002 	.word	0xffff8002
 8006d64:	ffff8001 	.word	0xffff8001

08006d68 <R3_1_RLTurnOnLowSides>:
  * @retval none
  */
void R3_1_RLTurnOnLowSides(PWMC_Handle_t *pHdl)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006d68:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8006d6a:	684a      	ldr	r2, [r1, #4]
{  
 8006d6c:	b410      	push	{r4}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006d6e:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006d72:	2400      	movs	r4, #0
 8006d74:	6354      	str	r4, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006d76:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006d78:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 8006d7a:	07db      	lsls	r3, r3, #31
 8006d7c:	d5fc      	bpl.n	8006d78 <R3_1_RLTurnOnLowSides+0x10>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006d7e:	f06f 0301 	mvn.w	r3, #1
 8006d82:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006d84:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8006d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d8a:	6453      	str	r3, [r2, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006d8c:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d10a      	bne.n	8006daa <R3_1_RLTurnOnLowSides+0x42>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006d94:	6888      	ldr	r0, [r1, #8]
 8006d96:	694c      	ldr	r4, [r1, #20]
 8006d98:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006d9c:	6184      	str	r4, [r0, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006d9e:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006da2:	0412      	lsls	r2, r2, #16
 8006da4:	041b      	lsls	r3, r3, #16
 8006da6:	6182      	str	r2, [r0, #24]
 8006da8:	618b      	str	r3, [r1, #24]
  }
  return; 
}
 8006daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <R3_1_RLSwitchOnPWM>:
  * @retval none
  */
void R3_1_RLSwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006db0:	6f81      	ldr	r1, [r0, #120]	; 0x78
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
  
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006db2:	2200      	movs	r2, #0
{
 8006db4:	b430      	push	{r4, r5}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006db6:	e9d1 4300 	ldrd	r4, r3, [r1]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006dba:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  /* The following while cycles ensure the identification of the nergative counting mode of TIM1
   * for correct modification of Repetition Counter value of TIM1.*/

  /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction*/

  while ( ( TIMx->CR1 & DIR_MASK ) == DIR_MASK )
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	06d2      	lsls	r2, r2, #27
 8006dc2:	d4fc      	bmi.n	8006dbe <R3_1_RLSwitchOnPWM+0xe>
  {
  }
  /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
  while ( ( TIMx->CR1 & DIR_MASK ) == 0u )
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	06d5      	lsls	r5, r2, #27
 8006dc8:	d5fc      	bpl.n	8006dc4 <R3_1_RLSwitchOnPWM+0x14>
  /* Set channel 1 Compare/Capture register to 1 */
  LL_TIM_OC_SetCompareCH1(TIMx, 1u);

  /* Set channel 4 Compare/Capture register to trig ADC in the middle 
     of the PWM period */
  LL_TIM_OC_SetCompareCH4(TIMx,(( uint32_t )( pHandle->Half_PWMPeriod ) - 5u));
 8006dca:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006dce:	2001      	movs	r0, #1
 8006dd0:	3a05      	subs	r2, #5
 8006dd2:	6358      	str	r0, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006dd4:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006dd6:	f06f 0201 	mvn.w	r2, #1
 8006dda:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006ddc:	691a      	ldr	r2, [r3, #16]
  

  LL_TIM_ClearFlag_UPDATE( TIMx ); /* Clear flag to wait next update */

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 8006dde:	07d2      	lsls	r2, r2, #31
 8006de0:	d5fc      	bpl.n	8006ddc <R3_1_RLSwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006de2:	f06f 0201 	mvn.w	r2, #1
 8006de6:	611a      	str	r2, [r3, #16]
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8006de8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006dee:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006df0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006df6:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006df8:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 8006dfc:	2a02      	cmp	r2, #2
 8006dfe:	d00b      	beq.n	8006e18 <R3_1_RLSwitchOnPWM+0x68>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006e00:	f06f 0201 	mvn.w	r2, #1
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006e04:	f06f 0104 	mvn.w	r1, #4
 8006e08:	6021      	str	r1, [r4, #0]
 8006e0a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	f042 0201 	orr.w	r2, r2, #1

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 8006e12:	bc30      	pop	{r4, r5}
 8006e14:	60da      	str	r2, [r3, #12]
 8006e16:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8006e18:	6a18      	ldr	r0, [r3, #32]
 8006e1a:	f240 5255 	movw	r2, #1365	; 0x555
 8006e1e:	4210      	tst	r0, r2
 8006e20:	d00a      	beq.n	8006e38 <R3_1_RLSwitchOnPWM+0x88>
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8006e22:	688a      	ldr	r2, [r1, #8]
 8006e24:	6948      	ldr	r0, [r1, #20]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006e26:	6190      	str	r0, [r2, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8006e28:	68ca      	ldr	r2, [r1, #12]
 8006e2a:	6988      	ldr	r0, [r1, #24]
 8006e2c:	6190      	str	r0, [r2, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006e2e:	69ca      	ldr	r2, [r1, #28]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006e30:	6909      	ldr	r1, [r1, #16]
 8006e32:	0412      	lsls	r2, r2, #16
 8006e34:	618a      	str	r2, [r1, #24]
}
 8006e36:	e7e3      	b.n	8006e00 <R3_1_RLSwitchOnPWM+0x50>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006e38:	e9d1 0205 	ldrd	r0, r2, [r1, #20]
 8006e3c:	688d      	ldr	r5, [r1, #8]
 8006e3e:	0400      	lsls	r0, r0, #16
 8006e40:	61a8      	str	r0, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8006e42:	68c8      	ldr	r0, [r1, #12]
 8006e44:	0412      	lsls	r2, r2, #16
 8006e46:	6182      	str	r2, [r0, #24]
 8006e48:	69ca      	ldr	r2, [r1, #28]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8006e4a:	6909      	ldr	r1, [r1, #16]
 8006e4c:	0412      	lsls	r2, r2, #16
 8006e4e:	618a      	str	r2, [r1, #24]
}
 8006e50:	e7d6      	b.n	8006e00 <R3_1_RLSwitchOnPWM+0x50>
 8006e52:	bf00      	nop

08006e54 <R3_1_Init>:
{
 8006e54:	b430      	push	{r4, r5}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006e56:	6f84      	ldr	r4, [r0, #120]	; 0x78
  ADC_TypeDef* ADCx  = pHandle->pParams_str->ADCx;
 8006e58:	6823      	ldr	r3, [r4, #0]
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006e5a:	6862      	ldr	r2, [r4, #4]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8006e5c:	6859      	ldr	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8006e5e:	f06f 0502 	mvn.w	r5, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8006e62:	f021 0120 	bic.w	r1, r1, #32
 8006e66:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8006e68:	601d      	str	r5, [r3, #0]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006e6a:	6859      	ldr	r1, [r3, #4]
 8006e6c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e70:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006e72:	f06f 0104 	mvn.w	r1, #4
 8006e76:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006e78:	6811      	ldr	r1, [r2, #0]
 8006e7a:	f021 0101 	bic.w	r1, r1, #1
 8006e7e:	6011      	str	r1, [r2, #0]
    if ( TIMx == TIM1 )
 8006e80:	491a      	ldr	r1, [pc, #104]	; (8006eec <R3_1_Init+0x98>)
 8006e82:	428a      	cmp	r2, r1
 8006e84:	d02c      	beq.n	8006ee0 <R3_1_Init+0x8c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8006e86:	f06f 0180 	mvn.w	r1, #128	; 0x80
 8006e8a:	6111      	str	r1, [r2, #16]
    if ( ( pHandle->pParams_str->EmergencyStop ) != DISABLE )
 8006e8c:	f894 106c 	ldrb.w	r1, [r4, #108]	; 0x6c
 8006e90:	b119      	cbz	r1, 8006e9a <R3_1_Init+0x46>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8006e92:	68d1      	ldr	r1, [r2, #12]
 8006e94:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006e98:	60d1      	str	r1, [r2, #12]
  SET_BIT(TIMx->CCER, Channels);
 8006e9a:	6a11      	ldr	r1, [r2, #32]
 8006e9c:	f441 61aa 	orr.w	r1, r1, #1360	; 0x550
 8006ea0:	f041 0105 	orr.w	r1, r1, #5
 8006ea4:	6211      	str	r1, [r2, #32]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	f042 0201 	orr.w	r2, r2, #1
 8006eac:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006eb0:	f06f 0404 	mvn.w	r4, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006eb4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006eb8:	62da      	str	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006eba:	601c      	str	r4, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ec2:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
 8006ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    pHandle->OverCurrentFlag = false;
 8006ec6:	2100      	movs	r1, #0
    pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8006ec8:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
 8006ecc:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006ed0:	66c4      	str	r4, [r0, #108]	; 0x6c
 8006ed2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006ed4:	bc30      	pop	{r4, r5}
    pHandle->OverCurrentFlag = false;
 8006ed6:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
    pHandle->_Super.DTTest = 0u;
 8006eda:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
}
 8006ede:	4770      	bx	lr
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8006ee0:	4d03      	ldr	r5, [pc, #12]	; (8006ef0 <R3_1_Init+0x9c>)
 8006ee2:	68e9      	ldr	r1, [r5, #12]
 8006ee4:	f041 0101 	orr.w	r1, r1, #1
 8006ee8:	60e9      	str	r1, [r5, #12]
}
 8006eea:	e7cc      	b.n	8006e86 <R3_1_Init+0x32>
 8006eec:	40010000 	.word	0x40010000
 8006ef0:	e0042000 	.word	0xe0042000

08006ef4 <R3_1_CurrentReadingCalibration>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006ef4:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8006ef6:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006ef8:	685d      	ldr	r5, [r3, #4]
  pHandle->PhaseAOffset = 0u;
 8006efa:	2600      	movs	r6, #0
  pHandle->PolarizationCounter = 0u;
 8006efc:	f880 6073 	strb.w	r6, [r0, #115]	; 0x73
  CLEAR_BIT(TIMx->CCER, Channels);
 8006f00:	6a2b      	ldr	r3, [r5, #32]
  pHandle->PhaseAOffset = 0u;
 8006f02:	65c6      	str	r6, [r0, #92]	; 0x5c
 8006f04:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 8006f08:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseCOffset = 0u;
 8006f0c:	e9c0 6618 	strd	r6, r6, [r0, #96]	; 0x60
 8006f10:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationAB;
 8006f12:	4b34      	ldr	r3, [pc, #208]	; (8006fe4 <R3_1_CurrentReadingCalibration+0xf0>)
 8006f14:	6043      	str	r3, [r0, #4]
{
 8006f16:	4604      	mov	r4, r0
  pHandle->CalibSector = SECTOR_5;
 8006f18:	2704      	movs	r7, #4
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 8006f1a:	4b33      	ldr	r3, [pc, #204]	; (8006fe8 <R3_1_CurrentReadingCalibration+0xf4>)
 8006f1c:	6183      	str	r3, [r0, #24]
{
 8006f1e:	b083      	sub	sp, #12
  pHandle->CalibSector = SECTOR_5;
 8006f20:	f880 7072 	strb.w	r7, [r0, #114]	; 0x72
  pHandle->_Super.Sector = SECTOR_5; 
 8006f24:	f880 703a 	strb.w	r7, [r0, #58]	; 0x3a
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8006f28:	f7ff fe72 	bl	8006c10 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8006f2c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006f2e:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8006f32:	f893 206d 	ldrb.w	r2, [r3, #109]	; 0x6d
 8006f36:	4628      	mov	r0, r5
 8006f38:	f104 0373 	add.w	r3, r4, #115	; 0x73
 8006f3c:	e9cd 1300 	strd	r1, r3, [sp]
 8006f40:	f7ff fba2 	bl	8006688 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 8006f44:	4620      	mov	r0, r4
 8006f46:	f7ff fead 	bl	8006ca4 <R3_1_SwitchOffPWM>
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 8006f4a:	4a28      	ldr	r2, [pc, #160]	; (8006fec <R3_1_CurrentReadingCalibration+0xf8>)
 8006f4c:	6062      	str	r2, [r4, #4]
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8006f4e:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 8006f50:	f884 6073 	strb.w	r6, [r4, #115]	; 0x73
  pHandle->CalibSector = SECTOR_1;
 8006f54:	f884 6072 	strb.w	r6, [r4, #114]	; 0x72
  pHandle->_Super.Sector = SECTOR_1; 
 8006f58:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8006f5c:	f7ff fe58 	bl	8006c10 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8006f60:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8006f62:	e9dd 1300 	ldrd	r1, r3, [sp]
 8006f66:	f892 206d 	ldrb.w	r2, [r2, #109]	; 0x6d
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f7ff fb8c 	bl	8006688 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 8006f70:	4620      	mov	r0, r4
 8006f72:	f7ff fe97 	bl	8006ca4 <R3_1_SwitchOffPWM>
  pHandle->PhaseAOffset >>= 3;
 8006f76:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006f78:	08db      	lsrs	r3, r3, #3
 8006f7a:	65e3      	str	r3, [r4, #92]	; 0x5c
  pHandle->PhaseBOffset >>= 3;
 8006f7c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006f7e:	08db      	lsrs	r3, r3, #3
 8006f80:	6623      	str	r3, [r4, #96]	; 0x60
  pHandle->PhaseCOffset >>= 3;
 8006f82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f84:	08db      	lsrs	r3, r3, #3
 8006f86:	6663      	str	r3, [r4, #100]	; 0x64
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8006f88:	4b19      	ldr	r3, [pc, #100]	; (8006ff0 <R3_1_CurrentReadingCalibration+0xfc>)
 8006f8a:	6063      	str	r3, [r4, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointSectX;
 8006f8c:	4b19      	ldr	r3, [pc, #100]	; (8006ff4 <R3_1_CurrentReadingCalibration+0x100>)
 8006f8e:	61a3      	str	r3, [r4, #24]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006f90:	69ab      	ldr	r3, [r5, #24]
 8006f92:	f023 0308 	bic.w	r3, r3, #8
 8006f96:	61ab      	str	r3, [r5, #24]
 8006f98:	69ab      	ldr	r3, [r5, #24]
 8006f9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f9e:	61ab      	str	r3, [r5, #24]
 8006fa0:	69eb      	ldr	r3, [r5, #28]
 8006fa2:	f023 0308 	bic.w	r3, r3, #8
 8006fa6:	61eb      	str	r3, [r5, #28]
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->Half_PWMPeriod);
 8006fa8:	f8b4 3070 	ldrh.w	r3, [r4, #112]	; 0x70
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006fac:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006fae:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006fb0:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006fb2:	69ab      	ldr	r3, [r5, #24]
 8006fb4:	f043 0308 	orr.w	r3, r3, #8
 8006fb8:	61ab      	str	r3, [r5, #24]
 8006fba:	69ab      	ldr	r3, [r5, #24]
 8006fbc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006fc0:	61ab      	str	r3, [r5, #24]
 8006fc2:	69eb      	ldr	r3, [r5, #28]
 8006fc4:	f043 0308 	orr.w	r3, r3, #8
 8006fc8:	61eb      	str	r3, [r5, #28]
  pHandle->_Super.Sector = SECTOR_5;
 8006fca:	f884 703a 	strb.w	r7, [r4, #58]	; 0x3a
  SET_BIT(TIMx->CCER, Channels);
 8006fce:	6a2b      	ldr	r3, [r5, #32]
 8006fd0:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8006fd4:	f043 0305 	orr.w	r3, r3, #5
 8006fd8:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 8006fda:	f884 6076 	strb.w	r6, [r4, #118]	; 0x76
}
 8006fde:	b003      	add	sp, #12
 8006fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	08006b35 	.word	0x08006b35
 8006fe8:	08007025 	.word	0x08007025
 8006fec:	08006b7d 	.word	0x08006b7d
 8006ff0:	080069a5 	.word	0x080069a5
 8006ff4:	08007045 	.word	0x08007045

08006ff8 <R3_1_WriteTIMRegisters>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006ff8:	6f83      	ldr	r3, [r0, #120]	; 0x78
  LL_TIM_OC_SetCompareCH2 (TIMx,pHandle->_Super.CntPhB);
 8006ffa:	8e82      	ldrh	r2, [r0, #52]	; 0x34
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006ffc:	685b      	ldr	r3, [r3, #4]
  LL_TIM_OC_SetCompareCH3 (TIMx,pHandle->_Super.CntPhC);
 8006ffe:	8ec1      	ldrh	r1, [r0, #54]	; 0x36
{
 8007000:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->_Super.CntPhA);
 8007002:	8e44      	ldrh	r4, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007004:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007006:	639a      	str	r2, [r3, #56]	; 0x38
  if ( pHandle->_Super.SWerror == 1u )
 8007008:	8f02      	ldrh	r2, [r0, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800700a:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 800700c:	6a1b      	ldr	r3, [r3, #32]
}
 800700e:	f85d 4b04 	ldr.w	r4, [sp], #4
  if ( pHandle->_Super.SWerror == 1u )
 8007012:	2a01      	cmp	r2, #1
    hAux = MC_FOC_DURATION;
 8007014:	bf12      	itee	ne
 8007016:	f3c3 3200 	ubfxne	r2, r3, #12, #1
    pHandle->_Super.SWerror = 0u;
 800701a:	2300      	moveq	r3, #0
 800701c:	8703      	strheq	r3, [r0, #56]	; 0x38
}
 800701e:	4610      	mov	r0, r2
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop

08007024 <R3_1_SetADCSampPointCalibration>:
{
 8007024:	b510      	push	{r4, lr}
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8007026:	f8b0 1070 	ldrh.w	r1, [r0, #112]	; 0x70
  pHandle->_Super.Sector = pHandle->CalibSector;
 800702a:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 800702e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007032:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8007036:	3901      	subs	r1, #1
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007038:	66c4      	str	r4, [r0, #108]	; 0x6c
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 800703a:	b289      	uxth	r1, r1
 800703c:	f7ff ffdc 	bl	8006ff8 <R3_1_WriteTIMRegisters>
}
 8007040:	bd10      	pop	{r4, pc}
 8007042:	bf00      	nop

08007044 <R3_1_SetADCSampPointSectX>:
{
 8007044:	b510      	push	{r4, lr}
  register uint16_t lowDuty = pHdl->lowDuty;
 8007046:	8f81      	ldrh	r1, [r0, #60]	; 0x3c
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 8007048:	f8b0 e070 	ldrh.w	lr, [r0, #112]	; 0x70
 800704c:	6f84      	ldr	r4, [r0, #120]	; 0x78
 800704e:	ebae 0201 	sub.w	r2, lr, r1
 8007052:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8007056:	b292      	uxth	r2, r2
 8007058:	429a      	cmp	r2, r3
 800705a:	d908      	bls.n	800706e <R3_1_SetADCSampPointSectX+0x2a>
    pHandle->_Super.Sector = SECTOR_5;
 800705c:	2304      	movs	r3, #4
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 800705e:	f10e 31ff 	add.w	r1, lr, #4294967295
    pHandle->_Super.Sector = SECTOR_5;
 8007062:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 8007066:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8007068:	f7ff ffc6 	bl	8006ff8 <R3_1_WriteTIMRegisters>
}
 800706c:	bd10      	pop	{r4, pc}
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 800706e:	f8b0 c03e 	ldrh.w	ip, [r0, #62]	; 0x3e
 8007072:	eba1 0c0c 	sub.w	ip, r1, ip
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 8007076:	fa1f fc8c 	uxth.w	ip, ip
 800707a:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 800707e:	d906      	bls.n	800708e <R3_1_SetADCSampPointSectX+0x4a>
      hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 8007080:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8007084:	1ac9      	subs	r1, r1, r3
 8007086:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8007088:	f7ff ffb6 	bl	8006ff8 <R3_1_WriteTIMRegisters>
}
 800708c:	bd10      	pop	{r4, pc}
      hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 800708e:	440b      	add	r3, r1
 8007090:	b299      	uxth	r1, r3
      if ( hCntSmp >= pHandle->Half_PWMPeriod )
 8007092:	458e      	cmp	lr, r1
 8007094:	d8e8      	bhi.n	8007068 <R3_1_SetADCSampPointSectX+0x24>
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 8007096:	43c9      	mvns	r1, r1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8007098:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 800709c:	eb01 014e 	add.w	r1, r1, lr, lsl #1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 80070a0:	66c3      	str	r3, [r0, #108]	; 0x6c
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80070a2:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 80070a4:	f7ff ffa8 	bl	8006ff8 <R3_1_WriteTIMRegisters>
}
 80070a8:	bd10      	pop	{r4, pc}
 80070aa:	bf00      	nop

080070ac <R3_1_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80070ac:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 80070ae:	b430      	push	{r4, r5}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80070b0:	e9d1 2400 	ldrd	r2, r4, [r1]
{
 80070b4:	4603      	mov	r3, r0
  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
 80070b6:	6890      	ldr	r0, [r2, #8]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80070b8:	6edd      	ldr	r5, [r3, #108]	; 0x6c
  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
 80070ba:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 80070be:	6090      	str	r0, [r2, #8]
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 80070c0:	f893 003a 	ldrb.w	r0, [r3, #58]	; 0x3a
 80070c4:	3008      	adds	r0, #8
 80070c6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80070ca:	6391      	str	r1, [r2, #56]	; 0x38
  SET_BIT(TIMx->CCER, Channels);
 80070cc:	6a20      	ldr	r0, [r4, #32]
 80070ce:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 80070d2:	6220      	str	r0, [r4, #32]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80070d4:	6891      	ldr	r1, [r2, #8]
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 80070d6:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
 80070da:	4329      	orrs	r1, r5
 80070dc:	6091      	str	r1, [r2, #8]
}
 80070de:	f103 0046 	add.w	r0, r3, #70	; 0x46
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 80070e2:	66dc      	str	r4, [r3, #108]	; 0x6c
}
 80070e4:	bc30      	pop	{r4, r5}
 80070e6:	4770      	bx	lr

080070e8 <R3_1_BRK_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 80070e8:	f890 3076 	ldrb.w	r3, [r0, #118]	; 0x76
 80070ec:	b923      	cbnz	r3, 80070f8 <R3_1_BRK_IRQHandler+0x10>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80070ee:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80070f0:	f893 206e 	ldrb.w	r2, [r3, #110]	; 0x6e
 80070f4:	2a02      	cmp	r2, #2
 80070f6:	d004      	beq.n	8007102 <R3_1_BRK_IRQHandler+0x1a>
  pHandle->OverCurrentFlag = true;
 80070f8:	2301      	movs	r3, #1
 80070fa:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
}
 80070fe:	3046      	adds	r0, #70	; 0x46
 8007100:	4770      	bx	lr
{
 8007102:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8007104:	e9d3 4105 	ldrd	r4, r1, [r3, #20]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007108:	689d      	ldr	r5, [r3, #8]
 800710a:	69da      	ldr	r2, [r3, #28]
 800710c:	0424      	lsls	r4, r4, #16
 800710e:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007110:	e9d3 5403 	ldrd	r5, r4, [r3, #12]
 8007114:	0409      	lsls	r1, r1, #16
 8007116:	0412      	lsls	r2, r2, #16
  pHandle->OverCurrentFlag = true;
 8007118:	2301      	movs	r3, #1
 800711a:	61a9      	str	r1, [r5, #24]
}
 800711c:	3046      	adds	r0, #70	; 0x46
 800711e:	61a2      	str	r2, [r4, #24]
  pHandle->OverCurrentFlag = true;
 8007120:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
}
 8007124:	bc30      	pop	{r4, r5}
 8007126:	4770      	bx	lr

08007128 <R3_1_IsOverCurrentOccurred>:
  if (pHandle->OverCurrentFlag == true )
 8007128:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800712c:	b90b      	cbnz	r3, 8007132 <R3_1_IsOverCurrentOccurred+0xa>
  uint16_t retVal = MC_NO_FAULTS;
 800712e:	4618      	mov	r0, r3
}
 8007130:	4770      	bx	lr
    pHandle->OverCurrentFlag = false;
 8007132:	2300      	movs	r3, #0
 8007134:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    retVal |= MC_BREAK_IN;
 8007138:	2040      	movs	r0, #64	; 0x40
 800713a:	4770      	bx	lr

0800713c <R3_1_RLDetectionModeEnable>:
  if (pHandle->_Super.RLDetectionMode == false)
 800713c:	f890 1047 	ldrb.w	r1, [r0, #71]	; 0x47
{
 8007140:	b430      	push	{r4, r5}
  if (pHandle->_Super.RLDetectionMode == false)
 8007142:	2900      	cmp	r1, #0
 8007144:	d134      	bne.n	80071b0 <R3_1_RLDetectionModeEnable+0x74>
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007146:	6f85      	ldr	r5, [r0, #120]	; 0x78
 8007148:	686b      	ldr	r3, [r5, #4]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800714a:	699a      	ldr	r2, [r3, #24]
 800714c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007150:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007154:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007156:	6a1a      	ldr	r2, [r3, #32]
 8007158:	f042 0201 	orr.w	r2, r2, #1
 800715c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800715e:	6a1a      	ldr	r2, [r3, #32]
 8007160:	f022 0204 	bic.w	r2, r2, #4
 8007164:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007166:	6359      	str	r1, [r3, #52]	; 0x34
    if ((pHandle->pParams_str->LowSideOutputs)== LS_PWM_TIMER)
 8007168:	f895 206e 	ldrb.w	r2, [r5, #110]	; 0x6e
 800716c:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800716e:	f103 0418 	add.w	r4, r3, #24
 8007172:	d02a      	beq.n	80071ca <R3_1_RLDetectionModeEnable+0x8e>
    else if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8007174:	2a02      	cmp	r2, #2
 8007176:	d10d      	bne.n	8007194 <R3_1_RLDetectionModeEnable+0x58>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007178:	699a      	ldr	r2, [r3, #24]
 800717a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800717e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007182:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007184:	6a1a      	ldr	r2, [r3, #32]
 8007186:	f042 0210 	orr.w	r2, r2, #16
 800718a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800718c:	6a1a      	ldr	r2, [r3, #32]
 800718e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007192:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007194:	6862      	ldr	r2, [r4, #4]
 8007196:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800719a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 800719e:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 80071a0:	6a1a      	ldr	r2, [r3, #32]
 80071a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071a6:	621a      	str	r2, [r3, #32]
 80071a8:	6a1a      	ldr	r2, [r3, #32]
 80071aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ae:	621a      	str	r2, [r3, #32]
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 80071b0:	4b0d      	ldr	r3, [pc, #52]	; (80071e8 <R3_1_RLDetectionModeEnable+0xac>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_1_RLSwitchOnPWM;
 80071b2:	490e      	ldr	r1, [pc, #56]	; (80071ec <R3_1_RLDetectionModeEnable+0xb0>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 80071b4:	4a0e      	ldr	r2, [pc, #56]	; (80071f0 <R3_1_RLDetectionModeEnable+0xb4>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 80071b6:	4c0f      	ldr	r4, [pc, #60]	; (80071f4 <R3_1_RLDetectionModeEnable+0xb8>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 80071b8:	6143      	str	r3, [r0, #20]
  pHandle->_Super.RLDetectionMode = true;
 80071ba:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 80071bc:	6044      	str	r4, [r0, #4]
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 80071be:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 80071c2:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 80071c4:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 80071c8:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 80071d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071d4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 80071d6:	6a1a      	ldr	r2, [r3, #32]
 80071d8:	f022 0210 	bic.w	r2, r2, #16
 80071dc:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 80071de:	6a1a      	ldr	r2, [r3, #32]
 80071e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071e4:	621a      	str	r2, [r3, #32]
}
 80071e6:	e7d5      	b.n	8007194 <R3_1_RLDetectionModeEnable+0x58>
 80071e8:	08006d69 	.word	0x08006d69
 80071ec:	08006db1 	.word	0x08006db1
 80071f0:	08006ca5 	.word	0x08006ca5
 80071f4:	08006d15 	.word	0x08006d15

080071f8 <R3_1_RLDetectionModeDisable>:
  if (pHandle->_Super.RLDetectionMode == true)
 80071f8:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d048      	beq.n	8007292 <R3_1_RLDetectionModeDisable+0x9a>
{
 8007200:	b410      	push	{r4}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007202:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8007204:	684b      	ldr	r3, [r1, #4]
    while ((TIMx->CR1 & DIR_MASK) == 0u)
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	06d4      	lsls	r4, r2, #27
 800720a:	d5fc      	bpl.n	8007206 <R3_1_RLDetectionModeDisable+0xe>
    while ((TIMx->CR1 & DIR_MASK) == DIR_MASK)
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	06d2      	lsls	r2, r2, #27
 8007210:	d4fc      	bmi.n	800720c <R3_1_RLDetectionModeDisable+0x14>
    TIMx->RCR = pHandle->pParams_str->RepetitionCounter;
 8007212:	f891 206d 	ldrb.w	r2, [r1, #109]	; 0x6d
 8007216:	631a      	str	r2, [r3, #48]	; 0x30
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007218:	699a      	ldr	r2, [r3, #24]
 800721a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800721e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007222:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007224:	6a1a      	ldr	r2, [r3, #32]
 8007226:	f042 0201 	orr.w	r2, r2, #1
 800722a:	621a      	str	r2, [r3, #32]
    if ((pHandle->pParams_str-> LowSideOutputs)== LS_PWM_TIMER)
 800722c:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 8007230:	2a01      	cmp	r2, #1
 8007232:	d02f      	beq.n	8007294 <R3_1_RLDetectionModeDisable+0x9c>
    else if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8007234:	2a02      	cmp	r2, #2
 8007236:	d053      	beq.n	80072e0 <R3_1_RLDetectionModeDisable+0xe8>
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 8007238:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 800723c:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800723e:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007240:	699c      	ldr	r4, [r3, #24]
 8007242:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8007246:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 800724a:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800724c:	6a1c      	ldr	r4, [r3, #32]
 800724e:	f044 0410 	orr.w	r4, r4, #16
 8007252:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007254:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007256:	69dc      	ldr	r4, [r3, #28]
 8007258:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 800725c:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8007260:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8007262:	6a1c      	ldr	r4, [r3, #32]
 8007264:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8007268:	621c      	str	r4, [r3, #32]
    LL_ADC_INJ_SetSequencerDiscont(pHandle->pParams_str->ADCx,
 800726a:	6809      	ldr	r1, [r1, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800726c:	63da      	str	r2, [r3, #60]	; 0x3c
  MODIFY_REG(ADCx->CR1, ADC_CR1_JDISCEN, SeqDiscont);
 800726e:	684b      	ldr	r3, [r1, #4]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8007270:	4a2e      	ldr	r2, [pc, #184]	; (800732c <R3_1_RLDetectionModeDisable+0x134>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8007272:	4c2f      	ldr	r4, [pc, #188]	; (8007330 <R3_1_RLDetectionModeDisable+0x138>)
 8007274:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007278:	604b      	str	r3, [r1, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_1_SwitchOnPWM;
 800727a:	492e      	ldr	r1, [pc, #184]	; (8007334 <R3_1_RLDetectionModeDisable+0x13c>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 800727c:	6042      	str	r2, [r0, #4]
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 800727e:	4a2e      	ldr	r2, [pc, #184]	; (8007338 <R3_1_RLDetectionModeDisable+0x140>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8007280:	6144      	str	r4, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8007282:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8007284:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8007288:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800728c:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 8007290:	4770      	bx	lr
 8007292:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8007294:	6a1c      	ldr	r4, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 8007296:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 800729a:	f044 0404 	orr.w	r4, r4, #4
 800729e:	0852      	lsrs	r2, r2, #1
 80072a0:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80072a2:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80072a4:	699c      	ldr	r4, [r3, #24]
 80072a6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 80072aa:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 80072ae:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80072b0:	6a1c      	ldr	r4, [r3, #32]
 80072b2:	f044 0410 	orr.w	r4, r4, #16
 80072b6:	621c      	str	r4, [r3, #32]
 80072b8:	6a1c      	ldr	r4, [r3, #32]
 80072ba:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80072be:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80072c0:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80072c2:	69dc      	ldr	r4, [r3, #28]
 80072c4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 80072c8:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 80072cc:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80072ce:	6a1c      	ldr	r4, [r3, #32]
 80072d0:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80072d4:	621c      	str	r4, [r3, #32]
 80072d6:	6a1c      	ldr	r4, [r3, #32]
 80072d8:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 80072dc:	621c      	str	r4, [r3, #32]
}
 80072de:	e7c4      	b.n	800726a <R3_1_RLDetectionModeDisable+0x72>
  CLEAR_BIT(TIMx->CCER, Channels);
 80072e0:	6a1c      	ldr	r4, [r3, #32]
 80072e2:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 80072e6:	f024 0404 	bic.w	r4, r4, #4
 80072ea:	0852      	lsrs	r2, r2, #1
 80072ec:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80072ee:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80072f0:	699c      	ldr	r4, [r3, #24]
 80072f2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 80072f6:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 80072fa:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80072fc:	6a1c      	ldr	r4, [r3, #32]
 80072fe:	f044 0410 	orr.w	r4, r4, #16
 8007302:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007304:	6a1c      	ldr	r4, [r3, #32]
 8007306:	f024 0440 	bic.w	r4, r4, #64	; 0x40
 800730a:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800730c:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800730e:	69dc      	ldr	r4, [r3, #28]
 8007310:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8007314:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8007318:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800731a:	6a1c      	ldr	r4, [r3, #32]
 800731c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8007320:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007322:	6a1c      	ldr	r4, [r3, #32]
 8007324:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8007328:	621c      	str	r4, [r3, #32]
}
 800732a:	e79e      	b.n	800726a <R3_1_RLDetectionModeDisable+0x72>
 800732c:	080069a5 	.word	0x080069a5
 8007330:	08006bbd 	.word	0x08006bbd
 8007334:	08006c11 	.word	0x08006c11
 8007338:	08006ca5 	.word	0x08006ca5

0800733c <R3_1_RLDetectionModeSetDuty>:
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 800733c:	f8b0 3070 	ldrh.w	r3, [r0, #112]	; 0x70
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007340:	6f82      	ldr	r2, [r0, #120]	; 0x78
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8007342:	fb03 f101 	mul.w	r1, r3, r1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007346:	6852      	ldr	r2, [r2, #4]
  if (pHandle->_Super.SWerror == 1u)
 8007348:	8f03      	ldrh	r3, [r0, #56]	; 0x38
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 800734a:	0c09      	lsrs	r1, r1, #16
  pHandle->_Super.Sector = SECTOR_4;
 800734c:	f04f 0c03 	mov.w	ip, #3
 8007350:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 8007354:	8641      	strh	r1, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007356:	6351      	str	r1, [r2, #52]	; 0x34
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8007358:	6a12      	ldr	r2, [r2, #32]
  if (pHandle->_Super.SWerror == 1u)
 800735a:	2b01      	cmp	r3, #1
    hAux = MC_FOC_DURATION;
 800735c:	bf12      	itee	ne
 800735e:	f3c2 3300 	ubfxne	r3, r2, #12, #1
    pHandle->_Super.SWerror = 0u;
 8007362:	2200      	moveq	r2, #0
 8007364:	8702      	strheq	r2, [r0, #56]	; 0x38
}
 8007366:	4618      	mov	r0, r3
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop

0800736c <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 800736c:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8007370:	8b82      	ldrh	r2, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007372:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8007374:	4494      	add	ip, r2
{
 8007376:	b410      	push	{r4}
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8007378:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 800737c:	b14b      	cbz	r3, 8007392 <RVBS_Clear+0x26>
  {
    pHandle->aBuffer[index] = aux;
 800737e:	6a04      	ldr	r4, [r0, #32]
 8007380:	2300      	movs	r3, #0
 8007382:	b29a      	uxth	r2, r3
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007384:	3301      	adds	r3, #1
    pHandle->aBuffer[index] = aux;
 8007386:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 800738a:	8b01      	ldrh	r1, [r0, #24]
 800738c:	b29a      	uxth	r2, r3
 800738e:	4291      	cmp	r1, r2
 8007390:	d8f7      	bhi.n	8007382 <RVBS_Clear+0x16>
  }
  pHandle->_Super.LatestConv = aux;
 8007392:	2300      	movs	r3, #0
 8007394:	f36c 030f 	bfi	r3, ip, #0, #16
 8007398:	f36c 431f 	bfi	r3, ip, #16, #16
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 800739c:	2200      	movs	r2, #0
}
 800739e:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.LatestConv = aux;
 80073a2:	6043      	str	r3, [r0, #4]
  pHandle->index = 0;
 80073a4:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop

080073ac <RVBS_Init>:
{
 80073ac:	b510      	push	{r4, lr}
 80073ae:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 80073b0:	300c      	adds	r0, #12
 80073b2:	f7fa fdc7 	bl	8001f44 <RCM_RegisterRegConv>
 80073b6:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 80073ba:	4620      	mov	r0, r4
 80073bc:	f7ff ffd6 	bl	800736c <RVBS_Clear>
}
 80073c0:	bd10      	pop	{r4, pc}
 80073c2:	bf00      	nop

080073c4 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 80073c4:	88c3      	ldrh	r3, [r0, #6]
 80073c6:	8b42      	ldrh	r2, [r0, #26]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d305      	bcc.n	80073d8 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 80073cc:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 80073ce:	4298      	cmp	r0, r3
 80073d0:	bf8c      	ite	hi
 80073d2:	2004      	movhi	r0, #4
 80073d4:	2000      	movls	r0, #0
 80073d6:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 80073d8:	2002      	movs	r0, #2
  }
  return fault;
}
 80073da:	4770      	bx	lr

080073dc <RVBS_CalcAvVbus>:
{
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80073e0:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 80073e4:	f7fa fe8a 	bl	80020fc <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 80073e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80073ec:	4298      	cmp	r0, r3
 80073ee:	d01b      	beq.n	8007428 <RVBS_CalcAvVbus+0x4c>
    pHandle->aBuffer[pHandle->index] = hAux;
 80073f0:	6a26      	ldr	r6, [r4, #32]
 80073f2:	f894 e025 	ldrb.w	lr, [r4, #37]	; 0x25
 80073f6:	f826 001e 	strh.w	r0, [r6, lr, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80073fa:	8b25      	ldrh	r5, [r4, #24]
 80073fc:	b1cd      	cbz	r5, 8007432 <RVBS_CalcAvVbus+0x56>
 80073fe:	2300      	movs	r3, #0
    wtemp = 0;
 8007400:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8007402:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8007406:	3301      	adds	r3, #1
 8007408:	b2d9      	uxtb	r1, r3
 800740a:	42a9      	cmp	r1, r5
      wtemp += pHandle->aBuffer[i];
 800740c:	4462      	add	r2, ip
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 800740e:	460b      	mov	r3, r1
 8007410:	d3f7      	bcc.n	8007402 <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8007412:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8007416:	1e6b      	subs	r3, r5, #1
 8007418:	459e      	cmp	lr, r3
    pHandle->_Super.LatestConv = hAux;
 800741a:	80a0      	strh	r0, [r4, #4]
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 800741c:	80e2      	strh	r2, [r4, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 800741e:	da0a      	bge.n	8007436 <RVBS_CalcAvVbus+0x5a>
      pHandle->index++;
 8007420:	f10e 0e01 	add.w	lr, lr, #1
 8007424:	f884 e025 	strb.w	lr, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8007428:	4620      	mov	r0, r4
 800742a:	f7ff ffcb 	bl	80073c4 <RVBS_CheckFaultState>
 800742e:	8120      	strh	r0, [r4, #8]
}
 8007430:	bd70      	pop	{r4, r5, r6, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8007432:	80e5      	strh	r5, [r4, #6]
    pHandle->_Super.LatestConv = hAux;
 8007434:	80a0      	strh	r0, [r4, #4]
      pHandle->index = 0;
 8007436:	2300      	movs	r3, #0
 8007438:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 800743c:	4620      	mov	r0, r4
 800743e:	f7ff ffc1 	bl	80073c4 <RVBS_CheckFaultState>
 8007442:	8120      	strh	r0, [r4, #8]
}
 8007444:	bd70      	pop	{r4, r5, r6, pc}
 8007446:	bf00      	nop

08007448 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8007448:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 800744a:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 800744c:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8007450:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8007454:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8007456:	4770      	bx	lr

08007458 <RUC_SetPhaseDurationms>:
  *         This parameter must be set in millisecond.
  *  @retval none
  */
__weak void RUC_SetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, uint16_t hDurationms )
{
  pHandle->ParamsData[bPhase].hDurationms = hDurationms;
 8007458:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800745c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007460:	818a      	strh	r2, [r1, #12]
}
 8007462:	4770      	bx	lr

08007464 <RUC_SetPhaseFinalMecSpeedUnit>:
  *  @retval none
  */
__weak void RUC_SetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase,
                                    int16_t hFinalMecSpeedUnit )
{
  pHandle->ParamsData[bPhase].hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8007464:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007468:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800746c:	81ca      	strh	r2, [r1, #14]
}
 800746e:	4770      	bx	lr

08007470 <RUC_SetPhaseFinalTorque>:
  * @param  hFinalTorque: new targetted motor torque.
  *  @retval none
  */
__weak void RUC_SetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, int16_t hFinalTorque )
{
  pHandle->ParamsData[bPhase].hFinalTorque = hFinalTorque;
 8007470:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007474:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007478:	820a      	strh	r2, [r1, #16]
}
 800747a:	4770      	bx	lr

0800747c <RUC_GetPhaseDurationms>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns duration used in selected phase.
  */
__weak uint16_t RUC_GetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( uint16_t )pHandle->ParamsData[bPhase].hDurationms );
 800747c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007480:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007484:	8988      	ldrh	r0, [r1, #12]
 8007486:	4770      	bx	lr

08007488 <RUC_GetPhaseFinalMecSpeedUnit>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted rotor speed set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalMecSpeedUnit );
 8007488:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800748c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007490:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop

08007498 <RUC_GetPhaseFinalTorque>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted motor torque set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalTorque );
 8007498:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800749c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 80074a0:	f9b1 0010 	ldrsh.w	r0, [r1, #16]
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop

080074a8 <RUC_GetNumberOfPhases>:
  *  @retval Returns number of phases relative to the programmed revup.
  */
__weak uint8_t RUC_GetNumberOfPhases( RevUpCtrl_Handle_t * pHandle )
{
  return ( ( uint8_t )pHandle->bPhaseNbr );
}
 80074a8:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop

080074b0 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 80074b0:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop

080074b8 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 80074b8:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop

080074c0 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 80074c0:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop

080074c8 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 80074c8:	f9b1 3000 	ldrsh.w	r3, [r1]
  else
  {
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
  }

  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80074cc:	8a81      	ldrh	r1, [r0, #20]
{
 80074ce:	b500      	push	{lr}
  if ( *pMecSpeedUnit < 0 )
 80074d0:	2b00      	cmp	r3, #0
    hAux = -( *pMecSpeedUnit );
 80074d2:	bfb8      	it	lt
 80074d4:	425b      	neglt	r3, r3
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80074d6:	f8b0 e016 	ldrh.w	lr, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80074da:	f890 c003 	ldrb.w	ip, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80074de:	7802      	ldrb	r2, [r0, #0]
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
 80074e0:	b29b      	uxth	r3, r3
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 80074e2:	459e      	cmp	lr, r3
 80074e4:	d819      	bhi.n	800751a <SPD_IsMecSpeedReliable+0x52>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 80074e6:	4299      	cmp	r1, r3
 80074e8:	bf2c      	ite	cs
 80074ea:	2300      	movcs	r3, #0
 80074ec:	2301      	movcc	r3, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 80074ee:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80074f2:	f8b0 e018 	ldrh.w	lr, [r0, #24]
  if ( pHandle->hMecAccelUnitP < 0 )
 80074f6:	2900      	cmp	r1, #0
    hAux = -( pHandle->hMecAccelUnitP );
 80074f8:	bfb8      	it	lt
 80074fa:	4249      	neglt	r1, r1
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
 80074fc:	b289      	uxth	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80074fe:	458e      	cmp	lr, r1
 8007500:	d300      	bcc.n	8007504 <SPD_IsMecSpeedReliable+0x3c>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8007502:	b163      	cbz	r3, 800751e <SPD_IsMecSpeedReliable+0x56>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8007504:	4594      	cmp	ip, r2
 8007506:	d901      	bls.n	800750c <SPD_IsMecSpeedReliable+0x44>
    {
      bSpeedErrorNumber++;
 8007508:	3201      	adds	r2, #1
 800750a:	b2d2      	uxtb	r2, r2
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800750c:	7002      	strb	r2, [r0, #0]

  return ( SpeedSensorReliability );
}
 800750e:	ebb2 000c 	subs.w	r0, r2, ip
 8007512:	bf18      	it	ne
 8007514:	2001      	movne	r0, #1
 8007516:	f85d fb04 	ldr.w	pc, [sp], #4
    SpeedError = true;
 800751a:	2301      	movs	r3, #1
 800751c:	e7e7      	b.n	80074ee <SPD_IsMecSpeedReliable+0x26>
      bSpeedErrorNumber = 0u;
 800751e:	4594      	cmp	ip, r2
 8007520:	bf88      	it	hi
 8007522:	2200      	movhi	r2, #0
  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8007524:	7002      	strb	r2, [r0, #0]
}
 8007526:	ebb2 000c 	subs.w	r0, r2, ip
 800752a:	bf18      	it	ne
 800752c:	2001      	movne	r0, #1
 800752e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007532:	bf00      	nop

08007534 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 8007534:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8007538:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 800753c:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8007540:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 8007544:	b200      	sxth	r0, r0
 8007546:	4770      	bx	lr

08007548 <STC_Init>:
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8007548:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
  pHandle->PISpeed = pPI;
 800754c:	6101      	str	r1, [r0, #16]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800754e:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
  pHandle->SPD = SPD_Handle;
 8007552:	6142      	str	r2, [r0, #20]
{
 8007554:	b410      	push	{r4}
  pHandle->Mode = pHandle->ModeDefault;
 8007556:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 800755a:	7004      	strb	r4, [r0, #0]
  pHandle->TargetFinal = 0;
 800755c:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 800755e:	ea4f 440c 	mov.w	r4, ip, lsl #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8007562:	0409      	lsls	r1, r1, #16
 8007564:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->TargetFinal = 0;
 8007568:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 800756a:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->RampRemainingStep = 0u;
 800756e:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8007570:	6183      	str	r3, [r0, #24]
}
 8007572:	4770      	bx	lr

08007574 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8007574:	6940      	ldr	r0, [r0, #20]
 8007576:	4770      	bx	lr

08007578 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8007578:	7803      	ldrb	r3, [r0, #0]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d000      	beq.n	8007580 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 800757e:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8007580:	6900      	ldr	r0, [r0, #16]
 8007582:	2100      	movs	r1, #0
 8007584:	f7fe bfc6 	b.w	8006514 <PID_SetIntegralTerm>

08007588 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8007588:	6840      	ldr	r0, [r0, #4]
 800758a:	2800      	cmp	r0, #0
 800758c:	bfbc      	itt	lt
 800758e:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8007592:	30ff      	addlt	r0, #255	; 0xff
}
 8007594:	1400      	asrs	r0, r0, #16
 8007596:	4770      	bx	lr

08007598 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8007598:	6880      	ldr	r0, [r0, #8]
 800759a:	2800      	cmp	r0, #0
 800759c:	bfbc      	itt	lt
 800759e:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 80075a2:	30ff      	addlt	r0, #255	; 0xff
}
 80075a4:	1400      	asrs	r0, r0, #16
 80075a6:	4770      	bx	lr

080075a8 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 80075a8:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 80075aa:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 80075ac:	60c3      	str	r3, [r0, #12]
}
 80075ae:	4770      	bx	lr

080075b0 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 80075b0:	b570      	push	{r4, r5, r6, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 80075b2:	7803      	ldrb	r3, [r0, #0]
{
 80075b4:	4604      	mov	r4, r0
 80075b6:	460d      	mov	r5, r1
 80075b8:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 80075ba:	b323      	cbz	r3, 8007606 <STC_ExecRamp+0x56>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 80075bc:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80075be:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 80075c0:	2800      	cmp	r0, #0
 80075c2:	bfbc      	itt	lt
 80075c4:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 80075c8:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80075ca:	4299      	cmp	r1, r3
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 80075cc:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 80075d0:	dd01      	ble.n	80075d6 <STC_ExecRamp+0x26>
      AllowedRange = false;
 80075d2:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 80075d4:	bd70      	pop	{r4, r5, r6, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 80075d6:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 80075da:	428b      	cmp	r3, r1
 80075dc:	dcf9      	bgt.n	80075d2 <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 80075de:	8c23      	ldrh	r3, [r4, #32]
 80075e0:	4299      	cmp	r1, r3
 80075e2:	da03      	bge.n	80075ec <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 80075e4:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 80075e8:	428b      	cmp	r3, r1
 80075ea:	dbf2      	blt.n	80075d2 <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 80075ec:	b9ae      	cbnz	r6, 800761a <STC_ExecRamp+0x6a>
      if ( pHandle->Mode == STC_SPEED_MODE )
 80075ee:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80075f0:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 80075f2:	2b01      	cmp	r3, #1
      pHandle->RampRemainingStep = 0u;
 80075f4:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80075f8:	bf0c      	ite	eq
 80075fa:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 80075fc:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 80075fe:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 8007600:	61a3      	str	r3, [r4, #24]
 8007602:	2001      	movs	r0, #1
}
 8007604:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8007606:	f7ff ffc7 	bl	8007598 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 800760a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800760c:	429d      	cmp	r5, r3
 800760e:	dce0      	bgt.n	80075d2 <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8007610:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8007614:	42ab      	cmp	r3, r5
 8007616:	dcdc      	bgt.n	80075d2 <STC_ExecRamp+0x22>
 8007618:	e7e8      	b.n	80075ec <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 800761a:	8ba3      	ldrh	r3, [r4, #28]
      pHandle->TargetFinal = hTargetFinal;
 800761c:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 800761e:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 8007622:	4e06      	ldr	r6, [pc, #24]	; (800763c <STC_ExecRamp+0x8c>)
 8007624:	fba6 2303 	umull	r2, r3, r6, r3
 8007628:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 800762a:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 800762c:	1a28      	subs	r0, r5, r0
 800762e:	0400      	lsls	r0, r0, #16
      pHandle->RampRemainingStep++;
 8007630:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 8007632:	fb90 f0f3 	sdiv	r0, r0, r3
      pHandle->IncDecAmount = wAux1;
 8007636:	61a0      	str	r0, [r4, #24]
 8007638:	2001      	movs	r0, #1
}
 800763a:	bd70      	pop	{r4, r5, r6, pc}
 800763c:	10624dd3 	.word	0x10624dd3

08007640 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8007640:	2300      	movs	r3, #0
 8007642:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8007644:	6183      	str	r3, [r0, #24]
}
 8007646:	4770      	bx	lr

08007648 <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 8007648:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 800764a:	e9d0 6101 	ldrd	r6, r1, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800764e:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8007650:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->TorqueRef;
 8007652:	2a00      	cmp	r2, #0
 8007654:	bf08      	it	eq
 8007656:	460e      	moveq	r6, r1
  if ( pHandle->RampRemainingStep > 1u )
 8007658:	2b01      	cmp	r3, #1
{
 800765a:	4604      	mov	r4, r0
  if ( pHandle->RampRemainingStep > 1u )
 800765c:	d90c      	bls.n	8007678 <STC_CalcTorqueReference+0x30>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 800765e:	6981      	ldr	r1, [r0, #24]
 8007660:	440e      	add	r6, r1

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8007662:	3b01      	subs	r3, #1
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8007664:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 8007666:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8007668:	4630      	mov	r0, r6
 800766a:	db09      	blt.n	8007680 <STC_CalcTorqueReference+0x38>
 800766c:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 800766e:	2a01      	cmp	r2, #1
 8007670:	d00a      	beq.n	8007688 <STC_CalcTorqueReference+0x40>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 8007672:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8007674:	b228      	sxth	r0, r5
  }

  return hTorqueReference;
}
 8007676:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8007678:	d012      	beq.n	80076a0 <STC_CalcTorqueReference+0x58>
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 800767a:	2e00      	cmp	r6, #0
 800767c:	4630      	mov	r0, r6
 800767e:	daf5      	bge.n	800766c <STC_CalcTorqueReference+0x24>
 8007680:	f506 407f 	add.w	r0, r6, #65280	; 0xff00
 8007684:	30ff      	adds	r0, #255	; 0xff
 8007686:	e7f1      	b.n	800766c <STC_CalcTorqueReference+0x24>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8007688:	6960      	ldr	r0, [r4, #20]
 800768a:	f7ff ff15 	bl	80074b8 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 800768e:	1a29      	subs	r1, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8007690:	b209      	sxth	r1, r1
 8007692:	6920      	ldr	r0, [r4, #16]
 8007694:	f7fe ff4a 	bl	800652c <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8007698:	0403      	lsls	r3, r0, #16
 800769a:	e9c4 6301 	strd	r6, r3, [r4, #4]
}
 800769e:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 80076a0:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 80076a4:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 80076a6:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 80076a8:	60c3      	str	r3, [r0, #12]
 80076aa:	e7e0      	b.n	800766e <STC_CalcTorqueReference+0x26>

080076ac <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 80076ac:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 80076b0:	4770      	bx	lr
 80076b2:	bf00      	nop

080076b4 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 80076b4:	8bc0      	ldrh	r0, [r0, #30]
 80076b6:	4770      	bx	lr

080076b8 <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 80076b8:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	; 0x24
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop

080076c0 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 80076c0:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 80076c4:	2200      	movs	r2, #0
 80076c6:	b299      	uxth	r1, r3
 80076c8:	f361 020f 	bfi	r2, r1, #0, #16
 80076cc:	0c1b      	lsrs	r3, r3, #16
 80076ce:	f363 421f 	bfi	r2, r3, #16, #16
{
 80076d2:	b082      	sub	sp, #8
}
 80076d4:	4610      	mov	r0, r2
 80076d6:	b002      	add	sp, #8
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop

080076dc <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 80076dc:	b510      	push	{r4, lr}
 80076de:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 80076e0:	6940      	ldr	r0, [r0, #20]
 80076e2:	f7ff fee9 	bl	80074b8 <SPD_GetAvrgMecSpeedUnit>
 80076e6:	0400      	lsls	r0, r0, #16
 80076e8:	6060      	str	r0, [r4, #4]
}
 80076ea:	bd10      	pop	{r4, pc}

080076ec <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 80076ec:	2300      	movs	r3, #0
 80076ee:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 80076f0:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop

080076f8 <STM_FaultProcessing>:
                             hResetErrors )
{
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80076f8:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80076fa:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80076fe:	430b      	orrs	r3, r1
 8007700:	ea23 0202 	bic.w	r2, r3, r2
  State_t LocalState =  pHandle->bState;
 8007704:	7803      	ldrb	r3, [r0, #0]
  pHandle->hFaultOccurred |= hSetErrors;
 8007706:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 800770a:	b292      	uxth	r2, r2

  if ( LocalState == FAULT_NOW )
 800770c:	2b0a      	cmp	r3, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 800770e:	8042      	strh	r2, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8007710:	8081      	strh	r1, [r0, #4]
  if ( LocalState == FAULT_NOW )
 8007712:	d006      	beq.n	8007722 <STM_FaultProcessing+0x2a>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8007714:	b90a      	cbnz	r2, 800771a <STM_FaultProcessing+0x22>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8007716:	4618      	mov	r0, r3
 8007718:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 800771a:	230a      	movs	r3, #10
 800771c:	7003      	strb	r3, [r0, #0]
}
 800771e:	4618      	mov	r0, r3
 8007720:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8007722:	2a00      	cmp	r2, #0
 8007724:	d1f7      	bne.n	8007716 <STM_FaultProcessing+0x1e>
      pHandle->bState = FAULT_OVER;
 8007726:	230b      	movs	r3, #11
 8007728:	7003      	strb	r3, [r0, #0]
}
 800772a:	4618      	mov	r0, r3
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop

08007730 <STM_NextState>:
{
 8007730:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 8007732:	7803      	ldrb	r3, [r0, #0]
 8007734:	2b14      	cmp	r3, #20
 8007736:	d810      	bhi.n	800775a <STM_NextState+0x2a>
 8007738:	e8df f003 	tbb	[pc, r3]
 800773c:	200d3457 	.word	0x200d3457
 8007740:	500d532a 	.word	0x500d532a
 8007744:	0f0f484d 	.word	0x0f0f484d
 8007748:	455e0b1b 	.word	0x455e0b1b
 800774c:	3b3f6342 	.word	0x3b3f6342
 8007750:	31          	.byte	0x31
 8007751:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8007752:	290e      	cmp	r1, #14
 8007754:	d00f      	beq.n	8007776 <STM_NextState+0x46>
      if ( bState == ANY_STOP )
 8007756:	2907      	cmp	r1, #7
 8007758:	d00d      	beq.n	8007776 <STM_NextState+0x46>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800775a:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800775e:	2b01      	cmp	r3, #1
 8007760:	d014      	beq.n	800778c <STM_NextState+0x5c>
 8007762:	2907      	cmp	r1, #7
 8007764:	d012      	beq.n	800778c <STM_NextState+0x5c>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8007766:	2200      	movs	r2, #0
 8007768:	2180      	movs	r1, #128	; 0x80
 800776a:	f7ff ffc5 	bl	80076f8 <STM_FaultProcessing>
 800776e:	2000      	movs	r0, #0
}
 8007770:	bd08      	pop	{r3, pc}
      if ( bState == IDLE )
 8007772:	2900      	cmp	r1, #0
 8007774:	d1f1      	bne.n	800775a <STM_NextState+0x2a>
    pHandle->bState = bNewState;
 8007776:	7001      	strb	r1, [r0, #0]
 8007778:	2001      	movs	r0, #1
}
 800777a:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 800777c:	2911      	cmp	r1, #17
 800777e:	d8f2      	bhi.n	8007766 <STM_NextState+0x36>
 8007780:	4b23      	ldr	r3, [pc, #140]	; (8007810 <STM_NextState+0xe0>)
 8007782:	40cb      	lsrs	r3, r1
 8007784:	07da      	lsls	r2, r3, #31
 8007786:	d4f6      	bmi.n	8007776 <STM_NextState+0x46>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8007788:	2903      	cmp	r1, #3
 800778a:	d1ec      	bne.n	8007766 <STM_NextState+0x36>
 800778c:	2000      	movs	r0, #0
}
 800778e:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8007790:	2913      	cmp	r1, #19
 8007792:	d0f0      	beq.n	8007776 <STM_NextState+0x46>
 8007794:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8007798:	2b05      	cmp	r3, #5
 800779a:	d1e0      	bne.n	800775e <STM_NextState+0x2e>
 800779c:	e7eb      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 800779e:	2912      	cmp	r1, #18
 80077a0:	d1d9      	bne.n	8007756 <STM_NextState+0x26>
 80077a2:	e7e8      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 80077a4:	2907      	cmp	r1, #7
 80077a6:	d0e6      	beq.n	8007776 <STM_NextState+0x46>
 80077a8:	f1a1 030d 	sub.w	r3, r1, #13
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d8d4      	bhi.n	800775a <STM_NextState+0x2a>
 80077b0:	e7e1      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 80077b2:	1f0b      	subs	r3, r1, #4
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d8ce      	bhi.n	8007756 <STM_NextState+0x26>
 80077b8:	e7dd      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 80077ba:	2904      	cmp	r1, #4
 80077bc:	d1cb      	bne.n	8007756 <STM_NextState+0x26>
 80077be:	e7da      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 80077c0:	2911      	cmp	r1, #17
 80077c2:	d1c8      	bne.n	8007756 <STM_NextState+0x26>
 80077c4:	e7d7      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 80077c6:	2902      	cmp	r1, #2
 80077c8:	d1c5      	bne.n	8007756 <STM_NextState+0x26>
 80077ca:	e7d4      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 80077cc:	2900      	cmp	r1, #0
 80077ce:	d0d2      	beq.n	8007776 <STM_NextState+0x46>
 80077d0:	290c      	cmp	r1, #12
 80077d2:	d1c2      	bne.n	800775a <STM_NextState+0x2a>
 80077d4:	e7cf      	b.n	8007776 <STM_NextState+0x46>
      if ( bState == STOP_IDLE )
 80077d6:	2909      	cmp	r1, #9
 80077d8:	d1bf      	bne.n	800775a <STM_NextState+0x2a>
 80077da:	e7cc      	b.n	8007776 <STM_NextState+0x46>
      if ( bState == STOP )
 80077dc:	2908      	cmp	r1, #8
 80077de:	d1bc      	bne.n	800775a <STM_NextState+0x2a>
 80077e0:	e7c9      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 80077e2:	1f8b      	subs	r3, r1, #6
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d8b8      	bhi.n	800775a <STM_NextState+0x2a>
 80077e8:	e7c5      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 80077ea:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d0c1      	beq.n	8007776 <STM_NextState+0x46>
           || ( bState == ICLWAIT ) )
 80077f2:	290c      	cmp	r1, #12
 80077f4:	d1b5      	bne.n	8007762 <STM_NextState+0x32>
 80077f6:	e7be      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 80077f8:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 80077fc:	2b07      	cmp	r3, #7
 80077fe:	d1ac      	bne.n	800775a <STM_NextState+0x2a>
 8007800:	e7b9      	b.n	8007776 <STM_NextState+0x46>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 8007802:	2914      	cmp	r1, #20
 8007804:	d8a9      	bhi.n	800775a <STM_NextState+0x2a>
 8007806:	4b03      	ldr	r3, [pc, #12]	; (8007814 <STM_NextState+0xe4>)
 8007808:	40cb      	lsrs	r3, r1
 800780a:	07db      	lsls	r3, r3, #31
 800780c:	d4b3      	bmi.n	8007776 <STM_NextState+0x46>
 800780e:	e7a4      	b.n	800775a <STM_NextState+0x2a>
 8007810:	00030092 	.word	0x00030092
 8007814:	00140080 	.word	0x00140080

08007818 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 8007818:	7800      	ldrb	r0, [r0, #0]
 800781a:	4770      	bx	lr

0800781c <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 800781c:	7803      	ldrb	r3, [r0, #0]
 800781e:	2b0b      	cmp	r3, #11
 8007820:	d001      	beq.n	8007826 <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 8007822:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 8007824:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 8007826:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8007828:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 800782a:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 800782c:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 800782e:	2001      	movs	r0, #1
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop

08007834 <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8007834:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8007836:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8007838:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop

08007840 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8007840:	f7fe b9a4 	b.w	8005b8c <FCP_Init>

08007844 <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 8007844:	f890 3097 	ldrb.w	r3, [r0, #151]	; 0x97
 8007848:	b16b      	cbz	r3, 8007866 <UFCP_TX_IRQ_Handler+0x22>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 800784a:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 800784e:	4602      	mov	r2, r0
 8007850:	b1a3      	cbz	r3, 800787c <UFCP_TX_IRQ_Handler+0x38>
 8007852:	2b01      	cmp	r3, #1
 8007854:	d108      	bne.n	8007868 <UFCP_TX_IRQ_Handler+0x24>
      case 0:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
        break;

      case 1:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 8007856:	7d41      	ldrb	r1, [r0, #21]
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8007858:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 800785c:	6041      	str	r1, [r0, #4]

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
    {
      pBaseHandle->TxFrameLevel++;
 800785e:	3301      	adds	r3, #1
 8007860:	f882 3098 	strb.w	r3, [r2, #152]	; 0x98
 8007864:	4770      	bx	lr
 8007866:	4770      	bx	lr
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8007868:	7d41      	ldrb	r1, [r0, #21]
 800786a:	3101      	adds	r1, #1
 800786c:	428b      	cmp	r3, r1
 800786e:	dc07      	bgt.n	8007880 <UFCP_TX_IRQ_Handler+0x3c>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 8007870:	18c1      	adds	r1, r0, r3
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8007872:	f8d0 0120 	ldr.w	r0, [r0, #288]	; 0x120
 8007876:	7d09      	ldrb	r1, [r1, #20]
 8007878:	6041      	str	r1, [r0, #4]
    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 800787a:	e7f0      	b.n	800785e <UFCP_TX_IRQ_Handler+0x1a>
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
 800787c:	7d01      	ldrb	r1, [r0, #20]
        break;
 800787e:	e7eb      	b.n	8007858 <UFCP_TX_IRQ_Handler+0x14>
{
 8007880:	b410      	push	{r4}
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8007882:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
 8007886:	f890 3096 	ldrb.w	r3, [r0, #150]	; 0x96
 800788a:	604b      	str	r3, [r1, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800788c:	310c      	adds	r1, #12
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788e:	e851 3f00 	ldrex	r3, [r1]
 8007892:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007896:	e841 3400 	strex	r4, r3, [r1]
 800789a:	2c00      	cmp	r4, #0
 800789c:	d1f7      	bne.n	800788e <UFCP_TX_IRQ_Handler+0x4a>
    }
    else
    {
      LL_USART_DisableIT_TXE(pHandle->USARTx);
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 800789e:	f882 4097 	strb.w	r4, [r2, #151]	; 0x97

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 80078a2:	e9d2 0300 	ldrd	r0, r3, [r2]
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 80078a6:	f85d 4b04 	ldr.w	r4, [sp], #4
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 80078aa:	4718      	bx	r3

080078ac <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 80078ac:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 80078b0:	b97b      	cbnz	r3, 80078d2 <UFCP_Receive+0x26>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80078b2:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f8a0 311c 	strh.w	r3, [r0, #284]	; 0x11c
 80078bc:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	e852 3f00 	ldrex	r3, [r2]
 80078c2:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	e842 3100 	strex	r1, r3, [r2]
 80078ca:	2900      	cmp	r1, #0
 80078cc:	d1f7      	bne.n	80078be <UFCP_Receive+0x12>

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 80078ce:	2002      	movs	r0, #2
 80078d0:	4770      	bx	lr
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 80078d2:	2001      	movs	r0, #1
  }

  return ret_val;
}
 80078d4:	4770      	bx	lr
 80078d6:	bf00      	nop

080078d8 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 80078d8:	b570      	push	{r4, r5, r6, lr}
 80078da:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 80078dc:	f890 0097 	ldrb.w	r0, [r0, #151]	; 0x97
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d148      	bne.n	8007976 <UFCP_Send+0x9e>
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;
    uint8_t *dest = pHandle->TxFrame.Buffer;

    pHandle->TxFrame.Code = code;
    pHandle->TxFrame.Size = size;
    while ( size-- ) *dest++ = *buffer++;
 80078e4:	1e58      	subs	r0, r3, #1
    uint8_t *dest = pHandle->TxFrame.Buffer;
 80078e6:	f104 0616 	add.w	r6, r4, #22
    pHandle->TxFrame.Code = code;
 80078ea:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 80078ec:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 80078ee:	b2c0      	uxtb	r0, r0
 80078f0:	b343      	cbz	r3, 8007944 <UFCP_Send+0x6c>
 80078f2:	1c51      	adds	r1, r2, #1
 80078f4:	1a75      	subs	r5, r6, r1
 80078f6:	2d02      	cmp	r5, #2
 80078f8:	d93f      	bls.n	800797a <UFCP_Send+0xa2>
 80078fa:	2807      	cmp	r0, #7
 80078fc:	d93d      	bls.n	800797a <UFCP_Send+0xa2>
 80078fe:	089d      	lsrs	r5, r3, #2
 8007900:	3d01      	subs	r5, #1
 8007902:	b2e9      	uxtb	r1, r5
 8007904:	1d15      	adds	r5, r2, #4
 8007906:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800790a:	46b4      	mov	ip, r6
 800790c:	4611      	mov	r1, r2
 800790e:	f851 eb04 	ldr.w	lr, [r1], #4
 8007912:	f84c eb04 	str.w	lr, [ip], #4
 8007916:	42a9      	cmp	r1, r5
 8007918:	d1f9      	bne.n	800790e <UFCP_Send+0x36>
 800791a:	f003 01fc 	and.w	r1, r3, #252	; 0xfc
 800791e:	1a40      	subs	r0, r0, r1
 8007920:	428b      	cmp	r3, r1
 8007922:	b2c0      	uxtb	r0, r0
 8007924:	eb02 0c01 	add.w	ip, r2, r1
 8007928:	eb06 0501 	add.w	r5, r6, r1
 800792c:	d00a      	beq.n	8007944 <UFCP_Send+0x6c>
 800792e:	5c53      	ldrb	r3, [r2, r1]
 8007930:	5473      	strb	r3, [r6, r1]
 8007932:	b138      	cbz	r0, 8007944 <UFCP_Send+0x6c>
 8007934:	f89c 3001 	ldrb.w	r3, [ip, #1]
 8007938:	706b      	strb	r3, [r5, #1]
 800793a:	2801      	cmp	r0, #1
 800793c:	d002      	beq.n	8007944 <UFCP_Send+0x6c>
 800793e:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8007942:	70ab      	strb	r3, [r5, #2]
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8007944:	f104 0014 	add.w	r0, r4, #20
 8007948:	f7fe f934 	bl	8005bb4 <FCP_CalcCRC>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800794c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8007950:	f884 0096 	strb.w	r0, [r4, #150]	; 0x96

    pHandle->TxFrameLevel = 0;
 8007954:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8007956:	2301      	movs	r3, #1
    pHandle->TxFrameLevel = 0;
 8007958:	f884 1098 	strb.w	r1, [r4, #152]	; 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 800795c:	f884 3097 	strb.w	r3, [r4, #151]	; 0x97
 8007960:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	e852 3f00 	ldrex	r3, [r2]
 8007966:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	e842 3100 	strex	r1, r3, [r2]
 800796e:	2900      	cmp	r1, #0
 8007970:	d1f7      	bne.n	8007962 <UFCP_Send+0x8a>
 8007972:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 8007974:	bd70      	pop	{r4, r5, r6, pc}
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8007976:	2001      	movs	r0, #1
}
 8007978:	bd70      	pop	{r4, r5, r6, pc}
 800797a:	f104 0015 	add.w	r0, r4, #21
 800797e:	4413      	add	r3, r2
 8007980:	e000      	b.n	8007984 <UFCP_Send+0xac>
 8007982:	3101      	adds	r1, #1
    while ( size-- ) *dest++ = *buffer++;
 8007984:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8007988:	f800 2f01 	strb.w	r2, [r0, #1]!
 800798c:	4299      	cmp	r1, r3
 800798e:	d1f8      	bne.n	8007982 <UFCP_Send+0xaa>
 8007990:	e7d8      	b.n	8007944 <UFCP_Send+0x6c>
 8007992:	bf00      	nop

08007994 <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 8007994:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8007998:	b90b      	cbnz	r3, 800799e <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 800799a:	4831      	ldr	r0, [pc, #196]	; (8007a60 <UFCP_RX_IRQ_Handler+0xcc>)
}
 800799c:	4770      	bx	lr
{
 800799e:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 80079a0:	f890 311d 	ldrb.w	r3, [r0, #285]	; 0x11d
{
 80079a4:	b083      	sub	sp, #12
 80079a6:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 80079a8:	fa5f fc81 	uxtb.w	ip, r1
    switch ( pBaseHandle->RxFrameLevel )
 80079ac:	b39b      	cbz	r3, 8007a16 <UFCP_RX_IRQ_Handler+0x82>
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d03b      	beq.n	8007a2a <UFCP_RX_IRQ_Handler+0x96>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 80079b2:	f890 209a 	ldrb.w	r2, [r0, #154]	; 0x9a
 80079b6:	3201      	adds	r2, #1
 80079b8:	4293      	cmp	r3, r2
 80079ba:	dc08      	bgt.n	80079ce <UFCP_RX_IRQ_Handler+0x3a>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 80079bc:	18c2      	adds	r2, r0, r3
          pBaseHandle->RxFrameLevel++;
 80079be:	3301      	adds	r3, #1
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 80079c0:	4827      	ldr	r0, [pc, #156]	; (8007a60 <UFCP_RX_IRQ_Handler+0xcc>)
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 80079c2:	f882 c099 	strb.w	ip, [r2, #153]	; 0x99
          pBaseHandle->RxFrameLevel++;
 80079c6:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 80079ca:	b003      	add	sp, #12
 80079cc:	bd30      	pop	{r4, r5, pc}
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80079ce:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 80079d2:	f880 c11b 	strb.w	ip, [r0, #283]	; 0x11b
          pBaseHandle->RxTimeoutCountdown = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	8243      	strh	r3, [r0, #18]
 80079da:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079dc:	e852 3f00 	ldrex	r3, [r2]
 80079e0:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e4:	e842 3100 	strex	r1, r3, [r2]
 80079e8:	2900      	cmp	r1, #0
 80079ea:	d1f7      	bne.n	80079dc <UFCP_RX_IRQ_Handler+0x48>
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80079ec:	f884 111c 	strb.w	r1, [r4, #284]	; 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 80079f0:	f104 0099 	add.w	r0, r4, #153	; 0x99
 80079f4:	f7fe f8de 	bl	8005bb4 <FCP_CalcCRC>
 80079f8:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 80079fc:	4283      	cmp	r3, r0
 80079fe:	d122      	bne.n	8007a46 <UFCP_RX_IRQ_Handler+0xb2>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8007a00:	6820      	ldr	r0, [r4, #0]
 8007a02:	68a5      	ldr	r5, [r4, #8]
 8007a04:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 8007a08:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
 8007a0c:	f104 029b 	add.w	r2, r4, #155	; 0x9b
 8007a10:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8007a12:	4814      	ldr	r0, [pc, #80]	; (8007a64 <UFCP_RX_IRQ_Handler+0xd0>)
 8007a14:	e7d9      	b.n	80079ca <UFCP_RX_IRQ_Handler+0x36>
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8007a16:	8a02      	ldrh	r2, [r0, #16]
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 8007a18:	4813      	ldr	r0, [pc, #76]	; (8007a68 <UFCP_RX_IRQ_Handler+0xd4>)
        pBaseHandle->RxFrame.Code = rx_byte;
 8007a1a:	f884 c099 	strb.w	ip, [r4, #153]	; 0x99
        pBaseHandle->RxFrameLevel++;
 8007a1e:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8007a20:	8262      	strh	r2, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 8007a22:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8007a26:	b003      	add	sp, #12
 8007a28:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8007a2a:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrame.Size = rx_byte;
 8007a2c:	f880 c09a 	strb.w	ip, [r0, #154]	; 0x9a
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 8007a30:	d404      	bmi.n	8007a3c <UFCP_RX_IRQ_Handler+0xa8>
        pBaseHandle->RxFrameLevel++;
 8007a32:	2302      	movs	r3, #2
 8007a34:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8007a38:	4809      	ldr	r0, [pc, #36]	; (8007a60 <UFCP_RX_IRQ_Handler+0xcc>)
 8007a3a:	e7c6      	b.n	80079ca <UFCP_RX_IRQ_Handler+0x36>
          pBaseHandle->RxFrameLevel =0 ;
 8007a3c:	2300      	movs	r3, #0
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8007a3e:	4808      	ldr	r0, [pc, #32]	; (8007a60 <UFCP_RX_IRQ_Handler+0xcc>)
          pBaseHandle->RxFrameLevel =0 ;
 8007a40:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
 8007a44:	e7c1      	b.n	80079ca <UFCP_RX_IRQ_Handler+0x36>
            error_code = FCP_MSG_RX_BAD_CRC;
 8007a46:	250a      	movs	r5, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f10d 0207 	add.w	r2, sp, #7
 8007a4e:	21ff      	movs	r1, #255	; 0xff
 8007a50:	4620      	mov	r0, r4
            error_code = FCP_MSG_RX_BAD_CRC;
 8007a52:	f88d 5007 	strb.w	r5, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8007a56:	f7ff ff3f 	bl	80078d8 <UFCP_Send>
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8007a5a:	4802      	ldr	r0, [pc, #8]	; (8007a64 <UFCP_RX_IRQ_Handler+0xd0>)
  return ret_val;
 8007a5c:	e7b5      	b.n	80079ca <UFCP_RX_IRQ_Handler+0x36>
 8007a5e:	bf00      	nop
 8007a60:	08008078 	.word	0x08008078
 8007a64:	0800807c 	.word	0x0800807c
 8007a68:	0800807a 	.word	0x0800807a

08007a6c <UFCP_OVR_IRQ_Handler>:
{
 8007a6c:	b500      	push	{lr}
 8007a6e:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 8007a70:	f04f 0c08 	mov.w	ip, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8007a74:	2301      	movs	r3, #1
 8007a76:	f10d 0207 	add.w	r2, sp, #7
 8007a7a:	21ff      	movs	r1, #255	; 0xff
  error_code = UFCP_MSG_OVERRUN;
 8007a7c:	f88d c007 	strb.w	ip, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8007a80:	f7ff ff2a 	bl	80078d8 <UFCP_Send>
}
 8007a84:	b003      	add	sp, #12
 8007a86:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a8a:	bf00      	nop

08007a8c <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f880 311c 	strb.w	r3, [r0, #284]	; 0x11c
}
 8007a92:	4770      	bx	lr

08007a94 <POWER_CONTROL_CONFG>:
static Power_Status_Indicator *tailLightControl;
POWER_State_t state_Handler;

void POWER_CONTROL_CONFG(POWER_Control *cmd)
{
	pwrControl = cmd;
 8007a94:	4b01      	ldr	r3, [pc, #4]	; (8007a9c <POWER_CONTROL_CONFG+0x8>)
 8007a96:	6018      	str	r0, [r3, #0]
}
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	2000498c 	.word	0x2000498c

08007aa0 <POWER_INDICATOR_CONFG>:

void POWER_INDICATOR_CONFG(Power_Status_Indicator *indicator)
{
	tailLightControl = indicator;
}
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop

08007aa4 <POWER_SET_DEFAULT_STATE>:

void POWER_SET_DEFAULT_STATE(POWER_State_t state)
{
	state_Handler = state;
 8007aa4:	4b01      	ldr	r3, [pc, #4]	; (8007aac <POWER_SET_DEFAULT_STATE+0x8>)
 8007aa6:	7018      	strb	r0, [r3, #0]
}
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20004990 	.word	0x20004990

08007ab0 <POWER_CHANGE_STATE>:
 8007ab0:	4b01      	ldr	r3, [pc, #4]	; (8007ab8 <POWER_CHANGE_STATE+0x8>)
 8007ab2:	7018      	strb	r0, [r3, #0]
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop
 8007ab8:	20004990 	.word	0x20004990

08007abc <POWER_CTL_MONITORING>:
{
	pwrControl->wake();
}

void POWER_CTL_MONITORING(void const *argument)
{
 8007abc:	b508      	push	{r3, lr}
 8007abe:	4d0a      	ldr	r5, [pc, #40]	; (8007ae8 <POWER_CTL_MONITORING+0x2c>)
 8007ac0:	4c0a      	ldr	r4, [pc, #40]	; (8007aec <POWER_CTL_MONITORING+0x30>)
	for(;;)
	{
		switch(state_Handler)
 8007ac2:	782b      	ldrb	r3, [r5, #0]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d00b      	beq.n	8007ae0 <POWER_CTL_MONITORING+0x24>
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d005      	beq.n	8007ad8 <POWER_CTL_MONITORING+0x1c>
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1f9      	bne.n	8007ac4 <POWER_CTL_MONITORING+0x8>
		{
		    case POWER_OFF:
		    	pwrControl -> sleep();
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4798      	blx	r3
		    	break;
 8007ad6:	e7f4      	b.n	8007ac2 <POWER_CTL_MONITORING+0x6>
		    case POWER_ON:
		    	pwrControl -> powerOn();
		    	break;

		    case WAKEUP:
		    	pwrControl -> wake();
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	4798      	blx	r3
 8007ade:	e7f0      	b.n	8007ac2 <POWER_CTL_MONITORING+0x6>
		    	pwrControl -> powerOn();
 8007ae0:	6823      	ldr	r3, [r4, #0]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	4798      	blx	r3
		    	break;
 8007ae6:	e7ec      	b.n	8007ac2 <POWER_CTL_MONITORING+0x6>
 8007ae8:	20004990 	.word	0x20004990
 8007aec:	2000498c 	.word	0x2000498c

08007af0 <SYSTEM_POWER_ON>:

uint8_t power = 0;
static void SYSTEM_POWER_ON()
{
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
	power = 1;
 8007af0:	4b01      	ldr	r3, [pc, #4]	; (8007af8 <SYSTEM_POWER_ON+0x8>)
 8007af2:	2201      	movs	r2, #1
 8007af4:	701a      	strb	r2, [r3, #0]
}
 8007af6:	4770      	bx	lr
 8007af8:	20004998 	.word	0x20004998

08007afc <SYSTEM_INDICATOR_ON>:

static void SYSTEM_INDICATOR_ON()
{

}
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop

08007b00 <SYSTEM_BOOT>:
	HAL_NVIC_SystemReset();
 8007b00:	f7fb bd12 	b.w	8003528 <HAL_NVIC_SystemReset>

08007b04 <SYSTEM_POWER_OFF>:
{
 8007b04:	b508      	push	{r3, lr}
	Peripheral_DeInit();
 8007b06:	f7f8 ffbf 	bl	8000a88 <Peripheral_DeInit>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 8007b0a:	2101      	movs	r1, #1
}
 8007b0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 8007b10:	4608      	mov	r0, r1
 8007b12:	f7fb beb7 	b.w	8003884 <HAL_PWR_EnterSTOPMode>
 8007b16:	bf00      	nop

08007b18 <SYSTEM_INDICATOR_OFF>:
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop

08007b1c <POWER_CONTROL_Init>:
{
 8007b1c:	b508      	push	{r3, lr}
	POWER_CONTROL_CONFG(&power_control);
 8007b1e:	4805      	ldr	r0, [pc, #20]	; (8007b34 <POWER_CONTROL_Init+0x18>)
 8007b20:	f7ff ffb8 	bl	8007a94 <POWER_CONTROL_CONFG>
	POWER_INDICATOR_CONFG(&power_status_indicator);
 8007b24:	4804      	ldr	r0, [pc, #16]	; (8007b38 <POWER_CONTROL_Init+0x1c>)
 8007b26:	f7ff ffbb 	bl	8007aa0 <POWER_INDICATOR_CONFG>
}
 8007b2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	POWER_SET_DEFAULT_STATE(POWER_ON);
 8007b2e:	2001      	movs	r0, #1
 8007b30:	f7ff bfb8 	b.w	8007aa4 <POWER_SET_DEFAULT_STATE>
 8007b34:	20000580 	.word	0x20000580
 8007b38:	2000058c 	.word	0x2000058c

08007b3c <POWER_CONTROL_START_MONITORING>:
{
 8007b3c:	b510      	push	{r4, lr}
	osThreadDef(PowerStateMachine, POWER_CTL_MONITORING, osPriorityBelowNormal,0,128);
 8007b3e:	4c09      	ldr	r4, [pc, #36]	; (8007b64 <POWER_CONTROL_START_MONITORING+0x28>)
 8007b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
{
 8007b42:	b088      	sub	sp, #32
	osThreadDef(PowerStateMachine, POWER_CTL_MONITORING, osPriorityBelowNormal,0,128);
 8007b44:	f10d 0c04 	add.w	ip, sp, #4
 8007b48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007b4c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8007b50:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	PowerControlHandler = osThreadCreate(osThread(PowerStateMachine),NULL);
 8007b54:	2100      	movs	r1, #0
 8007b56:	a801      	add	r0, sp, #4
 8007b58:	f7fd f81e 	bl	8004b98 <osThreadCreate>
 8007b5c:	4b02      	ldr	r3, [pc, #8]	; (8007b68 <POWER_CONTROL_START_MONITORING+0x2c>)
 8007b5e:	6018      	str	r0, [r3, #0]
}
 8007b60:	b008      	add	sp, #32
 8007b62:	bd10      	pop	{r4, pc}
 8007b64:	08007d9c 	.word	0x08007d9c
 8007b68:	20004994 	.word	0x20004994

08007b6c <__libc_init_array>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	4d0d      	ldr	r5, [pc, #52]	; (8007ba4 <__libc_init_array+0x38>)
 8007b70:	4c0d      	ldr	r4, [pc, #52]	; (8007ba8 <__libc_init_array+0x3c>)
 8007b72:	1b64      	subs	r4, r4, r5
 8007b74:	10a4      	asrs	r4, r4, #2
 8007b76:	2600      	movs	r6, #0
 8007b78:	42a6      	cmp	r6, r4
 8007b7a:	d109      	bne.n	8007b90 <__libc_init_array+0x24>
 8007b7c:	4d0b      	ldr	r5, [pc, #44]	; (8007bac <__libc_init_array+0x40>)
 8007b7e:	4c0c      	ldr	r4, [pc, #48]	; (8007bb0 <__libc_init_array+0x44>)
 8007b80:	f000 f8e4 	bl	8007d4c <_init>
 8007b84:	1b64      	subs	r4, r4, r5
 8007b86:	10a4      	asrs	r4, r4, #2
 8007b88:	2600      	movs	r6, #0
 8007b8a:	42a6      	cmp	r6, r4
 8007b8c:	d105      	bne.n	8007b9a <__libc_init_array+0x2e>
 8007b8e:	bd70      	pop	{r4, r5, r6, pc}
 8007b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b94:	4798      	blx	r3
 8007b96:	3601      	adds	r6, #1
 8007b98:	e7ee      	b.n	8007b78 <__libc_init_array+0xc>
 8007b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b9e:	4798      	blx	r3
 8007ba0:	3601      	adds	r6, #1
 8007ba2:	e7f2      	b.n	8007b8a <__libc_init_array+0x1e>
 8007ba4:	080080fc 	.word	0x080080fc
 8007ba8:	080080fc 	.word	0x080080fc
 8007bac:	080080fc 	.word	0x080080fc
 8007bb0:	08008100 	.word	0x08008100

08007bb4 <__retarget_lock_acquire_recursive>:
 8007bb4:	4770      	bx	lr

08007bb6 <__retarget_lock_release_recursive>:
 8007bb6:	4770      	bx	lr

08007bb8 <memset>:
 8007bb8:	4402      	add	r2, r0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d100      	bne.n	8007bc2 <memset+0xa>
 8007bc0:	4770      	bx	lr
 8007bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8007bc6:	e7f9      	b.n	8007bbc <memset+0x4>

08007bc8 <cleanup_glue>:
 8007bc8:	b538      	push	{r3, r4, r5, lr}
 8007bca:	460c      	mov	r4, r1
 8007bcc:	6809      	ldr	r1, [r1, #0]
 8007bce:	4605      	mov	r5, r0
 8007bd0:	b109      	cbz	r1, 8007bd6 <cleanup_glue+0xe>
 8007bd2:	f7ff fff9 	bl	8007bc8 <cleanup_glue>
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4628      	mov	r0, r5
 8007bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bde:	f000 b869 	b.w	8007cb4 <_free_r>
	...

08007be4 <_reclaim_reent>:
 8007be4:	4b2c      	ldr	r3, [pc, #176]	; (8007c98 <_reclaim_reent+0xb4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4283      	cmp	r3, r0
 8007bea:	b570      	push	{r4, r5, r6, lr}
 8007bec:	4604      	mov	r4, r0
 8007bee:	d051      	beq.n	8007c94 <_reclaim_reent+0xb0>
 8007bf0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007bf2:	b143      	cbz	r3, 8007c06 <_reclaim_reent+0x22>
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d14a      	bne.n	8007c90 <_reclaim_reent+0xac>
 8007bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bfc:	6819      	ldr	r1, [r3, #0]
 8007bfe:	b111      	cbz	r1, 8007c06 <_reclaim_reent+0x22>
 8007c00:	4620      	mov	r0, r4
 8007c02:	f000 f857 	bl	8007cb4 <_free_r>
 8007c06:	6961      	ldr	r1, [r4, #20]
 8007c08:	b111      	cbz	r1, 8007c10 <_reclaim_reent+0x2c>
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 f852 	bl	8007cb4 <_free_r>
 8007c10:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007c12:	b111      	cbz	r1, 8007c1a <_reclaim_reent+0x36>
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 f84d 	bl	8007cb4 <_free_r>
 8007c1a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007c1c:	b111      	cbz	r1, 8007c24 <_reclaim_reent+0x40>
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 f848 	bl	8007cb4 <_free_r>
 8007c24:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007c26:	b111      	cbz	r1, 8007c2e <_reclaim_reent+0x4a>
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 f843 	bl	8007cb4 <_free_r>
 8007c2e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007c30:	b111      	cbz	r1, 8007c38 <_reclaim_reent+0x54>
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 f83e 	bl	8007cb4 <_free_r>
 8007c38:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007c3a:	b111      	cbz	r1, 8007c42 <_reclaim_reent+0x5e>
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f000 f839 	bl	8007cb4 <_free_r>
 8007c42:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007c44:	b111      	cbz	r1, 8007c4c <_reclaim_reent+0x68>
 8007c46:	4620      	mov	r0, r4
 8007c48:	f000 f834 	bl	8007cb4 <_free_r>
 8007c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c4e:	b111      	cbz	r1, 8007c56 <_reclaim_reent+0x72>
 8007c50:	4620      	mov	r0, r4
 8007c52:	f000 f82f 	bl	8007cb4 <_free_r>
 8007c56:	69a3      	ldr	r3, [r4, #24]
 8007c58:	b1e3      	cbz	r3, 8007c94 <_reclaim_reent+0xb0>
 8007c5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	4798      	blx	r3
 8007c60:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007c62:	b1b9      	cbz	r1, 8007c94 <_reclaim_reent+0xb0>
 8007c64:	4620      	mov	r0, r4
 8007c66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007c6a:	f7ff bfad 	b.w	8007bc8 <cleanup_glue>
 8007c6e:	5949      	ldr	r1, [r1, r5]
 8007c70:	b941      	cbnz	r1, 8007c84 <_reclaim_reent+0xa0>
 8007c72:	3504      	adds	r5, #4
 8007c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c76:	2d80      	cmp	r5, #128	; 0x80
 8007c78:	68d9      	ldr	r1, [r3, #12]
 8007c7a:	d1f8      	bne.n	8007c6e <_reclaim_reent+0x8a>
 8007c7c:	4620      	mov	r0, r4
 8007c7e:	f000 f819 	bl	8007cb4 <_free_r>
 8007c82:	e7ba      	b.n	8007bfa <_reclaim_reent+0x16>
 8007c84:	680e      	ldr	r6, [r1, #0]
 8007c86:	4620      	mov	r0, r4
 8007c88:	f000 f814 	bl	8007cb4 <_free_r>
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	e7ef      	b.n	8007c70 <_reclaim_reent+0x8c>
 8007c90:	2500      	movs	r5, #0
 8007c92:	e7ef      	b.n	8007c74 <_reclaim_reent+0x90>
 8007c94:	bd70      	pop	{r4, r5, r6, pc}
 8007c96:	bf00      	nop
 8007c98:	20000594 	.word	0x20000594

08007c9c <__malloc_lock>:
 8007c9c:	4801      	ldr	r0, [pc, #4]	; (8007ca4 <__malloc_lock+0x8>)
 8007c9e:	f7ff bf89 	b.w	8007bb4 <__retarget_lock_acquire_recursive>
 8007ca2:	bf00      	nop
 8007ca4:	20004999 	.word	0x20004999

08007ca8 <__malloc_unlock>:
 8007ca8:	4801      	ldr	r0, [pc, #4]	; (8007cb0 <__malloc_unlock+0x8>)
 8007caa:	f7ff bf84 	b.w	8007bb6 <__retarget_lock_release_recursive>
 8007cae:	bf00      	nop
 8007cb0:	20004999 	.word	0x20004999

08007cb4 <_free_r>:
 8007cb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cb6:	2900      	cmp	r1, #0
 8007cb8:	d044      	beq.n	8007d44 <_free_r+0x90>
 8007cba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cbe:	9001      	str	r0, [sp, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cc6:	bfb8      	it	lt
 8007cc8:	18e4      	addlt	r4, r4, r3
 8007cca:	f7ff ffe7 	bl	8007c9c <__malloc_lock>
 8007cce:	4a1e      	ldr	r2, [pc, #120]	; (8007d48 <_free_r+0x94>)
 8007cd0:	9801      	ldr	r0, [sp, #4]
 8007cd2:	6813      	ldr	r3, [r2, #0]
 8007cd4:	b933      	cbnz	r3, 8007ce4 <_free_r+0x30>
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	6014      	str	r4, [r2, #0]
 8007cda:	b003      	add	sp, #12
 8007cdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ce0:	f7ff bfe2 	b.w	8007ca8 <__malloc_unlock>
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	d908      	bls.n	8007cfa <_free_r+0x46>
 8007ce8:	6825      	ldr	r5, [r4, #0]
 8007cea:	1961      	adds	r1, r4, r5
 8007cec:	428b      	cmp	r3, r1
 8007cee:	bf01      	itttt	eq
 8007cf0:	6819      	ldreq	r1, [r3, #0]
 8007cf2:	685b      	ldreq	r3, [r3, #4]
 8007cf4:	1949      	addeq	r1, r1, r5
 8007cf6:	6021      	streq	r1, [r4, #0]
 8007cf8:	e7ed      	b.n	8007cd6 <_free_r+0x22>
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	b10b      	cbz	r3, 8007d04 <_free_r+0x50>
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	d9fa      	bls.n	8007cfa <_free_r+0x46>
 8007d04:	6811      	ldr	r1, [r2, #0]
 8007d06:	1855      	adds	r5, r2, r1
 8007d08:	42a5      	cmp	r5, r4
 8007d0a:	d10b      	bne.n	8007d24 <_free_r+0x70>
 8007d0c:	6824      	ldr	r4, [r4, #0]
 8007d0e:	4421      	add	r1, r4
 8007d10:	1854      	adds	r4, r2, r1
 8007d12:	42a3      	cmp	r3, r4
 8007d14:	6011      	str	r1, [r2, #0]
 8007d16:	d1e0      	bne.n	8007cda <_free_r+0x26>
 8007d18:	681c      	ldr	r4, [r3, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	6053      	str	r3, [r2, #4]
 8007d1e:	4421      	add	r1, r4
 8007d20:	6011      	str	r1, [r2, #0]
 8007d22:	e7da      	b.n	8007cda <_free_r+0x26>
 8007d24:	d902      	bls.n	8007d2c <_free_r+0x78>
 8007d26:	230c      	movs	r3, #12
 8007d28:	6003      	str	r3, [r0, #0]
 8007d2a:	e7d6      	b.n	8007cda <_free_r+0x26>
 8007d2c:	6825      	ldr	r5, [r4, #0]
 8007d2e:	1961      	adds	r1, r4, r5
 8007d30:	428b      	cmp	r3, r1
 8007d32:	bf04      	itt	eq
 8007d34:	6819      	ldreq	r1, [r3, #0]
 8007d36:	685b      	ldreq	r3, [r3, #4]
 8007d38:	6063      	str	r3, [r4, #4]
 8007d3a:	bf04      	itt	eq
 8007d3c:	1949      	addeq	r1, r1, r5
 8007d3e:	6021      	streq	r1, [r4, #0]
 8007d40:	6054      	str	r4, [r2, #4]
 8007d42:	e7ca      	b.n	8007cda <_free_r+0x26>
 8007d44:	b003      	add	sp, #12
 8007d46:	bd30      	pop	{r4, r5, pc}
 8007d48:	2000499c 	.word	0x2000499c

08007d4c <_init>:
 8007d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d4e:	bf00      	nop
 8007d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d52:	bc08      	pop	{r3}
 8007d54:	469e      	mov	lr, r3
 8007d56:	4770      	bx	lr

08007d58 <_fini>:
 8007d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5a:	bf00      	nop
 8007d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d5e:	bc08      	pop	{r3}
 8007d60:	469e      	mov	lr, r3
 8007d62:	4770      	bx	lr
