abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 3935334403
maxLevel = 4
n685 is replaced by n483 with estimated error 0
error = 0
area = 1211
delay = 21.9
#gates = 519
output circuit appNtk/c2670_1_0_1211_21.9.blif
time = 6730055 us
--------------- round 2 ---------------
seed = 267303382
maxLevel = 4
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_2_0_1082_21.9.blif
time = 17816547 us
--------------- round 3 ---------------
seed = 2626962087
maxLevel = 4
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_3_0_1070_21.9.blif
time = 27259878 us
--------------- round 4 ---------------
seed = 2903374731
maxLevel = 4
n856 is replaced by n505 with estimated error 1e-05
error = 1e-05
area = 1066
delay = 21.9
#gates = 470
output circuit appNtk/c2670_4_1e-05_1066_21.9.blif
time = 37206954 us
--------------- round 5 ---------------
seed = 3055742399
maxLevel = 4
n814 is replaced by one with estimated error 1e-05
error = 1e-05
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_5_1e-05_1063_21.9.blif
time = 49016496 us
--------------- round 6 ---------------
seed = 1295236268
maxLevel = 4
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_6_0_1059_21.9.blif
time = 61773070 us
--------------- round 7 ---------------
seed = 998398046
maxLevel = 4
n524 is replaced by n733 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_7_0_1057_21.9.blif
time = 72568081 us
--------------- round 8 ---------------
seed = 271439098
maxLevel = 4
n898 is replaced by n839 with estimated error 1e-05
error = 1e-05
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_8_1e-05_1055_21.9.blif
time = 83050552 us
--------------- round 9 ---------------
seed = 2071519137
maxLevel = 4
n832 is replaced by n826 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_9_0_1053_21.9.blif
time = 93398630 us
--------------- round 10 ---------------
seed = 970567668
maxLevel = 4
n865 is replaced by n894 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_10_0_1051_21.9.blif
time = 103538173 us
--------------- round 11 ---------------
seed = 2178525395
maxLevel = 4
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 113924856 us
--------------- round 12 ---------------
seed = 655862817
maxLevel = 4
n820 is replaced by n764 with estimated error 2e-05
error = 2e-05
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_2e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 123367938 us
--------------- round 13 ---------------
seed = 2735871270
maxLevel = 4
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_13_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 131664860 us
--------------- round 14 ---------------
seed = 807514406
maxLevel = 4
n830 is replaced by n760 with estimated error 1e-05
error = 1e-05
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_1e-05_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 142382589 us
--------------- round 15 ---------------
seed = 1768165117
maxLevel = 4
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_15_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 152884014 us
--------------- round 16 ---------------
seed = 3834673439
maxLevel = 4
n844 is replaced by n587 with estimated error 0.00117
error = 0.00117
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_16_0.00117_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 162977709 us
--------------- round 17 ---------------
seed = 1493126634
maxLevel = 4
n848 is replaced by n586 with estimated error 0.00299
error = 0.00299
area = 1038
delay = 21.9
#gates = 459
output circuit appNtk/c2670_17_0.00299_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 173002518 us
--------------- round 18 ---------------
seed = 2729320296
maxLevel = 4
n846 is replaced by n632 with inverter with estimated error 0.00418
error = 0.00418
area = 1037
delay = 21.9
#gates = 459
output circuit appNtk/c2670_18_0.00418_1037_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 183113463 us
--------------- round 19 ---------------
seed = 3318096583
maxLevel = 4
exceed error bound
