#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 27 15:22:53 2025
# Process ID: 8596
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15476 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.074 ; gain = 473.109
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1918.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2130.586 ; gain = 587.512
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/utils_1/imports/synth_1/ALU.dcp with file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/ALU.dcp
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:4]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'repeat' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:16]
CRITICAL WARNING: [HDL 9-3116] 'enable' is not a type [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:17]
[Thu Mar 27 16:07:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'repeat' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:16]
CRITICAL WARNING: [HDL 9-3116] 'enable' is not a type [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:17]
[Thu Mar 27 16:07:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar 27 16:11:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
[Thu Mar 27 16:11:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
[Thu Mar 27 16:21:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 4
[Thu Mar 27 16:21:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.789 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
CRITICAL WARNING: [Timing 38-12] [SDFWriter-1] No valid delays were found for the entire design. Please check the input design for valid instances and ensure that Vivado implementation ran successfully before calling write_sdf.
Resolution: No delay could be found because the previous implementation stage did not run properly. If you are exporting SDF delays after synthesis, look for error(s) in the synthesis log file. If you are exporting SDF delays post-placement, look for error(s) in the placement log file.
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-3221] (SdfError)Error while parsing sdf file "tb_time_synth.sdf" Line 11: syntax error, unexpected $end.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2655.797 ; gain = 16.008
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim/tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim/tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/func/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
CRITICAL WARNING: [Timing 38-12] [SDFWriter-1] No valid delays were found for the entire design. Please check the input design for valid instances and ensure that Vivado implementation ran successfully before calling write_sdf.
Resolution: No delay could be found because the previous implementation stage did not run properly. If you are exporting SDF delays after synthesis, look for error(s) in the synthesis log file. If you are exporting SDF delays post-placement, look for error(s) in the placement log file.
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top ALU [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3056.426 ; gain = 400.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-567] referenced signal 'rx2' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3159.352 ; gain = 502.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.273 ; gain = 520.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3177.273 ; gain = 520.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3177.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3245.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3245.812 ; gain = 589.387
7 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3245.812 ; gain = 589.387
set_property top tb [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3273.984 ; gain = 28.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:18]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-567] referenced signal 'rx2' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tb' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3373.785 ; gain = 127.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3397.598 ; gain = 151.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3397.598 ; gain = 151.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3411.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3411.977 ; gain = 166.164
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3411.977 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'rx' is used before its declaration [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:3]
INFO: [Synth 8-6157] synthesizing module 'tb' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:19]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-567] referenced signal 'rx2' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tb' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3411.977 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.824 ; gain = 1.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3413.824 ; gain = 1.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3428.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.359 ; gain = 16.383
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top ALU [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
reset_run synth_1
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Project 1-1161] Replacing file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/utils_1/imports/synth_1/ALU.dcp with file C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/tb.dcp
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
launch_runs synth_1 -jobs 4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
[Thu Mar 27 16:33:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
current_design synth_1
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3428.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3428.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_synth.sdf", for root module "tb/alu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_synth.sdf", for root module "tb/alu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3428.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_time_synth -key {Post-Synthesis:sim_1:Timing:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:42 . Memory (MB): peak = 3440.078 ; gain = 11.719
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:23]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:23]
ERROR: [VRFC 10-8530] module 'tb' is ignored due to previous errors [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:26]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endmodule' used in incorrect context [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:26]
ERROR: [VRFC 10-8530] module 'tb' is ignored due to previous errors [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_synth.sdf", for root module "tb/alu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_synth.sdf", for root module "tb/alu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_time_synth -key {Post-Synthesis:sim_1:Timing:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" Line 22
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3440.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_bp {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v} 22
remove_bps -file {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v} -line 22
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 90 ns : File "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design rtl_1
current_design synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 17:04:41 2025...
