// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtb_verilator.h for the primary calling header

#ifndef VERILATED_VTB_VERILATOR___024ROOT_H_
#define VERILATED_VTB_VERILATOR___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"
class Vtb_verilator_apb_spi_master__A20;
class Vtb_verilator_apb_uart_sv__A20;
class Vtb_verilator_floatAdd;
class Vtb_verilator_floatMult;
class Vtb_verilator_sirv_gnrl_icb2apb__D20;
class Vtb_verilator_timer_module__NB30;


class Vtb_verilator__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtb_verilator___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioA_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_gpioB_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart0_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart0;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart1_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart1;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_uart2_apb_icb2apb;
    Vtb_verilator_apb_uart_sv__A20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_uart2;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi1_apb_icb2apb;
    Vtb_verilator_apb_spi_master__A20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi1;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_spi2_apb_icb2apb;
    Vtb_verilator_apb_spi_master__A20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_spi2;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c0_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c1_apb_icb2apb;
    Vtb_verilator_sirv_gnrl_icb2apb__D20* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_pwm_apb_icb2apb;
    Vtb_verilator_timer_module__NB30* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim0;
    Vtb_verilator_timer_module__NB30* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim1;
    Vtb_verilator_timer_module__NB30* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim2;
    Vtb_verilator_timer_module__NB30* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_tim3;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_div_100;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__0__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__1__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__2__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__3__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__4__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__5__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__6__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__7__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__genblk1__BRA__8__KET____DOT__u_float_multi_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__m1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FM1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_multi_o;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_x;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_3;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_4;
    Vtb_verilator_floatAdd* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2;
    Vtb_verilator_floatMult* __PVT__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_multi_o;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        struct {
            VL_IN8(clk,0,0);
            VL_IN8(lfextclk,0,0);
            VL_IN8(rst_n,0,0);
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__pc_write_to_host_flag;
            CData/*0:0*/ tb_verilator__DOT__tb_itcm_bus_err;
            CData/*0:0*/ tb_verilator__DOT__tb_ext_irq;
            CData/*0:0*/ tb_verilator__DOT__tb_tmr_irq;
            CData/*0:0*/ tb_verilator__DOT__tb_sft_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysper_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysper_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysfio_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysfio_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__cmt_dpc_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__inspect_mem_rsp_ready;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__ppi_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__ppi_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__plic_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__plic_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c0_mst_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c1_mst_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioA_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__gpioB_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__qspi0_ro_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_irq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__arbt_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__arbt_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__mem_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__mem_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_30;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_35;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rstsync__DOT__rst_sync_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rstsync__DOT__rst_sync_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_sat;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_nxt;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__u_pllclkdiv_clkgate__DOT__enb;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk0_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk1_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__itcm_ram_cs;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__dtcm_ram_cs;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__dtcm_active;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_mem_holdup;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_req_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_rsp_multicyc_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_rsp_multicyc_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_rsp_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_ifu_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_exu_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_lsu_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_biu_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_itcm_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_dtcm_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rv32_func3;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rv32_func7;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_lbuf;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_sbuf;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom3_rowsum;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__custom_multi_cyc_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_req_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_idle_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_lbuf_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_sbuf_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_rowsum_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_icb_rsp_hsked_last;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_incr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_icb_rsp_hsked;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_incr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_icb_rsp_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_icb_cmd_hsked;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_incr;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_incr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_icb_rsp_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__nice_rsp_valid_rowsum;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_flg;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_idx_mux;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wr_mux;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____VdfgRegularize_h60b222e8_0_2;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__wfi_halt_ifu_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__oitf_empty;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_rdidx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_div;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_rem;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_divu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__dec2ifu_remu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_wbck_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_back2agu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__commit_mret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__excp_active;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__prdt_taken;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rv32;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs1idx;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs2idx;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu2rf_rs1_ena;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr_rs1idx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_mul;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_div;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rem;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_divu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_remu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jal;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bxx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bjp_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__dec_nice;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_load;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_store;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_branch;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jalr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_miscmem;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_amo;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jal;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op_imm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_system;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_auipc;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lui;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jal;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_miscalu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_j;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_beqz;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_bnez;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_slli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_swsp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srai;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_andi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_subxororand;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_mv;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_add;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_dret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_wfi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrwi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrsi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrci;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_addi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_slli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srai;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__need_imm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lr_w;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sc_w;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__amoldst_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_ci;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cs;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_rd;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs1idx;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs2idx;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rdidx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_9;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_11;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_13;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_14;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_15;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_16;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_18;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_19;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_21;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_25;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_32;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_40;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_47;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_51;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_52;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_53;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_56;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_58;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_59;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_60;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_61;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_62;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_63;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_64;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__dec_jalr_rs1xn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__jalr_rs1xn_dep;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT____VdfgRegularize_hddfef79b_0_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_idle_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_1st_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_wait2nd_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_2nd_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp2leftover;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__uop1st2leftover_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__rsp_instr_sel_leftover;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT____VdfgRegularize_h552e6276_0_3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_ena;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_rdidx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs1en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs2en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdwen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_ilegl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_longpipe;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_wbck_o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_mret;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_dret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ecall;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ebreak;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_fencei;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_misalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_wr_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__nice_longp_wbck_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_wbck_o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_badaddr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_instret_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT____Vcellinp__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_nice;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_rv32;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_bxx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_load;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_store;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_branch;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jalr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_miscmem;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_amo;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jal;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op_imm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_system;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_auipc;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lui;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jal;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_miscalu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_j;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_beqz;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_bnez;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_slli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_swsp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srai;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_andi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_subxororand;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_mv;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_add;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_wfi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrwi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrsi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrci;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_addi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_slli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srli;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srai;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__need_imm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulh;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhsu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lr_w;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sc_w;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__amoldst_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_ci;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cs;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_rd;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs1idx;
        };
        struct {
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs2idx;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rdidx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_11;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_13;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_14;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_15;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_16;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_18;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_19;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_20;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_21;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_22;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_25;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_32;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_33;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_40;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_47;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_51;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_52;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_53;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_56;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_58;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_59;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_60;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_61;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_62;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_63;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_64;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_condition;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__alc_ptr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__vld_dfflrs____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__vld_dfflrs____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__0__KET____DOT__pc_dfflrs____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__vld_dfflrs____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__vld_dfflrs____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____Vcellinp__oitf_entries__BRA__1__KET____DOT__pc_dfflrs____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT____VdfgRegularize_ha0f0c4cc_0_6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__ifu_excp_op;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_longpipe;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_i_itag;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__nice_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_misalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__muldiv_req_alu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_need_wbck;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT____VdfgRegularize_h27f877b5_0_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__nice_req_valid_pos;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__fifo_o_rdy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__ren;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__mux_rdat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT____VdfgRegularize_hce6c5c95_0_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__flush_block;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_load;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_store;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_amo;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_addr_unalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_last_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_idle_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_unalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnldst;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnamo;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_ena;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_1st_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wait2nd_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_2nd_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_err_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_1stuop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_2nduop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT____VdfgRegularize_h398bcbe0_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_o_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_b2b;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs1_sign;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs2_sign;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_mul;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_div;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_0th_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_chck_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_corr_exit_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__special_cases;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_need_corrct;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_last_cycle;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_enter_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_inc;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_nxt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_code;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_sel_two;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_lo_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_rs1_sign;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_rs2_sign;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__quot_0cycl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__prev_quot;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__current_quot;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__corrct_phase;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__remd_inc_quot_dec;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__wbck_condi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_11;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_15;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_16;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_30;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_maxu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_minu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_add;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sub;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_xor;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sll;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_srl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sra;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sltu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_eq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ne;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_lt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ltu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gtu;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_shift;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_unsigned;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_sub;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_addsub;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_op;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slttu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT____VdfgRegularize_hbe627a31_0_10;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4lsu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_lsu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4nice;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_nice;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_sel_alu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__alu_brchmis_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__nonalu_excpirq_flush_req_raw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__cmt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_branchslv__DOT__brchmis_need_flush;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req_raw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_req_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_need_flush;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_ebrk_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req_novld;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__all_excp_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_taken_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_irq_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_halt_req;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_mask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_raw;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4excp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ebreak;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_ilegl;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_misalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_misalgn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_ld_buserr;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_st_buserr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_10;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_11;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_13;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_14;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_16;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT____VdfgRegularize_hd8005696_0_18;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wbck_csr_wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_wr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_wr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_wr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_wr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT____VdfgRegularize_hf64c3f5e_0_7;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__agu_icb_cmd_valid_pos;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__pre_agu_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_ready;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_biu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond_true;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_biu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_dtcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_itcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid_pos;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__all_icb_cmd_ready_excp_itcm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT____VdfgRegularize_hbd57ad4c_0_3;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_cmd_ready_real;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__rspid_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_valid_pre;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_rsp_ready;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ppi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_clint;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_plic;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_fio;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ifuerr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_mem;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_splt_indic;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_cmd_ready_real;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__sel_o_apb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_bypass;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT____VdfgRegularize_h52aac040_0_1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__n2w_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_cmd_ready_real;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_read;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__rspid_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_o_rdy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_cmd_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_ready;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_cmd_ready_real;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_read;
        };
        struct {
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_o_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_o_rdy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_wr_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__1__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__2__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__3__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__4__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__5__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__6__KET____DOT__irq_prio_dfflr____pinNumber1;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__7__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__8__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__9__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__10__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__11__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__12__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__13__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__14__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__15__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__io_plic_complete;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_pend_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_pend_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__source_gen__BRA__16__KET____DOT__irq_prio_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vcellinp__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr____pinNumber1;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_62;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_63;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_118;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_119;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_120;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_122;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_123;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_124;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_128;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_136;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_137;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_138;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_169;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_170;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_171;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_172;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_173;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_174;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_175;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_176;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_177;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_178;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_179;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_180;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_181;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_182;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_183;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_184;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_185;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_186;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_196;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_197;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_198;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_199;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_200;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_201;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_202;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_203;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_204;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_205;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_206;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_207;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_208;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_209;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_210;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____VdfgRegularize_h8d77fd62_1_211;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_17;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__aon_rtcToggle;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcTick;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_in_0_a_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_in_0_d_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1240;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1320;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1360;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1600;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1647;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1648;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1654;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1657;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1658;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1664;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__qspi0_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wmask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arvalid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arready;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arcache;
        };
        struct {
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arprot;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arlock;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arburst;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arlen;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_arsize;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awvalid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awready;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awcache;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awprot;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awlock;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awburst;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awlen;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awsize;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rvalid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rready;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rresp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rlast;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wvalid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wready;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wstrb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wlast;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bvalid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bready;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_bresp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__deft_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o6;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o7;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o9;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o10;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o11;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o12;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o13;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o14;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o15;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_deft;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT____VdfgRegularize_h3eeaf53a_0_222;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_d_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_ready;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_bits_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_valid;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_size;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_source;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_mask;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_data;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_valid;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_size;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_source;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_mask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_valid;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_d_bits_data;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_valid;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_size;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_source;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_mask;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_2;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1490;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1542;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1545;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_size;
        };
        struct {
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_source;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_mask;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__acknum;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_acknum;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1434;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1439;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_size;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1449;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__repeater_io_deq_bits_size;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1515;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_89;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_95;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_iodir;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pol;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pha;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_mode;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_valid;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_link_rx_bits;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_txwm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo_io_ip_rxwm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_valid;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_tx_bits;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac_io_link_cnt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1921;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1924;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_tx_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_tx_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_io_link_fmt_proto;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb_io_inner_1_tx_ready;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1935;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_en;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_len;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2596;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2636;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2676;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2756;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_2796;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3116;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3236;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3316;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3356;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3436;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3596;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3756;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_3956;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4887;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4888;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4894;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4897;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4898;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4904;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_171;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_181;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_189;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__fire_tx;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram_T_35_mask;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ptr_match;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__empty;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__do_deq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_46;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_0;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT____VdfgRegularize_h74fc711e_0_1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram_T_35_mask;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ptr_match;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__do_deq;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_46;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_0;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT____VdfgRegularize_h74fc711e_0_1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_fn;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_stb;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy_io_op_bits_cnt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__clear;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_178;
        };
        struct {
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_182;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_186;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_27;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_34;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_198;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_201;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_39;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_202;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_207;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__accept;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup_d;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_119;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_120;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sample_d;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_122;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_123;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__last_d;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sched;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cref;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_150;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer_in;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__shift;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_180;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd_in;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_184;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_194;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__done;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_236;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_15;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_22;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_23;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_28;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__merge;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt_done;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_149;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_19;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_163;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_28;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_164;
        };
        struct {
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_33;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_183;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_37;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_184;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_41;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_185;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_187;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_450;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_ctrl;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_tx;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_cmd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__rxack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__tip;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__irq_flag;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_busy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__i2c_al;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__al;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_ack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_rxd;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__go;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSCL;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cSDA;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSCL;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dSCL;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__clk_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop;
        };
        struct {
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_ctrl;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_tx;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_cmd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__rxack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__tip;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__irq_flag;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_busy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__i2c_al;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__al;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_ack;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_rxd;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__go;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSCL;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cSDA;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSCL;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dSCL;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dSDA;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__clk_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_0;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_1;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_2;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__r_event_sync_3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_in_clk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_in_clk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_in_clk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer1_apb_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer2_apb_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__s_timer3_apb_stop;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_presc;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_clk;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_in_mode;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_update;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_arm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_rst;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_saw;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_mode;
        };
        struct {
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_flt;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_presc;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_clk;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_in_mode;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_update;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_arm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_rst;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_saw;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_flt;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_presc;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_clk;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_in_mode;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_update;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_arm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_rst;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_saw;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_flt;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_presc;
            CData/*7:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_clk;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_in_mode;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_start;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_stop;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_update;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_arm;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_rst;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_saw;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_flt;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_mode;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_flt;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_0;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_1;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_2;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_sel_3;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_event_en;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_clk_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer0__DOT__enb;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer1__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer2__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__i_clk_gate_timer3__DOT__enb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_pllcfg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__deft_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o3;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o4;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o5;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_deft;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT____VdfgRegularize_h9d27d8cd_0_118;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_wstrb;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT____VdfgRegularize_he7f86d5a_0_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__mux_rdat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wen;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wen;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wen;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__ren;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr____pinNumber2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr____pinNumber2;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT____Vcellinp__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl____pinNumber1;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__mux_rdat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_excl_ok;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_usr;
        };
        struct {
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_burst;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_beat;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_lock;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_excl;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_size;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_usr;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__rspid_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_cmd_hsk;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__state;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__next_state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__acc_hsk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__src_check;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__wen;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__ren;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__full;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__empty;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__overflow;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_busy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_done;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__dma_cfged;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_icb_slave__DOT__dma_cfg_icb_cmd_hsk;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__WEIGHT_FINISH_REG;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_read_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_read_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__conv_num_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_valid;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_sign;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_valid;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_state;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_valid;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state_next;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_sign_cur;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_state;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_read_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_WEIGHT_FINISH_REG;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_read_en;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_conv_num_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_rsp_valid_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__start;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__dout_valid_reg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__done_reg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__lb_finish;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_state;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_done_reg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_excl_ok;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_usr;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_burst;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_beat;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_lock;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_excl;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_size;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_usr;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_bus_icb_cmd_sel;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_read;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wmask;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_burst;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_beat;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_lock;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_excl;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_size;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__rspid_fifo_i_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_ready_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_TDO;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_DRV_TDO;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_resp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_req_sel_dbgram;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_access_dbgram_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_condi;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dmcontrol;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dbgram;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_access_dbgram_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_icb_cmd_hsked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_ena;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_addr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT____VdfgRegularize_h3decba6f_0_2;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_30;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_35;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT____Vcellinp__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr____pinNumber1;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_req_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_resp_ready;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__irReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusValidReg;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusWriteReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusReadReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busyReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyBusyReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyNonzeroRespReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__skipOpReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__downgradeOpReg;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busy;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__nonzeroResp;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_read;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_ena;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_rsp_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_rsp_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__icb_cmd_o0;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_splt_indic;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT____VdfgRegularize_he31f533e_0_25;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_nxt;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_cfg_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countLo_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countHi_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_cmp_0_write_valid;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_ie_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleep_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_0_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_1_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_2_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_3_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_4_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_5_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_6_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_wakeupProgram_7_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_0_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_1_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_2_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_3_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_4_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_5_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_6_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__pmu_io_regs_sleepProgram_7_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_cfg_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_countLo_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_cmp_0_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog_io_regs_feed_write_valid;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__Queue_1_io_enq_ready;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2584;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2664;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2744;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2904;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2984;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3104;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3224;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3264;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3304;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3424;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3624;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3784;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3984;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4024;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4224;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4384;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7571;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7572;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7578;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7581;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7582;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7588;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_536;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_546;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_553;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_563;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_569;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_575;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_586;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_595;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_601;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_607;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_614;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_626;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_638;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_650;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__scale;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_145;
            CData/*6:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_146;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__ip;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__AsyncResetRegVec_1__DOT__reg_0_q;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_355;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1_io_q;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_394;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_set;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_clr;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_r;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wantSleep;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__awake;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_381;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_386;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_388;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__unlocked;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_391;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_1;
            CData/*2:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__pc;
            CData/*1:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupCause;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_394;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_396;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_7;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_540;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_544;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_549;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_563;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_3_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_4_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_143;
            CData/*3:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__scale;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_152;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_154;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_155;
            CData/*4:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_164;
            CData/*5:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_165;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_172;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__elapsed_0;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__zerocmp;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__countReset;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_193;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_195;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__ip;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_2_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_en;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_4_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_5_1__DOT__reg_0_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read_T_69_mask;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__maybe_full;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_77;
        };
        struct {
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_9;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__sync;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__last;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_9;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__sync;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__last;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_8;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_9;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__sync;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__last;
            CData/*0:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_0_4;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_0_5;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_0_12;
            CData/*5:0*/ __Vintraval_h8858712b__0;
            CData/*0:0*/ __Vintraval_h1a791810__0;
            CData/*0:0*/ __Vintraval_hee6f94a9__0;
            CData/*0:0*/ __Vintraval_ha44d0701__0;
            CData/*0:0*/ __Vintraval_h3d0b4890__0;
            CData/*0:0*/ __Vintraval_hdcd19295__0;
            CData/*0:0*/ __Vintraval_hadfe27de__0;
            CData/*0:0*/ __Vintraval_ha6de5fea__0;
            CData/*0:0*/ __Vintraval_h5efc6ced__0;
            CData/*0:0*/ __Vintraval_h8a24ec8e__0;
            CData/*0:0*/ __Vintraval_h9136e4dd__0;
            CData/*0:0*/ __Vintraval_h2b7a4978__0;
            CData/*1:0*/ __Vintraval_h8681e862__0;
            CData/*1:0*/ __Vintraval_h1dec1db1__0;
            CData/*1:0*/ __Vintraval_hd7a1753e__0;
            CData/*1:0*/ __Vintraval_hff0bc976__0;
            CData/*1:0*/ __Vintraval_ha248530e__0;
            CData/*0:0*/ __Vintraval_he96e6c2a__0;
            CData/*1:0*/ __Vintraval_h208a073c__0;
            CData/*0:0*/ __Vintraval_h8c98e909__0;
            CData/*0:0*/ __Vintraval_hfcfa97a5__0;
            CData/*0:0*/ __Vintraval_hd09a1d9c__0;
            CData/*0:0*/ __Vintraval_h6ff24b37__0;
            CData/*0:0*/ __Vintraval_h067dfd0e__0;
            CData/*0:0*/ __Vintraval_h7e87fe30__0;
            CData/*0:0*/ __Vintraval_h04c95434__0;
            CData/*0:0*/ __Vintraval_h41fa28b9__0;
            CData/*0:0*/ __Vintraval_h2747d831__0;
            CData/*4:0*/ __Vintraval_h423ee3a0__0;
            CData/*4:0*/ __Vintraval_h88483870__0;
            CData/*0:0*/ __Vintraval_h7191d6d6__0;
            CData/*0:0*/ __Vintraval_h78b5ec65__0;
            CData/*0:0*/ __Vintraval_he5e0c6db__0;
            CData/*0:0*/ __Vintraval_h72301da6__0;
            CData/*0:0*/ __Vintraval_hd206411d__0;
            CData/*0:0*/ __Vintraval_h6f55fa58__0;
            CData/*0:0*/ __Vintraval_h51b3a2a6__0;
            CData/*1:0*/ __Vintraval_h891128f3__0;
            CData/*0:0*/ __Vintraval_h018c559c__0;
            CData/*0:0*/ __Vintraval_h170e5ea7__0;
            CData/*0:0*/ __Vintraval_h46a1c7b9__0;
            CData/*0:0*/ __Vintraval_h0dd6caa2__0;
            CData/*0:0*/ __Vintraval_h44dbc541__0;
            CData/*0:0*/ __Vintraval_h19c49dcb__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_hb7a34036__0;
            CData/*1:0*/ __Vintraval_h4f6851f6__0;
            CData/*4:0*/ __Vintraval_h036df174__0;
            CData/*0:0*/ __Vintraval_h09626a4f__0;
            CData/*0:0*/ __Vintraval_hee19f373__0;
            CData/*4:0*/ __Vintraval_h1efe7cb6__0;
            CData/*0:0*/ __Vintraval_h0b08007d__0;
            CData/*0:0*/ __Vintraval_h76cac09e__0;
            CData/*0:0*/ __Vintraval_h64111c57__0;
            CData/*0:0*/ __Vintraval_h19b442e1__0;
            CData/*0:0*/ __Vintraval_h7bea3fd4__0;
            CData/*0:0*/ __Vintraval_h225ebc93__0;
            CData/*0:0*/ __Vintraval_h56410c7e__0;
            CData/*0:0*/ __Vintraval_h5cc0b32d__0;
            CData/*0:0*/ __Vintraval_h0bf2dae7__0;
            CData/*0:0*/ __Vintraval_h27ac28d7__0;
            CData/*0:0*/ __Vintraval_h343c827a__0;
            CData/*0:0*/ __Vintraval_h7745fb0e__0;
            CData/*0:0*/ __Vintraval_he92fdcdb__0;
            CData/*0:0*/ __Vintraval_h2f852ed4__0;
            CData/*2:0*/ __Vintraval_h384d2a76__0;
            CData/*2:0*/ __Vintraval_h56174f88__0;
            CData/*0:0*/ __Vintraval_h925ef1f7__0;
            CData/*3:0*/ __Vintraval_h7bc1da14__0;
            CData/*0:0*/ __Vintraval_hc9591d55__0;
            CData/*3:0*/ __Vintraval_h9091c369__0;
            CData/*0:0*/ __Vintraval_ha337b1b2__0;
            CData/*0:0*/ __Vintraval_h7a6a410f__0;
            CData/*2:0*/ __Vintraval_h024a2cfa__0;
            CData/*5:0*/ __Vintraval_h02617312__0;
            CData/*0:0*/ __Vintraval_hb024a179__0;
            CData/*0:0*/ __Vintraval_hf0fe0283__0;
            CData/*0:0*/ __Vintraval_h0667131f__0;
            CData/*0:0*/ __Vintraval_h4cd79c83__0;
            CData/*0:0*/ __Vintraval_hf2ca8190__0;
            CData/*0:0*/ __Vintraval_h28b3d018__0;
            CData/*0:0*/ __Vintraval_hb00d508a__0;
            CData/*0:0*/ __Vintraval_hec75fab7__0;
            CData/*0:0*/ __Vintraval_hc9bd3441__0;
            CData/*0:0*/ __Vintraval_hf0ddb8ce__0;
            CData/*0:0*/ __Vintraval_h54a7754b__0;
            CData/*0:0*/ __Vintraval_h86ab52b1__0;
            CData/*0:0*/ __Vintraval_h2354a6cc__0;
            CData/*0:0*/ __Vintraval_h086812ef__0;
            CData/*0:0*/ __Vintraval_ha0850971__0;
            CData/*0:0*/ __Vintraval_he8ca51a4__0;
            CData/*0:0*/ __Vintraval_had680e53__0;
            CData/*0:0*/ __Vintraval_hc27fa5f8__0;
            CData/*0:0*/ __Vintraval_h391d844e__0;
            CData/*0:0*/ __Vintraval_haee39e8b__0;
            CData/*0:0*/ __Vintraval_h7936d275__0;
            CData/*0:0*/ __Vintraval_h1c0d57c2__0;
            CData/*0:0*/ __Vintraval_hbdf80790__0;
            CData/*0:0*/ __Vintraval_hf69dc58f__0;
            CData/*0:0*/ __Vintraval_h8664ca18__0;
            CData/*0:0*/ __Vintraval_h1f5a1f6c__0;
            CData/*5:0*/ __Vintraval_hcef53c31__0;
            CData/*0:0*/ __Vintraval_hefa3bbb7__0;
            CData/*0:0*/ __Vintraval_hf9ddefbe__0;
            CData/*0:0*/ __Vintraval_h600f9560__0;
            CData/*0:0*/ __Vintraval_h11a08201__0;
            CData/*0:0*/ __Vintraval_h3c47fb7a__0;
            CData/*0:0*/ __Vintraval_he5c22760__0;
            CData/*0:0*/ __Vintraval_h841ef403__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_h20e84604__0;
            CData/*0:0*/ __Vintraval_hdda6d6db__0;
            CData/*0:0*/ __Vintraval_h8c84266d__0;
            CData/*1:0*/ __Vintraval_h9fbb8313__0;
            CData/*0:0*/ __Vintraval_haf58db70__0;
            CData/*0:0*/ __Vintraval_he63b049f__0;
            CData/*0:0*/ __Vintraval_h81373fad__0;
            CData/*0:0*/ __Vintraval_hf991100f__0;
            CData/*0:0*/ __Vintraval_h2af2a3ae__0;
            CData/*0:0*/ __Vintraval_h779c9b62__0;
            CData/*0:0*/ __Vintraval_h2ca0f4ee__0;
            CData/*0:0*/ __Vintraval_he05c4e05__0;
            CData/*0:0*/ __Vintraval_hf2559d0c__0;
            CData/*0:0*/ __Vintraval_h51be3bc4__0;
            CData/*0:0*/ __Vintraval_h07ecd432__0;
            CData/*0:0*/ __Vintraval_h4c3e3738__0;
            CData/*2:0*/ __Vintraval_hf11bb7d5__0;
            CData/*0:0*/ __Vintraval_hef24e2b8__0;
            CData/*5:0*/ __Vintraval_hbf603178__0;
            CData/*2:0*/ __Vintraval_heede8eee__0;
            CData/*0:0*/ __Vintraval_h86035dd4__0;
            CData/*2:0*/ __Vintraval_he6711ebe__0;
            CData/*0:0*/ __Vintraval_h4bf7c7cb__0;
            CData/*2:0*/ __Vintraval_he993da12__0;
            CData/*0:0*/ __Vintraval_hadf2e1fa__0;
            CData/*2:0*/ __Vintraval_h620e54e6__0;
            CData/*0:0*/ __Vintraval_he1f01b06__0;
            CData/*2:0*/ __Vintraval_h18e2c3db__0;
            CData/*0:0*/ __Vintraval_h638d4779__0;
            CData/*2:0*/ __Vintraval_h06222fa4__0;
            CData/*0:0*/ __Vintraval_h0114718a__0;
            CData/*2:0*/ __Vintraval_h57a3407d__0;
            CData/*0:0*/ __Vintraval_hf7254a1b__0;
            CData/*2:0*/ __Vintraval_hf4221864__0;
            CData/*0:0*/ __Vintraval_h72dacdd0__0;
            CData/*2:0*/ __Vintraval_h9b9d371d__0;
            CData/*0:0*/ __Vintraval_h14a1bd0e__0;
            CData/*2:0*/ __Vintraval_hd8def3b8__0;
            CData/*0:0*/ __Vintraval_hc3220250__0;
            CData/*2:0*/ __Vintraval_h5a77c92a__0;
            CData/*0:0*/ __Vintraval_h008983ec__0;
            CData/*2:0*/ __Vintraval_h4253af98__0;
            CData/*0:0*/ __Vintraval_hc641dfc7__0;
            CData/*2:0*/ __Vintraval_he634b2bd__0;
            CData/*0:0*/ __Vintraval_h48b13000__0;
            CData/*2:0*/ __Vintraval_h24f039cc__0;
            CData/*0:0*/ __Vintraval_hb95f1635__0;
            CData/*2:0*/ __Vintraval_h1fa3c580__0;
            CData/*0:0*/ __Vintraval_h860992dd__0;
            CData/*2:0*/ __Vintraval_ha92a47ce__0;
            CData/*0:0*/ __Vintraval_h9f5061f2__0;
            CData/*2:0*/ __Vintraval_h2ae8bc1d__0;
            CData/*0:0*/ __Vintraval_hfbfdc58a__0;
            CData/*0:0*/ __Vintraval_hbcc24b28__0;
            CData/*0:0*/ __Vintraval_h474a6cc9__0;
            CData/*0:0*/ __Vintraval_h5a10102d__0;
            CData/*0:0*/ __Vintraval_h29ffea6d__0;
            CData/*0:0*/ __Vintraval_ha223dfe7__0;
            CData/*0:0*/ __Vintraval_h0c199211__0;
            CData/*0:0*/ __Vintraval_h691d2c27__0;
            CData/*0:0*/ __Vintraval_hb1fae9b6__0;
            CData/*0:0*/ __Vintraval_hd5785f1b__0;
            CData/*0:0*/ __Vintraval_h13d5053e__0;
            CData/*0:0*/ __Vintraval_h8febd654__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_he7ae423f__0;
            CData/*0:0*/ __Vintraval_hc33c8f6f__0;
            CData/*7:0*/ __Vintraval_he267088b__0;
            CData/*7:0*/ __Vintraval_h086add95__0;
            CData/*7:0*/ __Vintraval_heacb8cc3__0;
            CData/*2:0*/ __Vintraval_h901de27c__0;
            CData/*2:0*/ __Vintraval_h4038bdc7__0;
            CData/*2:0*/ __Vintraval_h901ca359__0;
            CData/*3:0*/ __Vintraval_h1136ff54__0;
            CData/*0:0*/ __Vintraval_h5e2b8b45__0;
            CData/*0:0*/ __Vintraval_h38b1ad1d__0;
            CData/*0:0*/ __Vintraval_h78baeb91__0;
            CData/*0:0*/ __Vintraval_h41b01574__0;
            CData/*4:0*/ __Vintraval_h825a8d99__0;
            CData/*0:0*/ __Vintraval_h29f72d84__0;
            CData/*0:0*/ __Vintraval_hfa8313ba__0;
            CData/*0:0*/ __Vintraval_h38b1ad1d__1;
            CData/*0:0*/ __Vintraval_h78baeb91__1;
            CData/*0:0*/ __Vintraval_h41b01574__1;
            CData/*4:0*/ __Vintraval_h825a24bc__0;
            CData/*3:0*/ __Vintraval_h1136762f__0;
            CData/*4:0*/ __Vintraval_h8259f643__0;
            CData/*3:0*/ __Vintraval_h1134cee4__0;
            CData/*4:0*/ __Vintraval_h825a54a9__0;
            CData/*3:0*/ __Vintraval_h1133c851__0;
            CData/*4:0*/ __Vintraval_h826f8350__0;
            CData/*3:0*/ __Vintraval_h11355af3__0;
            CData/*0:0*/ __Vintraval_h78bb0326__0;
            CData/*4:0*/ __Vintraval_h8259f643__1;
            CData/*3:0*/ __Vintraval_h1134cee4__1;
            CData/*4:0*/ __Vintraval_h825a54a9__1;
            CData/*3:0*/ __Vintraval_h1133c851__1;
            CData/*0:0*/ __Vintraval_h78bb0326__1;
            CData/*4:0*/ __Vintraval_h825a54a9__2;
            CData/*3:0*/ __Vintraval_h1133c851__2;
            CData/*0:0*/ __Vintraval_h38b0d19a__0;
            CData/*4:0*/ __Vintraval_h825a18a0__0;
            CData/*3:0*/ __Vintraval_h1134cee4__2;
            CData/*4:0*/ __Vintraval_h8259f643__2;
            CData/*3:0*/ __Vintraval_h1134cee4__3;
            CData/*4:0*/ __Vintraval_h825a18a0__1;
            CData/*3:0*/ __Vintraval_h1133c851__3;
            CData/*0:0*/ __Vintraval_h38b0d19a__1;
            CData/*0:0*/ __Vintraval_h5714f750__0;
            CData/*4:0*/ __Vintraval_h826f8350__1;
            CData/*3:0*/ __Vintraval_h11355af3__1;
            CData/*4:0*/ __Vintraval_h825a8d99__1;
            CData/*3:0*/ __Vintraval_h1136ff54__1;
            CData/*0:0*/ __Vintraval_h419ea985__0;
            CData/*0:0*/ __Vintraval_hcea0b182__0;
            CData/*0:0*/ __Vintraval_h5e2c2372__0;
            CData/*0:0*/ __Vintraval_h5714f750__1;
            CData/*4:0*/ __Vintraval_h825a8d99__2;
            CData/*3:0*/ __Vintraval_h1136ff54__2;
            CData/*0:0*/ __Vintraval_h419ea985__1;
            CData/*3:0*/ __Vintraval_h1136ff54__3;
            CData/*0:0*/ __Vintraval_h5e2b8b45__1;
            CData/*0:0*/ __Vintraval_h38b1ad1d__2;
            CData/*0:0*/ __Vintraval_h78baeb91__2;
            CData/*0:0*/ __Vintraval_h41b01574__2;
            CData/*4:0*/ __Vintraval_h825a8d99__3;
            CData/*0:0*/ __Vintraval_h29f72d84__1;
            CData/*7:0*/ __Vintraval_hd140128c__0;
            CData/*7:0*/ __Vintraval_h1f3f4024__0;
        };
        struct {
            CData/*7:0*/ __Vintraval_h9a6d062b__0;
            CData/*2:0*/ __Vintraval_h954a5450__0;
            CData/*2:0*/ __Vintraval_h2f54a541__0;
            CData/*2:0*/ __Vintraval_h954920c5__0;
            CData/*3:0*/ __Vintraval_h3daee124__0;
            CData/*0:0*/ __Vintraval_h7f9eb364__0;
            CData/*0:0*/ __Vintraval_he79a2d05__0;
            CData/*0:0*/ __Vintraval_h3514d0b6__0;
            CData/*0:0*/ __Vintraval_h0fe25a27__0;
            CData/*4:0*/ __Vintraval_h4e7adc08__0;
            CData/*0:0*/ __Vintraval_ha0973e5b__0;
            CData/*0:0*/ __Vintraval_h17e1fe2b__0;
            CData/*0:0*/ __Vintraval_he79a2d05__1;
            CData/*0:0*/ __Vintraval_h3514d0b6__1;
            CData/*0:0*/ __Vintraval_h0fe25a27__1;
            CData/*4:0*/ __Vintraval_h4e79b51f__0;
            CData/*3:0*/ __Vintraval_h3daf1cbf__0;
            CData/*4:0*/ __Vintraval_h4e79461a__0;
            CData/*3:0*/ __Vintraval_h3dadae34__0;
            CData/*4:0*/ __Vintraval_h4e79a50e__0;
            CData/*3:0*/ __Vintraval_h3dac9a21__0;
            CData/*4:0*/ __Vintraval_h4e8ff1e3__0;
            CData/*3:0*/ __Vintraval_h3dae47c3__0;
            CData/*0:0*/ __Vintraval_h35156c47__0;
            CData/*4:0*/ __Vintraval_h4e79461a__1;
            CData/*3:0*/ __Vintraval_h3dadae34__1;
            CData/*4:0*/ __Vintraval_h4e79a50e__1;
            CData/*3:0*/ __Vintraval_h3dac9a21__1;
            CData/*0:0*/ __Vintraval_h35156c47__1;
            CData/*4:0*/ __Vintraval_h4e79a50e__2;
            CData/*3:0*/ __Vintraval_h3dac9a21__2;
            CData/*0:0*/ __Vintraval_he79951b2__0;
            CData/*4:0*/ __Vintraval_h4e7a5b03__0;
            CData/*3:0*/ __Vintraval_h3dadae34__2;
            CData/*4:0*/ __Vintraval_h4e79461a__2;
            CData/*3:0*/ __Vintraval_h3dadae34__3;
            CData/*4:0*/ __Vintraval_h4e7a5b03__1;
            CData/*3:0*/ __Vintraval_h3dac9a21__3;
            CData/*0:0*/ __Vintraval_he79951b2__1;
            CData/*0:0*/ __Vintraval_he6337327__0;
            CData/*4:0*/ __Vintraval_h4e8ff1e3__1;
            CData/*3:0*/ __Vintraval_h3dae47c3__1;
            CData/*4:0*/ __Vintraval_h4e7adc08__1;
            CData/*3:0*/ __Vintraval_h3daee124__1;
            CData/*0:0*/ __Vintraval_h0fe0b2d4__0;
            CData/*0:0*/ __Vintraval_h35a00bf5__0;
            CData/*0:0*/ __Vintraval_h7f9dbb95__0;
            CData/*0:0*/ __Vintraval_he6337327__1;
            CData/*4:0*/ __Vintraval_h4e7adc08__2;
            CData/*3:0*/ __Vintraval_h3daee124__2;
            CData/*0:0*/ __Vintraval_h0fe0b2d4__1;
            CData/*3:0*/ __Vintraval_h3daee124__3;
            CData/*0:0*/ __Vintraval_h7f9eb364__1;
            CData/*0:0*/ __Vintraval_he79a2d05__2;
            CData/*0:0*/ __Vintraval_h3514d0b6__2;
            CData/*0:0*/ __Vintraval_h0fe25a27__2;
            CData/*4:0*/ __Vintraval_h4e7adc08__3;
            CData/*0:0*/ __Vintraval_ha0973e5b__1;
            CData/*0:0*/ __Vintraval_h98a57fff__0;
            CData/*2:0*/ __Vintraval_h2d0c347a__0;
            CData/*0:0*/ __Vintraval_h83995e1a__0;
            CData/*0:0*/ __Vintraval_h1404f389__0;
            CData/*0:0*/ __Vintraval_h4ae6bcde__0;
            CData/*0:0*/ __Vintraval_hb25f5588__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_h1e5e269b__0;
            CData/*0:0*/ __Vintraval_h7f5cec5e__0;
            CData/*0:0*/ __Vintraval_h55333267__0;
            CData/*0:0*/ __Vintraval_h28680870__0;
            CData/*0:0*/ __Vintraval_hadca5816__0;
            CData/*0:0*/ __Vintraval_hb3ecd471__0;
            CData/*0:0*/ __Vintraval_h43a16677__0;
            CData/*0:0*/ __Vintraval_h15bb05b2__0;
            CData/*0:0*/ __Vintraval_h68df2d1c__0;
            CData/*0:0*/ __Vintraval_hdb64b16e__0;
            CData/*0:0*/ __Vintraval_h291798a4__0;
            CData/*5:0*/ __Vintraval_h9cc53a4c__0;
            CData/*0:0*/ __Vintraval_hbb997769__0;
            CData/*0:0*/ __Vintraval_ha6822212__0;
            CData/*0:0*/ __Vintraval_h379687ee__0;
            CData/*0:0*/ __Vintraval_h2e69cc6f__0;
            CData/*0:0*/ __Vintraval_hf30e97ca__0;
            CData/*1:0*/ __Vintraval_hb6e82648__0;
            CData/*1:0*/ __Vintraval_h19f22291__0;
            CData/*0:0*/ __Vintraval_h58761482__0;
            CData/*0:0*/ __Vintraval_h8902ce3e__0;
            CData/*0:0*/ __Vintraval_hc6288c9b__0;
            CData/*0:0*/ __Vintraval_h5a508b67__0;
            CData/*0:0*/ __Vintraval_ha2dd1692__0;
            CData/*0:0*/ __Vintraval_hd9048547__0;
            CData/*0:0*/ __Vintraval_h6eb3bd07__0;
            CData/*1:0*/ __Vintraval_h8d6ce077__0;
            CData/*0:0*/ __Vintraval_hd8f72df7__0;
            CData/*0:0*/ __Vintraval_he46e6cba__0;
            CData/*0:0*/ __Vintraval_hb149e220__0;
            CData/*0:0*/ __Vintraval_hcabdbbbf__0;
            CData/*0:0*/ __Vintraval_h5405b56f__0;
            CData/*1:0*/ __Vintraval_h89a370c4__0;
            CData/*0:0*/ __Vintraval_h9272e87d__0;
            CData/*0:0*/ __Vintraval_h5eafd53f__0;
            CData/*0:0*/ __Vintraval_h9e3d27e0__0;
            CData/*0:0*/ __Vintraval_h56dab330__0;
            CData/*0:0*/ __Vintraval_hee51bdb9__0;
            CData/*0:0*/ __Vintraval_had979aa2__0;
            CData/*0:0*/ __Vintraval_h2d73c272__0;
            CData/*1:0*/ __Vintraval_h36b6fe0c__0;
            CData/*0:0*/ __Vintraval_hdadf0d74__0;
            CData/*0:0*/ __Vintraval_h5494aacb__0;
            CData/*0:0*/ __Vintraval_hbb2af6cf__0;
            CData/*0:0*/ __Vintraval_h588e0b56__0;
            CData/*0:0*/ __Vintraval_h99b85902__0;
            CData/*1:0*/ __Vintraval_h0492a2f6__0;
            CData/*0:0*/ __Vintraval_ha7dc31b6__0;
            CData/*0:0*/ __Vintraval_hf7568a30__0;
            CData/*0:0*/ __Vintraval_hf9b0ba88__0;
            CData/*0:0*/ __Vintraval_hf80b1bfb__0;
            CData/*2:0*/ __Vintraval_h683c7a0b__0;
            CData/*2:0*/ __Vintraval_haecfdc47__0;
            CData/*0:0*/ __Vintraval_ha8c8096a__0;
            CData/*3:0*/ __Vintraval_hb978846c__0;
            CData/*0:0*/ __Vintraval_h05f4dcf9__0;
            CData/*0:0*/ __Vintraval_hbfbbb978__0;
            CData/*0:0*/ __Vintraval_h8e82e1e4__0;
            CData/*0:0*/ __Vintraval_h1288df8d__0;
            CData/*0:0*/ __Vintraval_hd0980e27__0;
            CData/*1:0*/ __Vintraval_h4e1f0f8d__0;
            CData/*0:0*/ __Vintraval_he49300ef__0;
            CData/*0:0*/ __Vintraval_h6b8617ae__0;
            CData/*0:0*/ __Vintraval_h0be76a8e__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_h41d2e151__0;
            CData/*0:0*/ __Vintraval_h50f259c0__0;
            CData/*1:0*/ __Vintraval_h41ee2a37__0;
            CData/*0:0*/ __Vintraval_h4a1d9381__0;
            CData/*0:0*/ __Vintraval_hddddc98f__0;
            CData/*0:0*/ __Vintraval_h6ca80e51__0;
            CData/*0:0*/ __Vintraval_h5cf7eccc__0;
            CData/*0:0*/ __Vintraval_hf973b832__0;
            CData/*1:0*/ __Vintraval_hb7cf8a38__0;
            CData/*0:0*/ __Vintraval_h80ac8e0a__0;
            CData/*0:0*/ __Vintraval_h6357674e__0;
            CData/*0:0*/ __Vintraval_heaa8be05__0;
            CData/*0:0*/ __Vintraval_h195152ba__0;
            CData/*0:0*/ __Vintraval_h97824dd5__0;
            CData/*1:0*/ __Vintraval_h3aeaa991__0;
            CData/*0:0*/ __Vintraval_h92d6ece6__0;
            CData/*0:0*/ __Vintraval_hb8a61e2a__0;
            CData/*0:0*/ __Vintraval_hd8a0aad9__0;
            CData/*0:0*/ __Vintraval_h7f888f70__0;
            CData/*0:0*/ __Vintraval_h65bf1286__0;
            CData/*1:0*/ __Vintraval_h1046b059__0;
            CData/*0:0*/ __Vintraval_h34cbd5a2__0;
            CData/*0:0*/ __Vintraval_hdc45d494__0;
            CData/*0:0*/ __Vintraval_h052119e6__0;
            CData/*0:0*/ __Vintraval_h511c8085__0;
            CData/*2:0*/ __Vintraval_he471f2cf__0;
            CData/*0:0*/ __Vintraval_h5f5b7465__0;
            CData/*0:0*/ __Vintraval_h3078c6a9__0;
            CData/*0:0*/ __Vintraval_h757f520f__0;
            CData/*0:0*/ __Vintraval_he0eb291a__0;
            CData/*0:0*/ __Vintraval_h47f63029__0;
            CData/*0:0*/ __Vintraval_h1450b9c9__0;
            CData/*0:0*/ __Vintraval_haa0812e9__0;
            CData/*0:0*/ __Vintraval_hda42e188__0;
            CData/*0:0*/ __Vintraval_h4ab1bd24__0;
            CData/*0:0*/ __Vintraval_hf59bde88__0;
            CData/*0:0*/ __Vintraval_h9750e5d5__0;
            CData/*0:0*/ __Vintraval_h6491f56d__0;
            CData/*0:0*/ __Vintraval_h9344fe36__0;
            CData/*0:0*/ __Vintraval_h717fb646__0;
            CData/*0:0*/ __Vintraval_hc94c5593__0;
            CData/*0:0*/ __Vintraval_hedb2a33a__0;
            CData/*0:0*/ __Vintraval_h4ab77e5c__0;
            CData/*0:0*/ __Vintraval_h7b644741__0;
            CData/*0:0*/ __Vintraval_h97314fe1__0;
            CData/*0:0*/ __Vintraval_h347d93a9__0;
            CData/*0:0*/ __Vintraval_hc0400cb8__0;
            CData/*0:0*/ __Vintraval_he4942a4e__0;
            CData/*0:0*/ __Vintraval_hbb0df517__0;
            CData/*0:0*/ __Vintraval_hbef082f0__0;
            CData/*0:0*/ __Vintraval_hcc283e41__0;
            CData/*0:0*/ __Vintraval_h8c9b9587__0;
            CData/*0:0*/ __Vintraval_h0573b2cf__0;
            CData/*0:0*/ __Vintraval_h9fad8bae__0;
            CData/*0:0*/ __Vintraval_ha0c51fb1__0;
            CData/*0:0*/ __Vintraval_h283d49b2__0;
            CData/*0:0*/ __Vintraval_h7dd4ad24__0;
            CData/*0:0*/ __Vintraval_h546419c1__0;
            CData/*0:0*/ __Vintraval_h81b3ccfa__0;
            CData/*0:0*/ __Vintraval_h5b4539c2__0;
            CData/*0:0*/ __Vintraval_h9e1a8e4f__0;
            CData/*0:0*/ __Vintraval_h63199871__0;
            CData/*0:0*/ __Vintraval_h14940fd9__0;
            CData/*0:0*/ __Vintraval_h606a0d1d__0;
        };
        struct {
            CData/*0:0*/ __Vintraval_h9059179e__0;
            CData/*0:0*/ __Vintraval_h1331fe6d__0;
            CData/*1:0*/ __Vintraval_h7c86b278__0;
            CData/*0:0*/ __Vintraval_hfc19bb0d__0;
            CData/*0:0*/ __Vintraval_h8887173c__0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r__v1;
            CData/*5:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_d_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_valid_dfflr__DOT__qout_r__v0;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cmd_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__sbuf_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__lbuf_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__state_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r__v1;
        };
        struct {
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r__v0;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r__v0;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r__v0;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r__v1;
            CData/*5:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*5:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
        };
        struct {
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_scl_o_oen;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c0_sda_o_oen;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__slave_wait;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSCL;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__fSDA;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_scl_o_oen;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__io_pads_i2c1_sda_o_oen;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r__v1;
            CData/*5:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v0;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v1;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v2;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v3;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v3;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v4;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v5;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v5;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v6;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v6;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v6;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v6;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v3;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v7;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v7;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v7;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v7;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v8;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v8;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v8;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v8;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v9;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v9;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v9;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v9;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v10;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v10;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v10;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v10;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v3;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v11;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v11;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v11;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v11;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v12;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v12;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v12;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v12;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v2;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v2;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v3;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v4;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v13;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v13;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v13;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v13;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v3;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v14;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_cmd__v14;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__core_txd__v5;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__shift__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__ld__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_done__v4;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v14;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__c_state__v14;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__s_irxack__v2;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v0;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__dcnt__v2;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v0;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v1;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__sr__v2;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v0;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v1;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v1;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v2;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v3;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v3;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v4;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v5;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v5;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v6;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v6;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v6;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v6;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v3;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v7;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v7;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v7;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v7;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v8;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v8;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v8;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v8;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v9;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v9;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v9;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v9;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v10;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v10;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v10;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v10;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v3;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v2;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v11;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v11;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v11;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v11;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v12;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v12;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v12;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v12;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v2;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v3;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v4;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v13;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v13;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v13;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v13;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v3;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v3;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v14;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_cmd__v14;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v5;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__core_txd__v5;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__shift__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__ld__v4;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v4;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_done__v4;
            CData/*4:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v14;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__c_state__v14;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__s_irxack__v2;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v0;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__dcnt__v2;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v0;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v1;
            CData/*7:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v2;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__sr__v2;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r__v0;
            CData/*5:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r__v0;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_update;
            CData/*2:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__gelu_cnt;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*3:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
        };
        struct {
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r__v1;
            CData/*2:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r__v1;
        };
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
        };
    };
    struct {
        struct {
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r__v0;
            CData/*1:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r__v1;
            CData/*0:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0;
            CData/*0:0*/ __VdlySet__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__0;
            CData/*1:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
        };
        struct {
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__0;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__0;
            CData/*0:0*/ __VstlDidInit;
            CData/*0:0*/ __VstlFirstIteration;
            CData/*0:0*/ __VicoFirstIteration;
            CData/*2:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406__1;
            CData/*1:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__u_float_adder_stage2_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__0__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__1__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__genblk1__BRA__2__KET____DOT__u_float_adder_stage1_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1;
        };
        struct {
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__0__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__1__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__2__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__genblk1__BRA__3__KET____DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FADD1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__FADD1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_1____PVT__res_exp_same_s__1;
            CData/*4:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__u_float_add_2____PVT__res_exp_same_s__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__rst_n__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_aon__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_iso__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_itcm__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_start__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__flag2__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__flag2__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag1__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag2__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__flag3__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__lfextclk__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch_reset__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1_reset__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer0__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer1__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer2__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_clk_timer3__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q__0;
            CData/*0:0*/ __VactDidInit;
            CData/*0:0*/ __VactContinue;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r;
        };
        struct {
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_addr;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r;
            SData/*13:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_div;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4850;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_div;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_127;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_16;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__r_pre;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
            SData/*13:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__r_pre;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
            SData/*13:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__filter_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_event_signals;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch0_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch1_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch2_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_ch3_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch0_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch1_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch2_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_ch3_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch0_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch1_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch2_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_ch3_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch0_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch1_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch2_lut;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_th;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_ch3_lut;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__waddr;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__raddr;
            SData/*9:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__STAT_REG_CAL;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__RAM_SEL;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_valid_cnt;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_output;
        };
        struct {
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ofmap_in_cnt;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_result;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr;
            SData/*11:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_addr_cur;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_addr;
            SData/*12:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_addr;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ifmap_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__conv_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__ofmap_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__dout_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__of_line_num;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_ofmap_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_of_line_num;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_conv_cnt;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__next_dout_valid_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap1_3;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap2_3;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__ifmap3_3;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap1_3;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap2_3;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_1;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__ifmap3_3;
            VlWide<5>/*143:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch1_out_reg;
            VlWide<5>/*143:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__ch2_out_reg;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_mid;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_1__DOT__c_reg;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_mid;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_conv_kernal__DOT__u_addertree9_fp16_2__DOT__c_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__AvgOut_temp;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__add;
            SData/*10:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__sum_temp;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__add;
            SData/*10:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__sum_temp;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__pre;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__pre_i;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__out_o;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT____Vcellinp__a5____pinNumber2;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Square_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__coeff_mul_add_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__tanh_output_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__gelu_part1_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Square_reg;
        };
        struct {
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__coeff_mul_add_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__tanh_output_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__gelu_part1_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Square_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__coeff_mul_add_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__tanh_output_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__gelu_part1_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Square_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_Cube_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__coeff_mul_add_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__tanh_output_reg;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__gelu_part1_reg;
            SData/*14:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_addr;
            SData/*14:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_addr;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2482;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7358;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7390;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7488;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7520;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_0;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_1;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_2;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_3;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_4;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_5;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_6;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_7;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_0;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_1;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_2;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_3;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_4;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_5;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_6;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_7;
            SData/*8:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__insnBits;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__count;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_524;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_526;
            SData/*15:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__cmp_0;
            SData/*15:0*/ __Vintraval_h79621029__0;
            SData/*15:0*/ __Vintraval_h606f6760__0;
            SData/*15:0*/ __Vintraval_hc09464ac__0;
            SData/*8:0*/ __Vintraval_hf1529bf1__0;
            SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r__v0;
            SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r__v0;
            SData/*15:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r__v0;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
            SData/*12:0*/ __VdlyDim0__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0;
            SData/*8:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            SData/*12:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_cnt;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__0__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__1__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__2__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*15:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__genblk2__BRA__3__KET____DOT__u_gelu__DOT__in_fp16_reg;
            SData/*10:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num;
        };
        struct {
            SData/*10:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__FM1__result__0;
            SData/*10:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__num__0;
            SData/*10:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__num__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__ans__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m3__result__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__a5__result__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__yi_pai__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__s1__DOT__m4__result__0;
            IData/*31:0*/ tb_verilator__DOT__pc_write_to_host_cnt;
            IData/*31:0*/ tb_verilator__DOT__pc_write_to_host_cycle;
            IData/*31:0*/ tb_verilator__DOT__valid_ir_cycle;
            IData/*31:0*/ tb_verilator__DOT__cycle_count;
            VlWide<16>/*511:0*/ tb_verilator__DOT__testcase;
            IData/*31:0*/ tb_verilator__DOT__i;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioA_o_oval;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioA_o_oe;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioB_o_oval;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__io_pads_gpioB_o_oe;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__sysmem_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__sysper_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dm_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_cfg_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__qspi0_ro_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_cfg_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__dma_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__acc_dma_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_req_rs1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nice_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_adder;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wdat_mux;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_op1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr____pinNumber2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr____pinNumber2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr____pinNumber2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT____Vcellinp__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr____pinNumber2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu2biu_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ir;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__dec_info;
            IData/*20:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_info_bus;
            IData/*20:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__agu_info_bus;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_i_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cl_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cj_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_29;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_30;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_31;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_wdat;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_rs1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_rs2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_i_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cl_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cj_imm;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_29;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_30;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT____VdfgRegularize_ha79fd168_0_31;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_o_wbck_wdat;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_i_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_i_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs2;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_info;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT__csr_op1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_gen_op2;
            VlWide<3>/*66:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_special_res;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_res;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__srl_res;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_res;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_cause;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_nxt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__rdata_algn;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wdata;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__j;
            VlWide<3>/*90:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack;
            VlWide<3>/*90:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_i_dat;
            VlWide<3>/*90:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wdata;
            IData/*16:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_prio;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__ii;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_prio;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata;
            IData/*16:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_62;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_63;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_64;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_65;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_66;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_8;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_67;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_68;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_69;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_70;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_71;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_72;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_73;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__qspi0_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart0_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart1_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__uart2_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi1_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__spi2_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c0_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c1_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioA_apb_prdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__gpioB_apb_prdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__pwm_apb_prdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_araddr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_awaddr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_wdata;
            IData/*16:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat;
        };
        struct {
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__j;
            IData/*16:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
            IData/*16:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_r_0_a_bits_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_a_bits_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_tl_f_0_d_bits_data;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_address;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_in_0_a_bits_address;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__io_out_0_a_bits_address;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_28;
            IData/*23:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_29;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_30;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_31;
            IData/*23:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1541;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_32;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_33;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_34;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_35;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_36;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_37;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_38;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_39;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_40;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_41;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_42;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_43;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_44;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_45;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_46;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_9;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_10;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_11;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_12;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_13;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_address;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_14;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_15;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_16;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_25;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_26;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_27;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_28;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_29;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_30;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_31;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_32;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_33;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_34;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_35;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_36;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_37;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_38;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_39;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_40;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_41;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_42;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_43;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_9;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_10;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_11;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_12;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_13;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_14;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_15;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_16;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_273;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_274;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_275;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_276;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_277;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_278;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_279;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_280;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_281;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_282;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_283;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_284;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_285;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_286;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_287;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_288;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_289;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_290;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_291;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_292;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_293;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_294;
            IData/*29:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_295;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_296;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_297;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_298;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_299;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_300;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_301;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_302;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_303;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_304;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_305;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_306;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4852;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_205;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_214;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_222;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_307;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_308;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_309;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_310;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_311;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_312;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_313;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_314;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_315;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_316;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_317;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_318;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_319;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_320;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_5;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_6;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_0;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_5;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_52;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_53;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_54;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_55;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_56;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_31;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_52;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_67;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_68;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_69;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_70;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_71;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_72;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_73;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_74;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_75;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_76;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_77;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_78;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_79;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_80;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_81;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_82;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_83;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_84;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_5;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_9;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_4;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_5;
            VlWide<3>/*64:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
            VlWide<6>/*191:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__gpio_padcfg;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inten;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_inttype1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_out;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_dir;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_sync1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_gpio_in;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_iofcfg;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__s_is_int_all;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__r_status;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioA__DOT__i;
            VlWide<6>/*191:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__gpio_padcfg;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inten;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_inttype1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_out;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_dir;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_sync1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_gpio_in;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_iofcfg;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__s_is_int_all;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__r_status;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_gpioB__DOT__i;
            IData/*17:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
            IData/*17:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer0_th;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer1_th;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer2_th;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__u_apb_if__DOT__r_timer3_th;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__mrom_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_rdata;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            VlWide<3>/*77:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_araddr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_axi_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__sel_o_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CTR;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SRC_REG;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__DST_REG;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__LEN_REG;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_rsp_cnt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_rsp_cnt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__read_cmd_cnt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_wr_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__sram_rd_data;
            VlWide<9>/*287:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__weight_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__input_read_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__ifmap_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__lut_result_cur;
            VlWide<9>/*287:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_weight_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__next_ifmap_data;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_icb_slave__DOT__icb_cmd_addr_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__j;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_addr;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__sel_o_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_wdat;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__lclkgen_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_cmd_wdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__aon_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
            VlWide<3>/*64:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__j;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc_io_regs_countLo_read;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_792;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_793;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_794;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_795;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_4;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_796;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_5;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_797;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_6;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_798;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_7;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_799;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_8;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_800;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_9;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_801;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_10;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_802;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_11;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_803;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_12;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_804;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_13;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_805;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_14;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_806;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_15;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_807;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2484;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7343;
            VlWide<4>/*127:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7440;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7473;
            VlWide<4>/*127:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7570;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_666;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_676;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_687;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_698;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_709;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_720;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_730;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_739;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_750;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_761;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_772;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_808;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_809;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_810;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_811;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_812;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_813;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_814;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_815;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_7;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__cmp_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_8;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_10;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_12;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_1;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_37;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_38;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_39;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_40;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_41;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_42;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_43;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_44;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_45;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_46;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_47;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_48;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_49;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_50;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_51;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_52;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_53;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_54;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_55;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_56;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_57;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_58;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_59;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_60;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_19;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_20;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_21;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_22;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_23;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_24;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_25;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_26;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_27;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_28;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_29;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_30;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_31;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_32;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_33;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_34;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_10;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_11;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_12;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_13;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_14;
            IData/*25:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_167;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_15;
            IData/*26:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_2;
            IData/*30:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_171;
            IData/*30:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_176;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_16;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_17;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_4;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_5;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_0;
        };
        struct {
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_3;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_0;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_1;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_2;
            IData/*31:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_3;
            IData/*31:0*/ __VdfgRegularize_hd87f99a1_0_2;
            IData/*31:0*/ __VdfgRegularize_hd87f99a1_0_3;
            IData/*31:0*/ __Vintraval_h71538863__0;
            IData/*31:0*/ __Vintraval_h11df560a__0;
            IData/*31:0*/ __Vintraval_ha0b6f30c__0;
            IData/*31:0*/ __Vintraval_h5eb95005__0;
            IData/*31:0*/ __Vintraval_h2b5f0def__0;
            IData/*31:0*/ __Vintraval_hd8595f23__0;
            IData/*31:0*/ __Vintraval_he45c9576__0;
            IData/*31:0*/ __Vintraval_hc4860fd5__0;
            IData/*31:0*/ __Vintraval_h2ee669b7__0;
            IData/*31:0*/ __Vintraval_hffe53c2a__0;
            IData/*31:0*/ __Vintraval_h4ace03fa__0;
            IData/*31:0*/ __Vintraval_hc725bcd8__0;
            IData/*31:0*/ __Vintraval_h7937113e__0;
            IData/*31:0*/ __Vintraval_hc08fe923__0;
            IData/*31:0*/ __Vintraval_h1f9e516a__0;
            IData/*31:0*/ __Vintraval_h251fa2ec__0;
            IData/*31:0*/ __Vintraval_h93e3738f__0;
            IData/*31:0*/ __Vintraval_h4fe21b8e__0;
            IData/*31:0*/ __Vintraval_hd8300bc4__0;
            IData/*31:0*/ __Vintraval_h64f0d98a__0;
            IData/*31:0*/ __Vintraval_hed2ac924__0;
            IData/*31:0*/ __Vintraval_h23484789__0;
            IData/*31:0*/ __Vintraval_h9efb7124__0;
            IData/*31:0*/ __Vintraval_he36450c6__0;
            IData/*31:0*/ __Vintraval_h537d230b__0;
            IData/*31:0*/ __Vintraval_hc81f2139__0;
            IData/*31:0*/ __Vintraval_h50e1fb99__0;
            IData/*31:0*/ __Vintraval_h715856df__0;
            IData/*31:0*/ __Vintraval_h8e822f67__0;
            IData/*31:0*/ __Vintraval_hc196bb00__0;
            IData/*31:0*/ __Vintraval_ha8aedb49__0;
            IData/*31:0*/ __Vintraval_h9330146d__0;
            IData/*31:0*/ __Vintraval_he79e2d49__0;
            IData/*31:0*/ __Vintraval_h5dfc2b2a__0;
            IData/*31:0*/ __Vintraval_h3d4dc4d1__0;
            IData/*31:0*/ __Vintraval_h2e8a6324__0;
            IData/*31:0*/ __Vintraval_h93485d4f__0;
            IData/*31:0*/ __Vintraval_h966a6911__0;
            IData/*31:0*/ __Vintraval_ha9a61329__0;
            IData/*31:0*/ __Vintraval_hb0d6a51e__0;
            IData/*31:0*/ __Vintraval_h4f1473a5__0;
            IData/*31:0*/ __Vintraval_h2ffa6668__0;
            IData/*31:0*/ __Vintraval_hd2668fe3__0;
            IData/*31:0*/ __Vintraval_hfe4d0d7e__0;
            IData/*31:0*/ __Vintraval_h31241af2__0;
            IData/*31:0*/ __Vintraval_h0457e33c__0;
            IData/*31:0*/ __Vintraval_he831636e__0;
            IData/*31:0*/ __Vintraval_hd9158f1d__0;
            IData/*31:0*/ __Vintraval_h1e0741f2__0;
            IData/*31:0*/ __Vintraval_hfda46b0a__0;
            IData/*31:0*/ __Vintraval_hd3a16170__0;
            IData/*31:0*/ __Vintraval_h4db91c65__0;
            IData/*31:0*/ __Vintraval_hb0c76ad6__0;
            IData/*31:0*/ __Vintraval_h85650452__0;
            IData/*31:0*/ __Vintraval_h9818a38d__0;
        };
        struct {
            IData/*31:0*/ __Vintraval_h78811775__0;
            IData/*31:0*/ __Vintraval_h54874e38__0;
            VlWide<3>/*77:0*/ __Vintraval_h5b2eab4e__0;
            VlWide<3>/*90:0*/ __Vintraval_hfa2eeb2f__0;
            IData/*16:0*/ __Vintraval_h81020279__0;
            IData/*31:0*/ __Vintraval_ha2297e9c__0;
            VlWide<3>/*64:0*/ __Vintraval_h936c2c82__0;
            IData/*31:0*/ __Vintraval_h27e3e977__0;
            VlWide<3>/*77:0*/ __Vintraval_h82588f83__0;
            VlWide<3>/*77:0*/ __Vintraval_hc52a2e56__0;
            IData/*16:0*/ __Vintraval_hec66c310__0;
            VlWide<3>/*77:0*/ __Vintraval_ha4aea8b0__0;
            VlWide<3>/*77:0*/ __Vintraval_hd4d42deb__0;
            IData/*31:0*/ __Vintraval_h778d2d37__0;
            IData/*31:0*/ __Vintraval_h5ad20572__0;
            IData/*31:0*/ __Vintraval_ha9bd3db9__0;
            IData/*31:0*/ __Vintraval_h0b3763dd__0;
            IData/*31:0*/ __Vintraval_h2f4e28e0__0;
            IData/*31:0*/ __Vintraval_h9ebf15a0__0;
            IData/*31:0*/ __Vintraval_h74942f0c__0;
            IData/*31:0*/ __Vintraval_hb2188467__0;
            IData/*31:0*/ __Vintraval_h8e72b1b3__0;
            IData/*31:0*/ __Vintraval_hbc301a32__0;
            VlWide<3>/*64:0*/ __Vintraval_hf01492aa__0;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__pc_write_to_host_cnt;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__cycle_count;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__valid_ir_cycle;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__3__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__2__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__1__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__gen_rowbuf__BRA__0__KET____DOT__rowbuf_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__maddr_acc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowsum_acc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rcv_data_buf_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__31__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__30__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__29__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__28__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__27__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__26__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__25__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__24__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__23__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__22__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__21__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__20__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__19__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__18__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__17__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__16__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__15__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__14__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__13__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__12__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__11__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__10__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__9__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__8__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__7__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__6__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
        };
        struct {
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__5__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__4__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__3__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__2__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regfile__BRA__1__KET____DOT__rfno0__DOT__rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r__v0;
            VlWide<3>/*77:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            VlWide<3>/*90:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            IData/*17:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c0__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
            IData/*17:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_i2c1__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
            VlWide<3>/*64:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r__v0;
            IData/*16:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem__v0;
            VlWide<3>/*77:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            VlWide<3>/*77:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            IData/*16:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            VlWide<3>/*77:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            VlWide<3>/*77:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__write_cmd_cnt;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__SR;
            IData/*31:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__CR;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r__v0;
            VlWide<3>/*64:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            IData/*31:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__pc_write_to_host_cnt__0;
            IData/*31:0*/ __VactIterCount;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_i_data;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_o_data;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__muldiv_req_alu_res;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_lo_nxt;
            QData/*33:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__divisor;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_quot;
            QData/*33:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd_chck_alu_op1;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__golden0_mul_res_pre;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__golden1_mul_res;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_10;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_22;
        };
        struct {
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_23;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT____VdfgRegularize_hc46fa3c7_0_24;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_nxt;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_op2;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r;
            QData/*38:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__fpu_icb_rsp_usr;
            QData/*38:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_usr;
            QData/*38:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_usr;
            QData/*43:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata;
            QData/*53:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack;
            QData/*53:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__fifo_i_dat;
            QData/*53:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_10;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*32:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_perips_apb_pwm__DOT__s_timer0_signal;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*36:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__i_axi_w_chnl;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*49:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*36:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*36:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*36:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__mux_rdat;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*34:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__temp;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__out_temp;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__x_sub_u;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp;
            QData/*35:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
            QData/*40:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
            QData/*40:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusReg;
            QData/*40:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__shiftReg;
            QData/*40:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
            QData/*35:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
            QData/*41:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_148;
            QData/*63:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_11;
            QData/*57:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_6;
            QData/*47:0*/ tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_163;
            QData/*32:0*/ __Vintraval_hadbd5621__0;
            QData/*32:0*/ __Vintraval_h0c3e593f__0;
            QData/*32:0*/ __Vintraval_h86b89664__0;
            QData/*43:0*/ __Vintraval_h7d17dc34__0;
        };
        struct {
            QData/*34:0*/ __Vintraval_h502e88d7__0;
            QData/*53:0*/ __Vintraval_he8ad1072__0;
            QData/*32:0*/ __Vintraval_h2569ba20__0;
            QData/*34:0*/ __Vintraval_he53e710b__0;
            QData/*34:0*/ __Vintraval_ha3910fe4__0;
            QData/*34:0*/ __Vintraval_hfa2e36b0__0;
            QData/*34:0*/ __Vintraval_h8e9f9e1d__0;
            QData/*49:0*/ __Vintraval_hc6e052d1__0;
            QData/*49:0*/ __Vintraval_h4cddcd70__0;
            QData/*49:0*/ __Vintraval_h903ae9b1__0;
            QData/*49:0*/ __Vintraval_h49f91436__0;
            QData/*36:0*/ __Vintraval_h10f248cd__0;
            QData/*36:0*/ __Vintraval_h66326155__0;
            QData/*34:0*/ __Vintraval_h93a210dd__0;
            QData/*34:0*/ __Vintraval_h155d72e0__0;
            QData/*35:0*/ __Vintraval_hd8b31b4b__0;
            QData/*40:0*/ __Vintraval_h61ed4f87__0;
            QData/*40:0*/ __Vintraval_h536403ee__0;
            QData/*35:0*/ __Vintraval_hb8658286__0;
            QData/*32:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*32:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r__v0;
            QData/*32:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r__v0;
            QData/*43:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*53:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*32:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*36:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*36:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*49:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*49:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*49:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*49:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*34:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r__v0;
            QData/*63:0*/ __Vdly__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input_reg;
            QData/*40:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            QData/*35:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            QData/*35:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r__v0;
            QData/*40:0*/ __VdlyVal__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r__v0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__bn_input__0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg__DOT__x_temp__0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__avg2__DOT__x_temp__0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_bn_multi__DOT__genblk1__BRA__0__KET____DOT__bn_c__DOT__b1__DOT__fangcha__DOT__u1_2__0;
            VlUnpacked<CData/*7:0*/, 65536> tb_verilator__DOT__itcm_mem;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_dat;
            VlUnpacked<IData/*31:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_r;
            VlUnpacked<IData/*31:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nice_core__DOT__rowbuf_wdat;
            VlUnpacked<QData/*32:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<IData/*31:0*/, 32> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r;
            VlUnpacked<CData/*4:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdidx_r;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__pc_r;
            VlUnpacked<CData/*0:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_nice__DOT__u_nice_itag_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_burst;
        };
        struct {
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_size;
            VlUnpacked<QData/*38:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_usr;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_usr;
            VlUnpacked<VlWide<3>/*77:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*34:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_usr;
            VlUnpacked<IData/*31:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_rdata;
            VlUnpacked<CData/*0:0*/, 6> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_usr;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_read;
            VlUnpacked<SData/*15:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_addr;
            VlUnpacked<QData/*63:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*7:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_usr;
            VlUnpacked<VlWide<3>/*90:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_read;
            VlUnpacked<SData/*15:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_usr;
            VlUnpacked<QData/*53:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*63:0*/, 8192> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r;
            VlUnpacked<IData/*31:0*/, 16384> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_dat;
            VlUnpacked<CData/*2:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_nxt;
            VlUnpacked<CData/*2:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_r;
            VlUnpacked<CData/*2:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_masked;
            VlUnpacked<CData/*0:0*/, 32> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5_lt;
            VlUnpacked<CData/*0:0*/, 16> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4_lt;
            VlUnpacked<CData/*0:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3_lt;
            VlUnpacked<CData/*0:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2_lt;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1_lt;
            VlUnpacked<CData/*2:0*/, 32> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5;
        };
        struct {
            VlUnpacked<CData/*2:0*/, 16> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4;
            VlUnpacked<CData/*2:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3;
            VlUnpacked<CData/*2:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2;
            VlUnpacked<CData/*2:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1;
            VlUnpacked<CData/*5:0*/, 32> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_5;
            VlUnpacked<CData/*5:0*/, 16> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_4;
            VlUnpacked<CData/*5:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_3;
            VlUnpacked<CData/*5:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_2;
            VlUnpacked<CData/*5:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_1;
            VlUnpacked<CData/*0:0*/, 32> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_5;
            VlUnpacked<CData/*0:0*/, 16> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_4;
            VlUnpacked<CData/*0:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_3;
            VlUnpacked<CData/*0:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_2;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_1;
            VlUnpacked<CData/*0:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab;
            VlUnpacked<CData/*0:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_ena;
            VlUnpacked<IData/*31:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_nxt;
            VlUnpacked<IData/*31:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_dat;
            VlUnpacked<VlWide<3>/*77:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*34:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_usr;
            VlUnpacked<IData/*31:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata;
            VlUnpacked<CData/*0:0*/, 17> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_usr;
            VlUnpacked<CData/*7:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram;
            VlUnpacked<CData/*7:0*/, 8> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat;
            VlUnpacked<VlWide<3>/*77:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*34:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr;
            VlUnpacked<IData/*31:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata;
            VlUnpacked<CData/*0:0*/, 9> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr;
            VlUnpacked<IData/*31:0*/, 1024> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom;
            VlUnpacked<CData/*0:0*/, 4> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*49:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_ar_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*49:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_aw_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*36:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_wdata_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<QData/*34:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_rdata_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer__DOT__o_axi_bresp_fifo__DOT__dp_gt0__DOT__fifo_rf_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_beat;
        };
        struct {
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_1__DOT__i_icb_cmd_usr;
            VlUnpacked<IData/*31:0*/, 512> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_dma_top__DOT__u_sync_fifo__DOT__mem;
            VlUnpacked<IData/*31:0*/, 8192> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_input__DOT__mem;
            VlUnpacked<IData/*31:0*/, 8192> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_output__DOT__mem;
            VlUnpacked<IData/*31:0*/, 8192> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_sram_8k_32b_lut__DOT__mem;
            VlUnpacked<SData/*15:0*/, 301> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg1__DOT__shift_reg;
            VlUnpacked<SData/*15:0*/, 301> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_1__DOT__u_mem_shift_reg2__DOT__shift_reg;
            VlUnpacked<SData/*15:0*/, 301> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg1__DOT__shift_reg;
            VlUnpacked<SData/*15:0*/, 301> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_acc_top__DOT__u_conv_control__DOT__u_linebuffer_2__DOT__u_mem_shift_reg2__DOT__shift_reg;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_read;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_biu_icb_arbt_2__DOT__i_icb_cmd_usr;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat;
            VlUnpacked<IData/*31:0*/, 29> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom;
            VlUnpacked<IData/*31:0*/, 7> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_r;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_read;
            VlUnpacked<SData/*14:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata;
            VlUnpacked<CData/*3:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl;
            VlUnpacked<CData/*1:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_size;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr;
            VlUnpacked<IData/*31:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata;
            VlUnpacked<CData/*0:0*/, 2> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr;
            VlUnpacked<CData/*0:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read;
            VlUnpacked<SData/*9:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_index;
            VlUnpacked<IData/*31:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data;
            VlUnpacked<CData/*3:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_mask;
            VlUnpacked<SData/*9:0*/, 1> tb_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_extra;
            VlUnpacked<CData/*0:0*/, 174> __Vm_traceActivity;
        };
    };
    VlDelayScheduler __VdlySched;
    VlTriggerScheduler __VtrigSched_hc65898e2__0;
    VlTriggerScheduler __VtrigSched_hc4551c98__0;
    VlTriggerScheduler __VtrigSched_hd0c12e05__0;
    VlTriggerScheduler __VtrigSched_h7a606c41__0;
    VlTriggerScheduler __VtrigSched_h16d8f2a5__0;
    VlTriggerScheduler __VtrigSched_hf438abe9__0;
    VlTriggerScheduler __VtrigSched_hbcbb632e__0;
    VlTriggerScheduler __VtrigSched_h4e5ab95a__0;
    VlTriggerScheduler __VtrigSched_h986b95b3__0;
    VlTriggerScheduler __VtrigSched_hb2a3cbdb__0;
    VlTriggerScheduler __VtrigSched_hd191f502__0;
    VlTriggerScheduler __VtrigSched_h7a122b6e__0;
    VlTriggerScheduler __VtrigSched_h6ab82408__0;
    VlTriggerScheduler __VtrigSched_h80577a70__0;
    VlTriggerScheduler __VtrigSched_h69098086__0;
    VlTriggerScheduler __VtrigSched_h66cc82c0__0;
    VlTriggerScheduler __VtrigSched_h9263fa5f__0;
    VlTriggerScheduler __VtrigSched_hf43363d0__0;
    VlTriggerScheduler __VtrigSched_h940056cb__0;
    VlTriggerScheduler __VtrigSched_h73d93d26__0;
    VlTriggerScheduler __VtrigSched_h2a90ef45__0;
    VlTriggerScheduler __VtrigSched_h4f037875__0;
    VlTriggerVec<44> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<122> __VactTriggered;
    VlTriggerVec<122> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtb_verilator__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtb_verilator___024root(Vtb_verilator__Syms* symsp, const char* v__name);
    ~Vtb_verilator___024root();
    VL_UNCOPYABLE(Vtb_verilator___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
