$comment
	File created using the following command:
		vcd file dff.msim.vcd -direction
$end
$date
	Tue Mar 20 16:27:43 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dff_u_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ rst $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_d $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_rst $end
$var wire 1 1 ww_q $end
$var wire 1 2 \q~output_o\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \d~input_o\ $end
$var wire 1 5 \q~reg0feeder_combout\ $end
$var wire 1 6 \rst~input_o\ $end
$var wire 1 7 \q~reg0_q\ $end
$var wire 1 8 \ALT_INV_rst~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
10
01
02
03
04
05
16
07
08
$end
#25000
1!
1/
13
#40000
0$
00
06
18
#50000
0!
0/
03
#75000
1!
1/
13
#100000
0!
0/
03
#125000
1!
1/
13
#150000
0!
0/
03
#175000
1!
1/
13
#176000
1"
1.
14
15
#200000
0!
0/
03
#225000
1!
1/
13
17
12
11
1#
#250000
0!
0/
03
#275000
1!
1/
13
#300000
0!
0/
03
#325000
1!
1/
13
#350000
0!
0/
03
#352000
0"
0.
04
05
#375000
1!
1/
13
07
02
01
0#
#400000
0!
0/
03
#425000
1!
1/
13
#450000
0!
0/
03
#475000
1!
1/
13
#500000
0!
0/
03
#525000
1!
1/
13
#528000
1"
1.
14
15
#550000
0!
0/
03
#575000
1!
1/
13
17
12
11
1#
#600000
0!
0/
03
#625000
1!
1/
13
#650000
0!
0/
03
#675000
1!
1/
13
#700000
0!
0/
03
#704000
0"
0.
04
05
#725000
1!
1/
13
07
02
01
0#
#750000
0!
0/
03
#775000
1!
1/
13
#800000
0!
0/
03
#825000
1!
1/
13
#850000
0!
0/
03
#875000
1!
1/
13
#880000
1"
1.
14
15
#900000
0!
0/
03
#925000
1!
1/
13
17
12
11
1#
#950000
0!
0/
03
#975000
1!
1/
13
#990000
1$
10
16
08
07
02
01
0#
#1000000
