<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_extract_bit" family="Cyclone"
    style="SUPERSET" fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_extract_bit_GNN5FDHW3U">
        <generic name="WIDTH" value="9"/>
        <generic name="EXTRACTEDBIT" value="8"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(9-1 downto 0)" width="9" lowerbound="0"/>
        <port name="output" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd"/>
    </instance>
    <supersetport name="output" dir="Output" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="input" dir="Input"
        vhdl-type="std_logic_vector(width-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="WIDTH" default="4" type="NATURAL"/>
    <parameter-static name="EXTRACTEDBIT" default="0" type="NATURAL"/>
</jvgen>
