// Seed: 1624720916
module module_0;
  wire id_2;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5
);
  id_7(
      .id_0((id_1 - id_3))
  );
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6[1] = 1;
  tri id_13;
  assign id_13 = 1;
  module_0 modCall_1 ();
  wire id_14;
  wire id_15;
  id_16(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(id_8 == id_8)
  );
endmodule
