<dec f='llvm/llvm/lib/Target/RISCV/RISCV.h' l='38' type='llvm::FunctionPass * llvm::createRISCVISelDag(llvm::RISCVTargetMachine &amp; TM)'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='1051' ll='1053' type='llvm::FunctionPass * llvm::createRISCVISelDag(llvm::RISCVTargetMachine &amp; TM)'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='1049'>// This pass converts a legalized DAG into a RISCV-specific DAG, ready
// for instruction scheduling.</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig15addInstSelectorEv'/>
