digraph "CFG for '_Z10dot_kernelPKfmmS0_mmmPfmf' function" {
	label="CFG for '_Z10dot_kernelPKfmmS0_mmmPfmf' function";

	Node0x4c4c540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = zext i32 %11 to i64\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = zext i32 %13 to i64\l  %15 = icmp ult i64 %12, %2\l  %16 = icmp ult i64 %14, %5\l  %17 = select i1 %15, i1 %16, i1 false\l  br i1 %17, label %18, label %76\l|{<s0>T|<s1>F}}"];
	Node0x4c4c540:s0 -> Node0x4c4c210;
	Node0x4c4c540:s1 -> Node0x4c4da30;
	Node0x4c4c210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%18:\l18:                                               \l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %20 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ10dot_kernelPKfmmS0_mmmPfmfE4temp, i32 0, i32 %19\l  store float 0.000000e+00, float addrspace(3)* %20, align 4, !tbaa !5\l  %21 = zext i32 %19 to i64\l  %22 = icmp ult i64 %21, %6\l  br i1 %22, label %25, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4c4c210:s0 -> Node0x4c4f730;
	Node0x4c4c210:s1 -> Node0x4c4f7c0;
	Node0x4c4f7c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%23:\l23:                                               \l  %24 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  br label %34\l}"];
	Node0x4c4f7c0 -> Node0x4c4fab0;
	Node0x4c4f730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%25:\l25:                                               \l  %26 = mul i64 %12, %1\l  %27 = mul i64 %14, %4\l  %28 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %29 = getelementptr i8, i8 addrspace(4)* %28, i64 4\l  %30 = bitcast i8 addrspace(4)* %29 to i16 addrspace(4)*\l  %31 = load i16, i16 addrspace(4)* %30, align 4, !range !9, !invariant.load\l... !10\l  %32 = zext i16 %31 to i64\l  br label %43\l}"];
	Node0x4c4f730 -> Node0x4c4d220;
	Node0x4c504c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%33:\l33:                                               \l  store float %53, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %34\l}"];
	Node0x4c504c0 -> Node0x4c4fab0;
	Node0x4c4fab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  %35 = phi i8 addrspace(4)* [ %24, %23 ], [ %28, %33 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = getelementptr i8, i8 addrspace(4)* %35, i64 4\l  %37 = bitcast i8 addrspace(4)* %36 to i16 addrspace(4)*\l  %38 = load i16, i16 addrspace(4)* %37, align 4, !range !9, !invariant.load\l... !10\l  %39 = icmp ult i16 %38, 2\l  br i1 %39, label %56, label %40\l|{<s0>T|<s1>F}}"];
	Node0x4c4fab0:s0 -> Node0x4c51e70;
	Node0x4c4fab0:s1 -> Node0x4c51f00;
	Node0x4c51f00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%40:\l40:                                               \l  %41 = lshr i16 %38, 1\l  %42 = zext i16 %41 to i64\l  br label %58\l}"];
	Node0x4c51f00 -> Node0x4c52170;
	Node0x4c4d220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi float [ 0.000000e+00, %25 ], [ %53, %43 ]\l  %45 = phi i64 [ %21, %25 ], [ %54, %43 ]\l  %46 = add i64 %45, %26\l  %47 = getelementptr inbounds float, float addrspace(1)* %0, i64 %46\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !5,\l... !amdgpu.noclobber !10\l  %49 = add i64 %45, %27\l  %50 = getelementptr inbounds float, float addrspace(1)* %3, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !5,\l... !amdgpu.noclobber !10\l  %52 = fmul contract float %48, %51\l  %53 = fadd contract float %44, %52\l  %54 = add i64 %45, %32\l  %55 = icmp ult i64 %54, %6\l  br i1 %55, label %43, label %33, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4c4d220:s0 -> Node0x4c4d220;
	Node0x4c4d220:s1 -> Node0x4c504c0;
	Node0x4c51e70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%56:\l56:                                               \l  %57 = icmp eq i32 %19, 0\l  br i1 %57, label %71, label %76\l|{<s0>T|<s1>F}}"];
	Node0x4c51e70:s0 -> Node0x4c52c20;
	Node0x4c51e70:s1 -> Node0x4c4da30;
	Node0x4c52170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = phi i64 [ %69, %68 ], [ %42, %40 ]\l  %60 = icmp ugt i64 %59, %21\l  br i1 %60, label %61, label %68\l|{<s0>T|<s1>F}}"];
	Node0x4c52170:s0 -> Node0x4c52ef0;
	Node0x4c52170:s1 -> Node0x4c52d20;
	Node0x4c52ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%61:\l61:                                               \l  %62 = trunc i64 %59 to i32\l  %63 = add nuw nsw i32 %19, %62\l  %64 = getelementptr inbounds [32 x float], [32 x float] addrspace(3)*\l... @_ZZ10dot_kernelPKfmmS0_mmmPfmfE4temp, i32 0, i32 %63\l  %65 = load float, float addrspace(3)* %64, align 4, !tbaa !5\l  %66 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %67 = fadd contract float %65, %66\l  store float %67, float addrspace(3)* %20, align 4, !tbaa !5\l  br label %68\l}"];
	Node0x4c52ef0 -> Node0x4c52d20;
	Node0x4c52d20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%68:\l68:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %69 = lshr i64 %59, 1\l  %70 = icmp ult i64 %59, 2\l  br i1 %70, label %56, label %58, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4c52d20:s0 -> Node0x4c51e70;
	Node0x4c52d20:s1 -> Node0x4c52170;
	Node0x4c52c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%71:\l71:                                               \l  %72 = load float, float addrspace(3)* getelementptr inbounds ([32 x float],\l... [32 x float] addrspace(3)* @_ZZ10dot_kernelPKfmmS0_mmmPfmfE4temp, i32 0, i32\l... 0), align 16, !tbaa !5\l  %73 = mul i64 %14, %8\l  %74 = add i64 %73, %12\l  %75 = getelementptr inbounds float, float addrspace(1)* %7, i64 %74\l  store float %72, float addrspace(1)* %75, align 4, !tbaa !5\l  br label %76\l}"];
	Node0x4c52c20 -> Node0x4c4da30;
	Node0x4c4da30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%76:\l76:                                               \l  ret void\l}"];
}
