
STM32F429VGT6 Waveform Generator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000618c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08006340  08006340  00016340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006540  08006540  00020038  2**0
                  CONTENTS
  4 .ARM          00000008  08006540  08006540  00016540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006548  08006548  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006548  08006548  00016548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800654c  0800654c  0001654c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08006550  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000500  20000038  08006588  00020038  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  08006588  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001039d  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002877  00000000  00000000  00030405  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f38  00000000  00000000  00032c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd0  00000000  00000000  00033bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025036  00000000  00000000  00034988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d9d4  00000000  00000000  000599be  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000de90a  00000000  00000000  00067392  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00145c9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041bc  00000000  00000000  00145d18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000038 	.word	0x20000038
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006324 	.word	0x08006324

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000003c 	.word	0x2000003c
 80001ec:	08006324 	.word	0x08006324

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033e:	f1a4 0401 	sub.w	r4, r4, #1
 8000342:	d1e9      	bne.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2iz>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab4:	d215      	bcs.n	8000ae2 <__aeabi_d2iz+0x36>
 8000ab6:	d511      	bpl.n	8000adc <__aeabi_d2iz+0x30>
 8000ab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000abc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac0:	d912      	bls.n	8000ae8 <__aeabi_d2iz+0x3c>
 8000ac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	4240      	negne	r0, r0
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae6:	d105      	bne.n	8000af4 <__aeabi_d2iz+0x48>
 8000ae8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aec:	bf08      	it	eq
 8000aee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_d2uiz>:
 8000afc:	004a      	lsls	r2, r1, #1
 8000afe:	d211      	bcs.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b04:	d211      	bcs.n	8000b2a <__aeabi_d2uiz+0x2e>
 8000b06:	d50d      	bpl.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b10:	d40e      	bmi.n	8000b30 <__aeabi_d2uiz+0x34>
 8000b12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2e:	d102      	bne.n	8000b36 <__aeabi_d2uiz+0x3a>
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	4770      	bx	lr
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_uldivmod>:
 8000b3c:	b953      	cbnz	r3, 8000b54 <__aeabi_uldivmod+0x18>
 8000b3e:	b94a      	cbnz	r2, 8000b54 <__aeabi_uldivmod+0x18>
 8000b40:	2900      	cmp	r1, #0
 8000b42:	bf08      	it	eq
 8000b44:	2800      	cmpeq	r0, #0
 8000b46:	bf1c      	itt	ne
 8000b48:	f04f 31ff 	movne.w	r1, #4294967295
 8000b4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b50:	f000 b972 	b.w	8000e38 <__aeabi_idiv0>
 8000b54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b5c:	f000 f806 	bl	8000b6c <__udivmoddi4>
 8000b60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b68:	b004      	add	sp, #16
 8000b6a:	4770      	bx	lr

08000b6c <__udivmoddi4>:
 8000b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b70:	9e08      	ldr	r6, [sp, #32]
 8000b72:	4604      	mov	r4, r0
 8000b74:	4688      	mov	r8, r1
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d14b      	bne.n	8000c12 <__udivmoddi4+0xa6>
 8000b7a:	428a      	cmp	r2, r1
 8000b7c:	4615      	mov	r5, r2
 8000b7e:	d967      	bls.n	8000c50 <__udivmoddi4+0xe4>
 8000b80:	fab2 f282 	clz	r2, r2
 8000b84:	b14a      	cbz	r2, 8000b9a <__udivmoddi4+0x2e>
 8000b86:	f1c2 0720 	rsb	r7, r2, #32
 8000b8a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b8e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b92:	4095      	lsls	r5, r2
 8000b94:	ea47 0803 	orr.w	r8, r7, r3
 8000b98:	4094      	lsls	r4, r2
 8000b9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b9e:	0c23      	lsrs	r3, r4, #16
 8000ba0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ba4:	fa1f fc85 	uxth.w	ip, r5
 8000ba8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb0:	fb07 f10c 	mul.w	r1, r7, ip
 8000bb4:	4299      	cmp	r1, r3
 8000bb6:	d909      	bls.n	8000bcc <__udivmoddi4+0x60>
 8000bb8:	18eb      	adds	r3, r5, r3
 8000bba:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bbe:	f080 811b 	bcs.w	8000df8 <__udivmoddi4+0x28c>
 8000bc2:	4299      	cmp	r1, r3
 8000bc4:	f240 8118 	bls.w	8000df8 <__udivmoddi4+0x28c>
 8000bc8:	3f02      	subs	r7, #2
 8000bca:	442b      	add	r3, r5
 8000bcc:	1a5b      	subs	r3, r3, r1
 8000bce:	b2a4      	uxth	r4, r4
 8000bd0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bd4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bdc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be0:	45a4      	cmp	ip, r4
 8000be2:	d909      	bls.n	8000bf8 <__udivmoddi4+0x8c>
 8000be4:	192c      	adds	r4, r5, r4
 8000be6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bea:	f080 8107 	bcs.w	8000dfc <__udivmoddi4+0x290>
 8000bee:	45a4      	cmp	ip, r4
 8000bf0:	f240 8104 	bls.w	8000dfc <__udivmoddi4+0x290>
 8000bf4:	3802      	subs	r0, #2
 8000bf6:	442c      	add	r4, r5
 8000bf8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bfc:	eba4 040c 	sub.w	r4, r4, ip
 8000c00:	2700      	movs	r7, #0
 8000c02:	b11e      	cbz	r6, 8000c0c <__udivmoddi4+0xa0>
 8000c04:	40d4      	lsrs	r4, r2
 8000c06:	2300      	movs	r3, #0
 8000c08:	e9c6 4300 	strd	r4, r3, [r6]
 8000c0c:	4639      	mov	r1, r7
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0xbe>
 8000c16:	2e00      	cmp	r6, #0
 8000c18:	f000 80eb 	beq.w	8000df2 <__udivmoddi4+0x286>
 8000c1c:	2700      	movs	r7, #0
 8000c1e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c22:	4638      	mov	r0, r7
 8000c24:	4639      	mov	r1, r7
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	fab3 f783 	clz	r7, r3
 8000c2e:	2f00      	cmp	r7, #0
 8000c30:	d147      	bne.n	8000cc2 <__udivmoddi4+0x156>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xd0>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 80fa 	bhi.w	8000e30 <__udivmoddi4+0x2c4>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	4698      	mov	r8, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d0e0      	beq.n	8000c0c <__udivmoddi4+0xa0>
 8000c4a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c4e:	e7dd      	b.n	8000c0c <__udivmoddi4+0xa0>
 8000c50:	b902      	cbnz	r2, 8000c54 <__udivmoddi4+0xe8>
 8000c52:	deff      	udf	#255	; 0xff
 8000c54:	fab2 f282 	clz	r2, r2
 8000c58:	2a00      	cmp	r2, #0
 8000c5a:	f040 808f 	bne.w	8000d7c <__udivmoddi4+0x210>
 8000c5e:	1b49      	subs	r1, r1, r5
 8000c60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c64:	fa1f f885 	uxth.w	r8, r5
 8000c68:	2701      	movs	r7, #1
 8000c6a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c6e:	0c23      	lsrs	r3, r4, #16
 8000c70:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c78:	fb08 f10c 	mul.w	r1, r8, ip
 8000c7c:	4299      	cmp	r1, r3
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x124>
 8000c80:	18eb      	adds	r3, r5, r3
 8000c82:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x122>
 8000c88:	4299      	cmp	r1, r3
 8000c8a:	f200 80cd 	bhi.w	8000e28 <__udivmoddi4+0x2bc>
 8000c8e:	4684      	mov	ip, r0
 8000c90:	1a59      	subs	r1, r3, r1
 8000c92:	b2a3      	uxth	r3, r4
 8000c94:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c98:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c9c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ca0:	fb08 f800 	mul.w	r8, r8, r0
 8000ca4:	45a0      	cmp	r8, r4
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x14c>
 8000ca8:	192c      	adds	r4, r5, r4
 8000caa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x14a>
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	f200 80b6 	bhi.w	8000e22 <__udivmoddi4+0x2b6>
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	eba4 0408 	sub.w	r4, r4, r8
 8000cbc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cc0:	e79f      	b.n	8000c02 <__udivmoddi4+0x96>
 8000cc2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cc6:	40bb      	lsls	r3, r7
 8000cc8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ccc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cd0:	fa01 f407 	lsl.w	r4, r1, r7
 8000cd4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cd8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cdc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ce0:	4325      	orrs	r5, r4
 8000ce2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ce6:	0c2c      	lsrs	r4, r5, #16
 8000ce8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cec:	fa1f fa8e 	uxth.w	sl, lr
 8000cf0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cf4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cf8:	429c      	cmp	r4, r3
 8000cfa:	fa02 f207 	lsl.w	r2, r2, r7
 8000cfe:	fa00 f107 	lsl.w	r1, r0, r7
 8000d02:	d90b      	bls.n	8000d1c <__udivmoddi4+0x1b0>
 8000d04:	eb1e 0303 	adds.w	r3, lr, r3
 8000d08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d0c:	f080 8087 	bcs.w	8000e1e <__udivmoddi4+0x2b2>
 8000d10:	429c      	cmp	r4, r3
 8000d12:	f240 8084 	bls.w	8000e1e <__udivmoddi4+0x2b2>
 8000d16:	f1a9 0902 	sub.w	r9, r9, #2
 8000d1a:	4473      	add	r3, lr
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	b2ad      	uxth	r5, r5
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d2c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d30:	45a2      	cmp	sl, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x1da>
 8000d34:	eb1e 0404 	adds.w	r4, lr, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	d26b      	bcs.n	8000e16 <__udivmoddi4+0x2aa>
 8000d3e:	45a2      	cmp	sl, r4
 8000d40:	d969      	bls.n	8000e16 <__udivmoddi4+0x2aa>
 8000d42:	3802      	subs	r0, #2
 8000d44:	4474      	add	r4, lr
 8000d46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d4e:	eba4 040a 	sub.w	r4, r4, sl
 8000d52:	454c      	cmp	r4, r9
 8000d54:	46c2      	mov	sl, r8
 8000d56:	464b      	mov	r3, r9
 8000d58:	d354      	bcc.n	8000e04 <__udivmoddi4+0x298>
 8000d5a:	d051      	beq.n	8000e00 <__udivmoddi4+0x294>
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d069      	beq.n	8000e34 <__udivmoddi4+0x2c8>
 8000d60:	ebb1 050a 	subs.w	r5, r1, sl
 8000d64:	eb64 0403 	sbc.w	r4, r4, r3
 8000d68:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d6c:	40fd      	lsrs	r5, r7
 8000d6e:	40fc      	lsrs	r4, r7
 8000d70:	ea4c 0505 	orr.w	r5, ip, r5
 8000d74:	e9c6 5400 	strd	r5, r4, [r6]
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e747      	b.n	8000c0c <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f703 	lsr.w	r7, r0, r3
 8000d84:	4095      	lsls	r5, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d8e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d92:	4338      	orrs	r0, r7
 8000d94:	0c01      	lsrs	r1, r0, #16
 8000d96:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d9a:	fa1f f885 	uxth.w	r8, r5
 8000d9e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000da2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da6:	fb07 f308 	mul.w	r3, r7, r8
 8000daa:	428b      	cmp	r3, r1
 8000dac:	fa04 f402 	lsl.w	r4, r4, r2
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x256>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000db8:	d22f      	bcs.n	8000e1a <__udivmoddi4+0x2ae>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d92d      	bls.n	8000e1a <__udivmoddi4+0x2ae>
 8000dbe:	3f02      	subs	r7, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1acb      	subs	r3, r1, r3
 8000dc4:	b281      	uxth	r1, r0
 8000dc6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dca:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd2:	fb00 f308 	mul.w	r3, r0, r8
 8000dd6:	428b      	cmp	r3, r1
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x27e>
 8000dda:	1869      	adds	r1, r5, r1
 8000ddc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de0:	d217      	bcs.n	8000e12 <__udivmoddi4+0x2a6>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d915      	bls.n	8000e12 <__udivmoddi4+0x2a6>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4429      	add	r1, r5
 8000dea:	1ac9      	subs	r1, r1, r3
 8000dec:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000df0:	e73b      	b.n	8000c6a <__udivmoddi4+0xfe>
 8000df2:	4637      	mov	r7, r6
 8000df4:	4630      	mov	r0, r6
 8000df6:	e709      	b.n	8000c0c <__udivmoddi4+0xa0>
 8000df8:	4607      	mov	r7, r0
 8000dfa:	e6e7      	b.n	8000bcc <__udivmoddi4+0x60>
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	e6fb      	b.n	8000bf8 <__udivmoddi4+0x8c>
 8000e00:	4541      	cmp	r1, r8
 8000e02:	d2ab      	bcs.n	8000d5c <__udivmoddi4+0x1f0>
 8000e04:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e08:	eb69 020e 	sbc.w	r2, r9, lr
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	4613      	mov	r3, r2
 8000e10:	e7a4      	b.n	8000d5c <__udivmoddi4+0x1f0>
 8000e12:	4660      	mov	r0, ip
 8000e14:	e7e9      	b.n	8000dea <__udivmoddi4+0x27e>
 8000e16:	4618      	mov	r0, r3
 8000e18:	e795      	b.n	8000d46 <__udivmoddi4+0x1da>
 8000e1a:	4667      	mov	r7, ip
 8000e1c:	e7d1      	b.n	8000dc2 <__udivmoddi4+0x256>
 8000e1e:	4681      	mov	r9, r0
 8000e20:	e77c      	b.n	8000d1c <__udivmoddi4+0x1b0>
 8000e22:	3802      	subs	r0, #2
 8000e24:	442c      	add	r4, r5
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0x14c>
 8000e28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e2c:	442b      	add	r3, r5
 8000e2e:	e72f      	b.n	8000c90 <__udivmoddi4+0x124>
 8000e30:	4638      	mov	r0, r7
 8000e32:	e708      	b.n	8000c46 <__udivmoddi4+0xda>
 8000e34:	4637      	mov	r7, r6
 8000e36:	e6e9      	b.n	8000c0c <__udivmoddi4+0xa0>

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e42:	463b      	mov	r3, r7
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e4e:	4b21      	ldr	r3, [pc, #132]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e50:	4a21      	ldr	r2, [pc, #132]	; (8000ed8 <MX_ADC1_Init+0x9c>)
 8000e52:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e54:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e5a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e62:	4b1c      	ldr	r3, [pc, #112]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e68:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e6e:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e76:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e7e:	4a17      	ldr	r2, [pc, #92]	; (8000edc <MX_ADC1_Init+0xa0>)
 8000e80:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e8e:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e9c:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000e9e:	f001 f891 	bl	8001fc4 <HAL_ADC_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ea8:	f000 fd44 	bl	8001934 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000eac:	230c      	movs	r3, #12
 8000eae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eb8:	463b      	mov	r3, r7
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <MX_ADC1_Init+0x98>)
 8000ebe:	f001 f8c5 	bl	800204c <HAL_ADC_ConfigChannel>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ec8:	f000 fd34 	bl	8001934 <Error_Handler>
  }

}
 8000ecc:	bf00      	nop
 8000ece:	3710      	adds	r7, #16
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000054 	.word	0x20000054
 8000ed8:	40012000 	.word	0x40012000
 8000edc:	0f000001 	.word	0x0f000001

08000ee0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <HAL_ADC_MspInit+0x7c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d127      	bne.n	8000f52 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	4a15      	ldr	r2, [pc, #84]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f10:	6453      	str	r3, [r2, #68]	; 0x44
 8000f12:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a0e      	ldr	r2, [pc, #56]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <HAL_ADC_MspInit+0x80>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f003 0304 	and.w	r3, r3, #4
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4805      	ldr	r0, [pc, #20]	; (8000f64 <HAL_ADC_MspInit+0x84>)
 8000f4e:	f002 f94f 	bl	80031f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f52:	bf00      	nop
 8000f54:	3728      	adds	r7, #40	; 0x28
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40012000 	.word	0x40012000
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40020800 	.word	0x40020800

08000f68 <MX_DAC_Init>:
DMA_HandleTypeDef hdma_dac1;
DMA_HandleTypeDef hdma_dac2;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f6e:	463b      	mov	r3, r7
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <MX_DAC_Init+0x64>)
 8000f78:	4a15      	ldr	r2, [pc, #84]	; (8000fd0 <MX_DAC_Init+0x68>)
 8000f7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000f7c:	4813      	ldr	r0, [pc, #76]	; (8000fcc <MX_DAC_Init+0x64>)
 8000f7e:	f001 fba4 	bl	80026ca <HAL_DAC_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000f88:	f000 fcd4 	bl	8001934 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000f8c:	2324      	movs	r3, #36	; 0x24
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f94:	463b      	mov	r3, r7
 8000f96:	2200      	movs	r2, #0
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480c      	ldr	r0, [pc, #48]	; (8000fcc <MX_DAC_Init+0x64>)
 8000f9c:	f001 fcd8 	bl	8002950 <HAL_DAC_ConfigChannel>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000fa6:	f000 fcc5 	bl	8001934 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000faa:	232c      	movs	r3, #44	; 0x2c
 8000fac:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000fae:	463b      	mov	r3, r7
 8000fb0:	2210      	movs	r2, #16
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4805      	ldr	r0, [pc, #20]	; (8000fcc <MX_DAC_Init+0x64>)
 8000fb6:	f001 fccb 	bl	8002950 <HAL_DAC_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 8000fc0:	f000 fcb8 	bl	8001934 <Error_Handler>
  }

}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200000fc 	.word	0x200000fc
 8000fd0:	40007400 	.word	0x40007400

08000fd4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	; 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a4c      	ldr	r2, [pc, #304]	; (8001124 <HAL_DAC_MspInit+0x150>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	f040 8092 	bne.w	800111c <HAL_DAC_MspInit+0x148>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	4b4a      	ldr	r3, [pc, #296]	; (8001128 <HAL_DAC_MspInit+0x154>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	4a49      	ldr	r2, [pc, #292]	; (8001128 <HAL_DAC_MspInit+0x154>)
 8001002:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001006:	6413      	str	r3, [r2, #64]	; 0x40
 8001008:	4b47      	ldr	r3, [pc, #284]	; (8001128 <HAL_DAC_MspInit+0x154>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	4b43      	ldr	r3, [pc, #268]	; (8001128 <HAL_DAC_MspInit+0x154>)
 800101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101c:	4a42      	ldr	r2, [pc, #264]	; (8001128 <HAL_DAC_MspInit+0x154>)
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6313      	str	r3, [r2, #48]	; 0x30
 8001024:	4b40      	ldr	r3, [pc, #256]	; (8001128 <HAL_DAC_MspInit+0x154>)
 8001026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001030:	2330      	movs	r3, #48	; 0x30
 8001032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001034:	2303      	movs	r3, #3
 8001036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	483a      	ldr	r0, [pc, #232]	; (800112c <HAL_DAC_MspInit+0x158>)
 8001044:	f002 f8d4 	bl	80031f0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001048:	4b39      	ldr	r3, [pc, #228]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 800104a:	4a3a      	ldr	r2, [pc, #232]	; (8001134 <HAL_DAC_MspInit+0x160>)
 800104c:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800104e:	4b38      	ldr	r3, [pc, #224]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001050:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001054:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001056:	4b36      	ldr	r3, [pc, #216]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001058:	2240      	movs	r2, #64	; 0x40
 800105a:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800105c:	4b34      	ldr	r3, [pc, #208]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 800105e:	2200      	movs	r2, #0
 8001060:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001062:	4b33      	ldr	r3, [pc, #204]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001064:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001068:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800106a:	4b31      	ldr	r3, [pc, #196]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 800106c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001070:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001072:	4b2f      	ldr	r3, [pc, #188]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001074:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001078:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 800107a:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 800107c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001080:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001082:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001088:	4b29      	ldr	r3, [pc, #164]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800108e:	4828      	ldr	r0, [pc, #160]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 8001090:	f001 fd40 	bl	8002b14 <HAL_DMA_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800109a:	f000 fc4b 	bl	8001934 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a23      	ldr	r2, [pc, #140]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	4a22      	ldr	r2, [pc, #136]	; (8001130 <HAL_DAC_MspInit+0x15c>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80010aa:	4b23      	ldr	r3, [pc, #140]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010ac:	4a23      	ldr	r2, [pc, #140]	; (800113c <HAL_DAC_MspInit+0x168>)
 80010ae:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80010b0:	4b21      	ldr	r3, [pc, #132]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010b2:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80010b6:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010ba:	2240      	movs	r2, #64	; 0x40
 80010bc:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80010be:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ca:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010d2:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010da:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80010dc:	4b16      	ldr	r3, [pc, #88]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e2:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ea:	4b13      	ldr	r3, [pc, #76]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80010f0:	4811      	ldr	r0, [pc, #68]	; (8001138 <HAL_DAC_MspInit+0x164>)
 80010f2:	f001 fd0f 	bl	8002b14 <HAL_DMA_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 80010fc:	f000 fc1a 	bl	8001934 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac2);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a0d      	ldr	r2, [pc, #52]	; (8001138 <HAL_DAC_MspInit+0x164>)
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	4a0c      	ldr	r2, [pc, #48]	; (8001138 <HAL_DAC_MspInit+0x164>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800110c:	2200      	movs	r2, #0
 800110e:	2100      	movs	r1, #0
 8001110:	2036      	movs	r0, #54	; 0x36
 8001112:	f001 faa4 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001116:	2036      	movs	r0, #54	; 0x36
 8001118:	f001 fabd 	bl	8002696 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800111c:	bf00      	nop
 800111e:	3728      	adds	r7, #40	; 0x28
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40007400 	.word	0x40007400
 8001128:	40023800 	.word	0x40023800
 800112c:	40020000 	.word	0x40020000
 8001130:	2000009c 	.word	0x2000009c
 8001134:	40026088 	.word	0x40026088
 8001138:	20000110 	.word	0x20000110
 800113c:	400260a0 	.word	0x400260a0

08001140 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <MX_DMA_Init+0x88>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a1e      	ldr	r2, [pc, #120]	; (80011c8 <MX_DMA_Init+0x88>)
 8001150:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <MX_DMA_Init+0x88>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <MX_DMA_Init+0x88>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a17      	ldr	r2, [pc, #92]	; (80011c8 <MX_DMA_Init+0x88>)
 800116c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <MX_DMA_Init+0x88>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	2010      	movs	r0, #16
 8001184:	f001 fa6b 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001188:	2010      	movs	r0, #16
 800118a:	f001 fa84 	bl	8002696 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	2011      	movs	r0, #17
 8001194:	f001 fa63 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001198:	2011      	movs	r0, #17
 800119a:	f001 fa7c 	bl	8002696 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2100      	movs	r1, #0
 80011a2:	203a      	movs	r0, #58	; 0x3a
 80011a4:	f001 fa5b 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80011a8:	203a      	movs	r0, #58	; 0x3a
 80011aa:	f001 fa74 	bl	8002696 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	2046      	movs	r0, #70	; 0x46
 80011b4:	f001 fa53 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80011b8:	2046      	movs	r0, #70	; 0x46
 80011ba:	f001 fa6c 	bl	8002696 <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023800 	.word	0x40023800

080011cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	; 0x28
 80011d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
 80011e6:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <MX_GPIO_Init+0xfc>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a37      	ldr	r2, [pc, #220]	; (80012c8 <MX_GPIO_Init+0xfc>)
 80011ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
 80011f2:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <MX_GPIO_Init+0xfc>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	4b31      	ldr	r3, [pc, #196]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a30      	ldr	r2, [pc, #192]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001208:	f043 0304 	orr.w	r3, r3, #4
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b2e      	ldr	r3, [pc, #184]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	4a29      	ldr	r2, [pc, #164]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6313      	str	r3, [r2, #48]	; 0x30
 800122a:	4b27      	ldr	r3, [pc, #156]	; (80012c8 <MX_GPIO_Init+0xfc>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <MX_GPIO_Init+0xfc>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	4a22      	ldr	r2, [pc, #136]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	6313      	str	r3, [r2, #48]	; 0x30
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	4a1b      	ldr	r2, [pc, #108]	; (80012c8 <MX_GPIO_Init+0xfc>)
 800125c:	f043 0302 	orr.w	r3, r3, #2
 8001260:	6313      	str	r3, [r2, #48]	; 0x30
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <MX_GPIO_Init+0xfc>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MAX485_PWR_GPIO_Port, MAX485_PWR_Pin, GPIO_PIN_RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	2101      	movs	r1, #1
 8001272:	4816      	ldr	r0, [pc, #88]	; (80012cc <MX_GPIO_Init+0x100>)
 8001274:	f002 f966 	bl	8003544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <MX_GPIO_Init+0x104>)
 8001280:	f002 f960 	bl	8003544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAX485_PWR_Pin;
 8001284:	2301      	movs	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAX485_PWR_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	480c      	ldr	r0, [pc, #48]	; (80012cc <MX_GPIO_Init+0x100>)
 800129c:	f001 ffa8 	bl	80031f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80012a0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	4805      	ldr	r0, [pc, #20]	; (80012d0 <MX_GPIO_Init+0x104>)
 80012ba:	f001 ff99 	bl	80031f0 <HAL_GPIO_Init>

}
 80012be:	bf00      	nop
 80012c0:	3728      	adds	r7, #40	; 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40020800 	.word	0x40020800
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	00000000 	.word	0x00000000

080012d8 <Get_channel_1_sine>:
int Freq_Signal_2 = 10000; 	// Frequency of signal 2
int PSC;					// Tim2 Pre Scalar value
uint32_t Fclock = 90000000;	// APB1 Timer Clocks
int Period = 1;				// Tim2 Period

void Get_channel_1_sine(void){
 80012d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
	// Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	// Vsine(x)=(sine(x*(2PI/ns)+1)*((0xFFF+1)/2), this is an adjusted formula to create a positive sine.
	for(int i=0;i<Ns;i++){
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	e06b      	b.n	80013bc <Get_channel_1_sine+0xe4>
		Channel_1_sine_val[i] = ((sin(i*2*PI/Ns)+1)*((Res)/2)); // Sampling step = 2PI/ns
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff f8db 	bl	80004a4 <__aeabi_i2d>
 80012ee:	a33e      	add	r3, pc, #248	; (adr r3, 80013e8 <Get_channel_1_sine+0x110>)
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff f940 	bl	8000578 <__aeabi_dmul>
 80012f8:	4603      	mov	r3, r0
 80012fa:	460c      	mov	r4, r1
 80012fc:	4618      	mov	r0, r3
 80012fe:	4621      	mov	r1, r4
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <Get_channel_1_sine+0xf8>)
 8001306:	f7ff fa61 	bl	80007cc <__aeabi_ddiv>
 800130a:	4603      	mov	r3, r0
 800130c:	460c      	mov	r4, r1
 800130e:	ec44 3b17 	vmov	d7, r3, r4
 8001312:	eeb0 0a47 	vmov.f32	s0, s14
 8001316:	eef0 0a67 	vmov.f32	s1, s15
 800131a:	f003 fff1 	bl	8005300 <sin>
 800131e:	ec51 0b10 	vmov	r0, r1, d0
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <Get_channel_1_sine+0xfc>)
 8001328:	f7fe ff70 	bl	800020c <__adddf3>
 800132c:	4603      	mov	r3, r0
 800132e:	460c      	mov	r4, r1
 8001330:	4625      	mov	r5, r4
 8001332:	461c      	mov	r4, r3
 8001334:	4b28      	ldr	r3, [pc, #160]	; (80013d8 <Get_channel_1_sine+0x100>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	0fda      	lsrs	r2, r3, #31
 800133a:	4413      	add	r3, r2
 800133c:	105b      	asrs	r3, r3, #1
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f8b0 	bl	80004a4 <__aeabi_i2d>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4620      	mov	r0, r4
 800134a:	4629      	mov	r1, r5
 800134c:	f7ff f914 	bl	8000578 <__aeabi_dmul>
 8001350:	4603      	mov	r3, r0
 8001352:	460c      	mov	r4, r1
 8001354:	4618      	mov	r0, r3
 8001356:	4621      	mov	r1, r4
 8001358:	f7ff fbd0 	bl	8000afc <__aeabi_d2uiz>
 800135c:	4601      	mov	r1, r0
 800135e:	4a1f      	ldr	r2, [pc, #124]	; (80013dc <Get_channel_1_sine+0x104>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Channel_1_sine_val[i] = sine_dc_offset + Channel_1_sine_scale*Channel_1_sine_val[i];
 8001366:	4b1e      	ldr	r3, [pc, #120]	; (80013e0 <Get_channel_1_sine+0x108>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff f89a 	bl	80004a4 <__aeabi_i2d>
 8001370:	4605      	mov	r5, r0
 8001372:	460e      	mov	r6, r1
 8001374:	4a19      	ldr	r2, [pc, #100]	; (80013dc <Get_channel_1_sine+0x104>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f881 	bl	8000484 <__aeabi_ui2d>
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <Get_channel_1_sine+0x10c>)
 8001384:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001388:	461a      	mov	r2, r3
 800138a:	4623      	mov	r3, r4
 800138c:	f7ff f8f4 	bl	8000578 <__aeabi_dmul>
 8001390:	4603      	mov	r3, r0
 8001392:	460c      	mov	r4, r1
 8001394:	461a      	mov	r2, r3
 8001396:	4623      	mov	r3, r4
 8001398:	4628      	mov	r0, r5
 800139a:	4631      	mov	r1, r6
 800139c:	f7fe ff36 	bl	800020c <__adddf3>
 80013a0:	4603      	mov	r3, r0
 80013a2:	460c      	mov	r4, r1
 80013a4:	4618      	mov	r0, r3
 80013a6:	4621      	mov	r1, r4
 80013a8:	f7ff fba8 	bl	8000afc <__aeabi_d2uiz>
 80013ac:	4601      	mov	r1, r0
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <Get_channel_1_sine+0x104>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<Ns;i++){
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3301      	adds	r3, #1
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b45      	cmp	r3, #69	; 0x45
 80013c0:	dd90      	ble.n	80012e4 <Get_channel_1_sine+0xc>
	}
	//Channel_1_sine_val[Ns] = 0;
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	f3af 8000 	nop.w
 80013d0:	40518000 	.word	0x40518000
 80013d4:	3ff00000 	.word	0x3ff00000
 80013d8:	20000000 	.word	0x20000000
 80013dc:	2000029c 	.word	0x2000029c
 80013e0:	20000018 	.word	0x20000018
 80013e4:	20000008 	.word	0x20000008
 80013e8:	4d12d84a 	.word	0x4d12d84a
 80013ec:	400921fb 	.word	0x400921fb

080013f0 <Get_channel_2_sine>:

void Get_channel_2_sine(void){
 80013f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
	// Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	// Vsine(x)=(sine(x*(2PI/ns)+1)*((0xFFF+1)/2), this is an adjusted formula to create a positive sine.
	for(int i=0;i<Ns;i++){
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	e06b      	b.n	80014d4 <Get_channel_2_sine+0xe4>
		Channel_2_sine_val[i] = ((sin(i*2*PI/Ns)+1)*((Res)/2)); // Sampling step = 2PI/ns
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f84f 	bl	80004a4 <__aeabi_i2d>
 8001406:	a33e      	add	r3, pc, #248	; (adr r3, 8001500 <Get_channel_2_sine+0x110>)
 8001408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140c:	f7ff f8b4 	bl	8000578 <__aeabi_dmul>
 8001410:	4603      	mov	r3, r0
 8001412:	460c      	mov	r4, r1
 8001414:	4618      	mov	r0, r3
 8001416:	4621      	mov	r1, r4
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <Get_channel_2_sine+0xf8>)
 800141e:	f7ff f9d5 	bl	80007cc <__aeabi_ddiv>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	ec44 3b17 	vmov	d7, r3, r4
 800142a:	eeb0 0a47 	vmov.f32	s0, s14
 800142e:	eef0 0a67 	vmov.f32	s1, s15
 8001432:	f003 ff65 	bl	8005300 <sin>
 8001436:	ec51 0b10 	vmov	r0, r1, d0
 800143a:	f04f 0200 	mov.w	r2, #0
 800143e:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <Get_channel_2_sine+0xfc>)
 8001440:	f7fe fee4 	bl	800020c <__adddf3>
 8001444:	4603      	mov	r3, r0
 8001446:	460c      	mov	r4, r1
 8001448:	4625      	mov	r5, r4
 800144a:	461c      	mov	r4, r3
 800144c:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <Get_channel_2_sine+0x100>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	0fda      	lsrs	r2, r3, #31
 8001452:	4413      	add	r3, r2
 8001454:	105b      	asrs	r3, r3, #1
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff f824 	bl	80004a4 <__aeabi_i2d>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4620      	mov	r0, r4
 8001462:	4629      	mov	r1, r5
 8001464:	f7ff f888 	bl	8000578 <__aeabi_dmul>
 8001468:	4603      	mov	r3, r0
 800146a:	460c      	mov	r4, r1
 800146c:	4618      	mov	r0, r3
 800146e:	4621      	mov	r1, r4
 8001470:	f7ff fb44 	bl	8000afc <__aeabi_d2uiz>
 8001474:	4601      	mov	r1, r0
 8001476:	4a1f      	ldr	r2, [pc, #124]	; (80014f4 <Get_channel_2_sine+0x104>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		Channel_2_sine_val[i] = sine_dc_offset + Channel_2_sine_scale*Channel_2_sine_val[i];
 800147e:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <Get_channel_2_sine+0x108>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f80e 	bl	80004a4 <__aeabi_i2d>
 8001488:	4605      	mov	r5, r0
 800148a:	460e      	mov	r6, r1
 800148c:	4a19      	ldr	r2, [pc, #100]	; (80014f4 <Get_channel_2_sine+0x104>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001494:	4618      	mov	r0, r3
 8001496:	f7fe fff5 	bl	8000484 <__aeabi_ui2d>
 800149a:	4b18      	ldr	r3, [pc, #96]	; (80014fc <Get_channel_2_sine+0x10c>)
 800149c:	e9d3 3400 	ldrd	r3, r4, [r3]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4623      	mov	r3, r4
 80014a4:	f7ff f868 	bl	8000578 <__aeabi_dmul>
 80014a8:	4603      	mov	r3, r0
 80014aa:	460c      	mov	r4, r1
 80014ac:	461a      	mov	r2, r3
 80014ae:	4623      	mov	r3, r4
 80014b0:	4628      	mov	r0, r5
 80014b2:	4631      	mov	r1, r6
 80014b4:	f7fe feaa 	bl	800020c <__adddf3>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	4618      	mov	r0, r3
 80014be:	4621      	mov	r1, r4
 80014c0:	f7ff fb1c 	bl	8000afc <__aeabi_d2uiz>
 80014c4:	4601      	mov	r1, r0
 80014c6:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <Get_channel_2_sine+0x104>)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<Ns;i++){
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3301      	adds	r3, #1
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b45      	cmp	r3, #69	; 0x45
 80014d8:	dd90      	ble.n	80013fc <Get_channel_2_sine+0xc>
	}
	//Channel_2_sine_val[Ns] = 0;
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e2:	bf00      	nop
 80014e4:	f3af 8000 	nop.w
 80014e8:	40518000 	.word	0x40518000
 80014ec:	3ff00000 	.word	0x3ff00000
 80014f0:	20000000 	.word	0x20000000
 80014f4:	20000184 	.word	0x20000184
 80014f8:	20000018 	.word	0x20000018
 80014fc:	20000010 	.word	0x20000010
 8001500:	4d12d84a 	.word	0x4d12d84a
 8001504:	400921fb 	.word	0x400921fb

08001508 <set_clock_TIM2>:

void set_clock_TIM2(void){
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	  // Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	  // Adjust PSC and period in order to manipulate frequency.

	  PSC= (Fclock/Ns)/(Freq_Signal_1*(Period + 1) ) - 1;
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <set_clock_TIM2+0x5c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	085b      	lsrs	r3, r3, #1
 8001512:	4a15      	ldr	r2, [pc, #84]	; (8001568 <set_clock_TIM2+0x60>)
 8001514:	fba2 2303 	umull	r2, r3, r2, r3
 8001518:	095b      	lsrs	r3, r3, #5
 800151a:	4a14      	ldr	r2, [pc, #80]	; (800156c <set_clock_TIM2+0x64>)
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	3201      	adds	r2, #1
 8001520:	4913      	ldr	r1, [pc, #76]	; (8001570 <set_clock_TIM2+0x68>)
 8001522:	6809      	ldr	r1, [r1, #0]
 8001524:	fb01 f202 	mul.w	r2, r1, r2
 8001528:	fbb3 f3f2 	udiv	r3, r3, r2
 800152c:	3b01      	subs	r3, #1
 800152e:	461a      	mov	r2, r3
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <set_clock_TIM2+0x6c>)
 8001532:	601a      	str	r2, [r3, #0]
	  htim2.Instance = TIM2;
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <set_clock_TIM2+0x70>)
 8001536:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800153a:	601a      	str	r2, [r3, #0]
	  htim2.Init.Period = Period; //+1
 800153c:	4b0b      	ldr	r3, [pc, #44]	; (800156c <set_clock_TIM2+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <set_clock_TIM2+0x70>)
 8001544:	60da      	str	r2, [r3, #12]
	  htim2.Init.Prescaler = PSC; //+1 // If this value is < 50 things start to behave funny.
 8001546:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <set_clock_TIM2+0x6c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	461a      	mov	r2, r3
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <set_clock_TIM2+0x70>)
 800154e:	605a      	str	r2, [r3, #4]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001550:	4809      	ldr	r0, [pc, #36]	; (8001578 <set_clock_TIM2+0x70>)
 8001552:	f002 fc9d 	bl	8003e90 <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <set_clock_TIM2+0x58>
	  {
	    Error_Handler();
 800155c:	f000 f9ea 	bl	8001934 <Error_Handler>
	  }
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000024 	.word	0x20000024
 8001568:	ea0ea0eb 	.word	0xea0ea0eb
 800156c:	20000028 	.word	0x20000028
 8001570:	2000001c 	.word	0x2000001c
 8001574:	20000178 	.word	0x20000178
 8001578:	200003f4 	.word	0x200003f4

0800157c <set_clock_TIM4>:

void set_clock_TIM4(void){
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	  // Fsine = FtimerRTGO/Ns,   Fsine = F(timer trigger ouput)/(number of samples)
	  // Adjust PSC and period in order to manipulate frequency.

	  PSC= (Fclock/Ns)/(Freq_Signal_2*(Period + 1) ) - 1;
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <set_clock_TIM4+0x5c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	085b      	lsrs	r3, r3, #1
 8001586:	4a15      	ldr	r2, [pc, #84]	; (80015dc <set_clock_TIM4+0x60>)
 8001588:	fba2 2303 	umull	r2, r3, r2, r3
 800158c:	095b      	lsrs	r3, r3, #5
 800158e:	4a14      	ldr	r2, [pc, #80]	; (80015e0 <set_clock_TIM4+0x64>)
 8001590:	6812      	ldr	r2, [r2, #0]
 8001592:	3201      	adds	r2, #1
 8001594:	4913      	ldr	r1, [pc, #76]	; (80015e4 <set_clock_TIM4+0x68>)
 8001596:	6809      	ldr	r1, [r1, #0]
 8001598:	fb01 f202 	mul.w	r2, r1, r2
 800159c:	fbb3 f3f2 	udiv	r3, r3, r2
 80015a0:	3b01      	subs	r3, #1
 80015a2:	461a      	mov	r2, r3
 80015a4:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <set_clock_TIM4+0x6c>)
 80015a6:	601a      	str	r2, [r3, #0]
	  htim4.Instance = TIM4;
 80015a8:	4b10      	ldr	r3, [pc, #64]	; (80015ec <set_clock_TIM4+0x70>)
 80015aa:	4a11      	ldr	r2, [pc, #68]	; (80015f0 <set_clock_TIM4+0x74>)
 80015ac:	601a      	str	r2, [r3, #0]
	  htim4.Init.Period = Period; //+1
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <set_clock_TIM4+0x64>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <set_clock_TIM4+0x70>)
 80015b6:	60da      	str	r2, [r3, #12]
	  htim4.Init.Prescaler = PSC; //+1 // If this value is < 50 things start to behave funny.
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <set_clock_TIM4+0x6c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	461a      	mov	r2, r3
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <set_clock_TIM4+0x70>)
 80015c0:	605a      	str	r2, [r3, #4]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015c2:	480a      	ldr	r0, [pc, #40]	; (80015ec <set_clock_TIM4+0x70>)
 80015c4:	f002 fc64 	bl	8003e90 <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <set_clock_TIM4+0x56>
	  {
	    Error_Handler();
 80015ce:	f000 f9b1 	bl	8001934 <Error_Handler>
	  }
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000024 	.word	0x20000024
 80015dc:	ea0ea0eb 	.word	0xea0ea0eb
 80015e0:	20000028 	.word	0x20000028
 80015e4:	20000020 	.word	0x20000020
 80015e8:	20000178 	.word	0x20000178
 80015ec:	200003b4 	.word	0x200003b4
 80015f0:	40000800 	.word	0x40000800

080015f4 <HAL_UART_RxCpltCallback>:
/* Setting up UART communications*/
#define uartSize 8
uint8_t rx_buff[uartSize];
uint8_t tx_buff[uartSize];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	uint32_t channel_2_Frequency;
//	uint32_t channel_1_Amplitude;
//	uint32_t channel_2_Amplitude;

	// If statements to validate message integrity
	if((rx_buff[0] == '<') && (rx_buff[7] == '>')){
 80015fc:	4b62      	ldr	r3, [pc, #392]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b3c      	cmp	r3, #60	; 0x3c
 8001602:	f040 80bc 	bne.w	800177e <HAL_UART_RxCpltCallback+0x18a>
 8001606:	4b60      	ldr	r3, [pc, #384]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001608:	79db      	ldrb	r3, [r3, #7]
 800160a:	2b3e      	cmp	r3, #62	; 0x3e
 800160c:	f040 80b7 	bne.w	800177e <HAL_UART_RxCpltCallback+0x18a>
		strcpy((char*)tx_buff, "Call!\r\n");
 8001610:	4a5e      	ldr	r2, [pc, #376]	; (800178c <HAL_UART_RxCpltCallback+0x198>)
 8001612:	4b5f      	ldr	r3, [pc, #380]	; (8001790 <HAL_UART_RxCpltCallback+0x19c>)
 8001614:	cb03      	ldmia	r3!, {r0, r1}
 8001616:	6010      	str	r0, [r2, #0]
 8001618:	6051      	str	r1, [r2, #4]
		HAL_UART_Transmit(&huart1, tx_buff, strlen((char*)tx_buff), HAL_MAX_DELAY);
 800161a:	485c      	ldr	r0, [pc, #368]	; (800178c <HAL_UART_RxCpltCallback+0x198>)
 800161c:	f7fe fde8 	bl	80001f0 <strlen>
 8001620:	4603      	mov	r3, r0
 8001622:	b29a      	uxth	r2, r3
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	4958      	ldr	r1, [pc, #352]	; (800178c <HAL_UART_RxCpltCallback+0x198>)
 800162a:	485a      	ldr	r0, [pc, #360]	; (8001794 <HAL_UART_RxCpltCallback+0x1a0>)
 800162c:	f003 f887 	bl	800473e <HAL_UART_Transmit>
		HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); // Receive UART
 8001630:	2208      	movs	r2, #8
 8001632:	4955      	ldr	r1, [pc, #340]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001634:	4857      	ldr	r0, [pc, #348]	; (8001794 <HAL_UART_RxCpltCallback+0x1a0>)
 8001636:	f003 f91b 	bl	8004870 <HAL_UART_Receive_DMA>
//		|DATA3| : Data byte 3.
//		|DATA4| : Data byte 4.
//		|>|(62/3E) : End of message byte.

		// Switch statements to respond accordingly
		switch(rx_buff[2]){
 800163a:	4b53      	ldr	r3, [pc, #332]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 800163c:	789b      	ldrb	r3, [r3, #2]
 800163e:	3b06      	subs	r3, #6
 8001640:	2b2d      	cmp	r3, #45	; 0x2d
 8001642:	f200 809c 	bhi.w	800177e <HAL_UART_RxCpltCallback+0x18a>
 8001646:	a201      	add	r2, pc, #4	; (adr r2, 800164c <HAL_UART_RxCpltCallback+0x58>)
 8001648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164c:	0800177d 	.word	0x0800177d
 8001650:	0800177d 	.word	0x0800177d
 8001654:	0800177d 	.word	0x0800177d
 8001658:	0800177d 	.word	0x0800177d
 800165c:	0800177d 	.word	0x0800177d
 8001660:	0800177d 	.word	0x0800177d
 8001664:	0800177f 	.word	0x0800177f
 8001668:	0800177f 	.word	0x0800177f
 800166c:	0800177f 	.word	0x0800177f
 8001670:	0800177f 	.word	0x0800177f
 8001674:	0800177f 	.word	0x0800177f
 8001678:	0800177f 	.word	0x0800177f
 800167c:	0800177f 	.word	0x0800177f
 8001680:	0800177f 	.word	0x0800177f
 8001684:	0800177f 	.word	0x0800177f
 8001688:	0800177f 	.word	0x0800177f
 800168c:	0800177f 	.word	0x0800177f
 8001690:	0800177f 	.word	0x0800177f
 8001694:	0800177f 	.word	0x0800177f
 8001698:	0800177f 	.word	0x0800177f
 800169c:	0800177f 	.word	0x0800177f
 80016a0:	0800177f 	.word	0x0800177f
 80016a4:	0800177f 	.word	0x0800177f
 80016a8:	0800177f 	.word	0x0800177f
 80016ac:	0800177f 	.word	0x0800177f
 80016b0:	0800177f 	.word	0x0800177f
 80016b4:	0800177f 	.word	0x0800177f
 80016b8:	0800177f 	.word	0x0800177f
 80016bc:	0800177f 	.word	0x0800177f
 80016c0:	0800177f 	.word	0x0800177f
 80016c4:	0800177f 	.word	0x0800177f
 80016c8:	0800177f 	.word	0x0800177f
 80016cc:	0800177f 	.word	0x0800177f
 80016d0:	0800177f 	.word	0x0800177f
 80016d4:	0800177f 	.word	0x0800177f
 80016d8:	0800177f 	.word	0x0800177f
 80016dc:	0800177f 	.word	0x0800177f
 80016e0:	0800177f 	.word	0x0800177f
 80016e4:	0800177f 	.word	0x0800177f
 80016e8:	0800177f 	.word	0x0800177f
 80016ec:	0800177f 	.word	0x0800177f
 80016f0:	0800177f 	.word	0x0800177f
 80016f4:	0800177f 	.word	0x0800177f
 80016f8:	0800177f 	.word	0x0800177f
 80016fc:	08001705 	.word	0x08001705
 8001700:	08001741 	.word	0x08001741
			// case 1:

			// Change the frequency of DAC channel 1.
			case '2':
				// Building 4 bytes int a 32 bit value
				channel_1_Frequency = rx_buff[6];
 8001704:	4b20      	ldr	r3, [pc, #128]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001706:	799b      	ldrb	r3, [r3, #6]
 8001708:	60bb      	str	r3, [r7, #8]
				channel_1_Frequency = channel_1_Frequency | (rx_buff[5] << 8);
 800170a:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 800170c:	795b      	ldrb	r3, [r3, #5]
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	461a      	mov	r2, r3
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	4313      	orrs	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
				channel_1_Frequency = channel_1_Frequency | (rx_buff[4] << 16);
 8001718:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 800171a:	791b      	ldrb	r3, [r3, #4]
 800171c:	041b      	lsls	r3, r3, #16
 800171e:	461a      	mov	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	4313      	orrs	r3, r2
 8001724:	60bb      	str	r3, [r7, #8]
				channel_1_Frequency = channel_1_Frequency | (rx_buff[3] << 24);
 8001726:	4b18      	ldr	r3, [pc, #96]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001728:	78db      	ldrb	r3, [r3, #3]
 800172a:	061b      	lsls	r3, r3, #24
 800172c:	461a      	mov	r2, r3
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	4313      	orrs	r3, r2
 8001732:	60bb      	str	r3, [r7, #8]

				// Updating channel 1 output frequency
				Freq_Signal_1 = channel_1_Frequency;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4a18      	ldr	r2, [pc, #96]	; (8001798 <HAL_UART_RxCpltCallback+0x1a4>)
 8001738:	6013      	str	r3, [r2, #0]
				set_clock_TIM2();
 800173a:	f7ff fee5 	bl	8001508 <set_clock_TIM2>

				break;
 800173e:	e01e      	b.n	800177e <HAL_UART_RxCpltCallback+0x18a>


			// Change the frequency of DAC channel 2.
			case '3':
				// Building 4 bytes int a 32 bit value
				channel_2_Frequency = rx_buff[6];
 8001740:	4b11      	ldr	r3, [pc, #68]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001742:	799b      	ldrb	r3, [r3, #6]
 8001744:	60fb      	str	r3, [r7, #12]
				channel_2_Frequency = channel_2_Frequency | (rx_buff[5] << 8);
 8001746:	4b10      	ldr	r3, [pc, #64]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001748:	795b      	ldrb	r3, [r3, #5]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	461a      	mov	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4313      	orrs	r3, r2
 8001752:	60fb      	str	r3, [r7, #12]
				channel_2_Frequency = channel_2_Frequency | (rx_buff[4] << 16);
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001756:	791b      	ldrb	r3, [r3, #4]
 8001758:	041b      	lsls	r3, r3, #16
 800175a:	461a      	mov	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4313      	orrs	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
				channel_2_Frequency = channel_2_Frequency | (rx_buff[3] << 24);
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_UART_RxCpltCallback+0x194>)
 8001764:	78db      	ldrb	r3, [r3, #3]
 8001766:	061b      	lsls	r3, r3, #24
 8001768:	461a      	mov	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4313      	orrs	r3, r2
 800176e:	60fb      	str	r3, [r7, #12]

				// Updating channel 1 output frequency
				Freq_Signal_2 = channel_2_Frequency;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <HAL_UART_RxCpltCallback+0x1a8>)
 8001774:	6013      	str	r3, [r2, #0]
				set_clock_TIM4();
 8001776:	f7ff ff01 	bl	800157c <set_clock_TIM4>

				break;
 800177a:	e000      	b.n	800177e <HAL_UART_RxCpltCallback+0x18a>
//				break;


			// Request Voltage and Current measurement of channel 1 output.
			case 6:
				break;
 800177c:	bf00      	nop





}
 800177e:	bf00      	nop
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000170 	.word	0x20000170
 800178c:	2000017c 	.word	0x2000017c
 8001790:	08006340 	.word	0x08006340
 8001794:	200004f4 	.word	0x200004f4
 8001798:	2000001c 	.word	0x2000001c
 800179c:	20000020 	.word	0x20000020

080017a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a6:	f000 fb79 	bl	8001e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017aa:	f000 f853 	bl	8001854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ae:	f7ff fd0d 	bl	80011cc <MX_GPIO_Init>
  MX_DMA_Init();
 80017b2:	f7ff fcc5 	bl	8001140 <MX_DMA_Init>
  MX_ADC1_Init();
 80017b6:	f7ff fb41 	bl	8000e3c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80017ba:	f000 fa4d 	bl	8001c58 <MX_USART1_UART_Init>
  MX_DAC_Init();
 80017be:	f7ff fbd3 	bl	8000f68 <MX_DAC_Init>
  MX_TIM2_Init();
 80017c2:	f000 f96d 	bl	8001aa0 <MX_TIM2_Init>
  MX_TIM4_Init();
 80017c6:	f000 f9b7 	bl	8001b38 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* Sine function */
  set_clock_TIM2();						// Setting frequency of timer 2
 80017ca:	f7ff fe9d 	bl	8001508 <set_clock_TIM2>
  set_clock_TIM4();						// Setting frequency of timer 4
 80017ce:	f7ff fed5 	bl	800157c <set_clock_TIM4>
  HAL_TIM_Base_Start(&htim2);			// Start timer 2
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <main+0x94>)
 80017d4:	f002 fb87 	bl	8003ee6 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);			// Start timer 4
 80017d8:	4817      	ldr	r0, [pc, #92]	; (8001838 <main+0x98>)
 80017da:	f002 fb84 	bl	8003ee6 <HAL_TIM_Base_Start>

  Get_channel_1_sine();
 80017de:	f7ff fd7b 	bl	80012d8 <Get_channel_1_sine>
  Get_channel_2_sine();
 80017e2:	f7ff fe05 	bl	80013f0 <Get_channel_2_sine>

  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_2, Channel_2_sine_val, Ns, DAC_ALIGN_12B_R); //Start DMA, passing list of sine values.
 80017e6:	2300      	movs	r3, #0
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2346      	movs	r3, #70	; 0x46
 80017ec:	4a13      	ldr	r2, [pc, #76]	; (800183c <main+0x9c>)
 80017ee:	2110      	movs	r1, #16
 80017f0:	4813      	ldr	r0, [pc, #76]	; (8001840 <main+0xa0>)
 80017f2:	f000 ff8d 	bl	8002710 <HAL_DAC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, Channel_1_sine_val, Ns, DAC_ALIGN_12B_R); //Start DMA, passing list of sine values.
 80017f6:	2300      	movs	r3, #0
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2346      	movs	r3, #70	; 0x46
 80017fc:	4a11      	ldr	r2, [pc, #68]	; (8001844 <main+0xa4>)
 80017fe:	2100      	movs	r1, #0
 8001800:	480f      	ldr	r0, [pc, #60]	; (8001840 <main+0xa0>)
 8001802:	f000 ff85 	bl	8002710 <HAL_DAC_Start_DMA>


  /* Setting signal output indicators to on  */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin, 1);
 8001806:	2201      	movs	r2, #1
 8001808:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800180c:	480e      	ldr	r0, [pc, #56]	; (8001848 <main+0xa8>)
 800180e:	f001 fe99 	bl	8003544 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED2_Pin, 1);
 8001812:	2201      	movs	r2, #1
 8001814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <main+0xa8>)
 800181a:	f001 fe93 	bl	8003544 <HAL_GPIO_WritePin>

  /* Setting up UART communications */
  HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); // Receive UART
 800181e:	2208      	movs	r2, #8
 8001820:	490a      	ldr	r1, [pc, #40]	; (800184c <main+0xac>)
 8001822:	480b      	ldr	r0, [pc, #44]	; (8001850 <main+0xb0>)
 8001824:	f003 f824 	bl	8004870 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//HAL_UART_Receive_DMA(&huart1, rx_buff, uartSize); //set correct UART handler
	HAL_Delay(1000);
 8001828:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800182c:	f000 fba8 	bl	8001f80 <HAL_Delay>
 8001830:	e7fa      	b.n	8001828 <main+0x88>
 8001832:	bf00      	nop
 8001834:	200003f4 	.word	0x200003f4
 8001838:	200003b4 	.word	0x200003b4
 800183c:	20000184 	.word	0x20000184
 8001840:	200000fc 	.word	0x200000fc
 8001844:	2000029c 	.word	0x2000029c
 8001848:	40020c00 	.word	0x40020c00
 800184c:	20000170 	.word	0x20000170
 8001850:	200004f4 	.word	0x200004f4

08001854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b094      	sub	sp, #80	; 0x50
 8001858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185a:	f107 0320 	add.w	r3, r7, #32
 800185e:	2230      	movs	r2, #48	; 0x30
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f003 fd42 	bl	80052ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	4b2b      	ldr	r3, [pc, #172]	; (800192c <SystemClock_Config+0xd8>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001880:	4a2a      	ldr	r2, [pc, #168]	; (800192c <SystemClock_Config+0xd8>)
 8001882:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001886:	6413      	str	r3, [r2, #64]	; 0x40
 8001888:	4b28      	ldr	r3, [pc, #160]	; (800192c <SystemClock_Config+0xd8>)
 800188a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001894:	2300      	movs	r3, #0
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <SystemClock_Config+0xdc>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a24      	ldr	r2, [pc, #144]	; (8001930 <SystemClock_Config+0xdc>)
 800189e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b22      	ldr	r3, [pc, #136]	; (8001930 <SystemClock_Config+0xdc>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b0:	2302      	movs	r3, #2
 80018b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b8:	2310      	movs	r3, #16
 80018ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018bc:	2302      	movs	r3, #2
 80018be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018c0:	2300      	movs	r3, #0
 80018c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018c4:	2308      	movs	r3, #8
 80018c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80018c8:	23b4      	movs	r3, #180	; 0xb4
 80018ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018cc:	2302      	movs	r3, #2
 80018ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80018d0:	2307      	movs	r3, #7
 80018d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d4:	f107 0320 	add.w	r3, r7, #32
 80018d8:	4618      	mov	r0, r3
 80018da:	f001 fe9d 	bl	8003618 <HAL_RCC_OscConfig>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018e4:	f000 f826 	bl	8001934 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018e8:	f001 fe46 	bl	8003578 <HAL_PWREx_EnableOverDrive>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80018f2:	f000 f81f 	bl	8001934 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f6:	230f      	movs	r3, #15
 80018f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fa:	2302      	movs	r3, #2
 80018fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001902:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001906:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800190c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	2105      	movs	r1, #5
 8001914:	4618      	mov	r0, r3
 8001916:	f002 f8ef 	bl	8003af8 <HAL_RCC_ClockConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001920:	f000 f808 	bl	8001934 <Error_Handler>
  }
}
 8001924:	bf00      	nop
 8001926:	3750      	adds	r7, #80	; 0x50
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40023800 	.word	0x40023800
 8001930:	40007000 	.word	0x40007000

08001934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	4b10      	ldr	r3, [pc, #64]	; (8001990 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a0f      	ldr	r2, [pc, #60]	; (8001990 <HAL_MspInit+0x4c>)
 8001954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <HAL_MspInit+0x4c>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	4a08      	ldr	r2, [pc, #32]	; (8001990 <HAL_MspInit+0x4c>)
 8001970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001974:	6413      	str	r3, [r2, #64]	; 0x40
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_MspInit+0x4c>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800

08001994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <NMI_Handler+0x4>

0800199a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <HardFault_Handler+0x4>

080019a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <MemManage_Handler+0x4>

080019a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019aa:	e7fe      	b.n	80019aa <BusFault_Handler+0x4>

080019ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <UsageFault_Handler+0x4>

080019b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e0:	f000 faae 	bl	8001f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <DMA1_Stream5_IRQHandler+0x10>)
 80019ee:	f001 f997 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000009c 	.word	0x2000009c

080019fc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <DMA1_Stream6_IRQHandler+0x10>)
 8001a02:	f001 f98d 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000110 	.word	0x20000110

08001a10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a14:	4802      	ldr	r0, [pc, #8]	; (8001a20 <TIM2_IRQHandler+0x10>)
 8001a16:	f002 fa8a 	bl	8003f2e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200003f4 	.word	0x200003f4

08001a24 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <TIM4_IRQHandler+0x10>)
 8001a2a:	f002 fa80 	bl	8003f2e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200003b4 	.word	0x200003b4

08001a38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <TIM6_DAC_IRQHandler+0x10>)
 8001a3e:	f000 ff15 	bl	800286c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200000fc 	.word	0x200000fc

08001a4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <DMA2_Stream2_IRQHandler+0x10>)
 8001a52:	f001 f965 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000494 	.word	0x20000494

08001a60 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <DMA2_Stream7_IRQHandler+0x10>)
 8001a66:	f001 f95b 	bl	8002d20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000434 	.word	0x20000434

08001a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <SystemInit+0x28>)
 8001a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7e:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <SystemInit+0x28>)
 8001a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <SystemInit+0x28>)
 8001a8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a8e:	609a      	str	r2, [r3, #8]
#endif
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aa6:	f107 0308 	add.w	r3, r7, #8
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001abc:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001abe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ac2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001ac6:	220a      	movs	r2, #10
 8001ac8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001ad0:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001ad2:	220a      	movs	r2, #10
 8001ad4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad6:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001adc:	4b15      	ldr	r3, [pc, #84]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001ade:	2280      	movs	r2, #128	; 0x80
 8001ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ae2:	4814      	ldr	r0, [pc, #80]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001ae4:	f002 f9d4 	bl	8003e90 <HAL_TIM_Base_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001aee:	f7ff ff21 	bl	8001934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001af8:	f107 0308 	add.w	r3, r7, #8
 8001afc:	4619      	mov	r1, r3
 8001afe:	480d      	ldr	r0, [pc, #52]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001b00:	f002 fb1d 	bl	800413e <HAL_TIM_ConfigClockSource>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001b0a:	f7ff ff13 	bl	8001934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b0e:	2320      	movs	r3, #32
 8001b10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b16:	463b      	mov	r3, r7
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4806      	ldr	r0, [pc, #24]	; (8001b34 <MX_TIM2_Init+0x94>)
 8001b1c:	f002 fd32 	bl	8004584 <HAL_TIMEx_MasterConfigSynchronization>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001b26:	f7ff ff05 	bl	8001934 <Error_Handler>
  }

}
 8001b2a:	bf00      	nop
 8001b2c:	3718      	adds	r7, #24
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200003f4 	.word	0x200003f4

08001b38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b3e:	f107 0308 	add.w	r3, r7, #8
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001b54:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b56:	4a1d      	ldr	r2, [pc, #116]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b58:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10;
 8001b5a:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b5c:	220a      	movs	r2, #10
 8001b5e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b60:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10;
 8001b66:	4b18      	ldr	r3, [pc, #96]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b68:	220a      	movs	r2, #10
 8001b6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6c:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b72:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b78:	4813      	ldr	r0, [pc, #76]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b7a:	f002 f989 	bl	8003e90 <HAL_TIM_Base_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001b84:	f7ff fed6 	bl	8001934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b8e:	f107 0308 	add.w	r3, r7, #8
 8001b92:	4619      	mov	r1, r3
 8001b94:	480c      	ldr	r0, [pc, #48]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001b96:	f002 fad2 	bl	800413e <HAL_TIM_ConfigClockSource>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001ba0:	f7ff fec8 	bl	8001934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ba4:	2320      	movs	r3, #32
 8001ba6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bac:	463b      	mov	r3, r7
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <MX_TIM4_Init+0x90>)
 8001bb2:	f002 fce7 	bl	8004584 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001bbc:	f7ff feba 	bl	8001934 <Error_Handler>
  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	200003b4 	.word	0x200003b4
 8001bcc:	40000800 	.word	0x40000800

08001bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be0:	d116      	bne.n	8001c10 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b1a      	ldr	r3, [pc, #104]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf2:	4b17      	ldr	r3, [pc, #92]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2100      	movs	r1, #0
 8001c02:	201c      	movs	r0, #28
 8001c04:	f000 fd2b 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c08:	201c      	movs	r0, #28
 8001c0a:	f000 fd44 	bl	8002696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c0e:	e01a      	b.n	8001c46 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0f      	ldr	r2, [pc, #60]	; (8001c54 <HAL_TIM_Base_MspInit+0x84>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d115      	bne.n	8001c46 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a0b      	ldr	r2, [pc, #44]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001c24:	f043 0304 	orr.w	r3, r3, #4
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <HAL_TIM_Base_MspInit+0x80>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2100      	movs	r1, #0
 8001c3a:	201e      	movs	r0, #30
 8001c3c:	f000 fd0f 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001c40:	201e      	movs	r0, #30
 8001c42:	f000 fd28 	bl	8002696 <HAL_NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40000800 	.word	0x40000800

08001c58 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <MX_USART1_UART_Init+0x50>)
 8001c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c76:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c78:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c80:	220c      	movs	r2, #12
 8001c82:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c84:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c90:	4804      	ldr	r0, [pc, #16]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c92:	f002 fd07 	bl	80046a4 <HAL_UART_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001c9c:	f7ff fe4a 	bl	8001934 <Error_Handler>
  }

}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200004f4 	.word	0x200004f4
 8001ca8:	40011000 	.word	0x40011000

08001cac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	; 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a57      	ldr	r2, [pc, #348]	; (8001e28 <HAL_UART_MspInit+0x17c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	f040 80a8 	bne.w	8001e20 <HAL_UART_MspInit+0x174>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	4b55      	ldr	r3, [pc, #340]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd8:	4a54      	ldr	r2, [pc, #336]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001cda:	f043 0310 	orr.w	r3, r3, #16
 8001cde:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce0:	4b52      	ldr	r3, [pc, #328]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	4b4e      	ldr	r3, [pc, #312]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	4a4d      	ldr	r2, [pc, #308]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfc:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	4b47      	ldr	r3, [pc, #284]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d10:	4a46      	ldr	r2, [pc, #280]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	6313      	str	r3, [r2, #48]	; 0x30
 8001d18:	4b44      	ldr	r3, [pc, #272]	; (8001e2c <HAL_UART_MspInit+0x180>)
 8001d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d36:	2307      	movs	r3, #7
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	4619      	mov	r1, r3
 8001d40:	483b      	ldr	r0, [pc, #236]	; (8001e30 <HAL_UART_MspInit+0x184>)
 8001d42:	f001 fa55 	bl	80031f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d46:	2380      	movs	r3, #128	; 0x80
 8001d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d56:	2307      	movs	r3, #7
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4834      	ldr	r0, [pc, #208]	; (8001e34 <HAL_UART_MspInit+0x188>)
 8001d62:	f001 fa45 	bl	80031f0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d68:	4a34      	ldr	r2, [pc, #208]	; (8001e3c <HAL_UART_MspInit+0x190>)
 8001d6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001d6c:	4b32      	ldr	r3, [pc, #200]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d72:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d74:	4b30      	ldr	r3, [pc, #192]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d80:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d86:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d88:	4b2b      	ldr	r3, [pc, #172]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d8e:	4b2a      	ldr	r3, [pc, #168]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001d94:	4b28      	ldr	r3, [pc, #160]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d9a:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001da0:	4b25      	ldr	r3, [pc, #148]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001da6:	4824      	ldr	r0, [pc, #144]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001da8:	f000 feb4 	bl	8002b14 <HAL_DMA_Init>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8001db2:	f7ff fdbf 	bl	8001934 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a1f      	ldr	r2, [pc, #124]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001dba:	635a      	str	r2, [r3, #52]	; 0x34
 8001dbc:	4a1e      	ldr	r2, [pc, #120]	; (8001e38 <HAL_UART_MspInit+0x18c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001dc2:	4b1f      	ldr	r3, [pc, #124]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dc4:	4a1f      	ldr	r2, [pc, #124]	; (8001e44 <HAL_UART_MspInit+0x198>)
 8001dc6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dce:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dd2:	2240      	movs	r2, #64	; 0x40
 8001dd4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ddc:	4b18      	ldr	r3, [pc, #96]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001de2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de4:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8001df0:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001df2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001df6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e04:	480e      	ldr	r0, [pc, #56]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001e06:	f000 fe85 	bl	8002b14 <HAL_DMA_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8001e10:	f7ff fd90 	bl	8001934 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001e18:	631a      	str	r2, [r3, #48]	; 0x30
 8001e1a:	4a09      	ldr	r2, [pc, #36]	; (8001e40 <HAL_UART_MspInit+0x194>)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e20:	bf00      	nop
 8001e22:	3728      	adds	r7, #40	; 0x28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40011000 	.word	0x40011000
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020000 	.word	0x40020000
 8001e34:	40020400 	.word	0x40020400
 8001e38:	20000494 	.word	0x20000494
 8001e3c:	40026440 	.word	0x40026440
 8001e40:	20000434 	.word	0x20000434
 8001e44:	400264b8 	.word	0x400264b8

08001e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e80 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e4e:	e003      	b.n	8001e58 <LoopCopyDataInit>

08001e50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e56:	3104      	adds	r1, #4

08001e58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e58:	480b      	ldr	r0, [pc, #44]	; (8001e88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e5a:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e60:	d3f6      	bcc.n	8001e50 <CopyDataInit>
  ldr  r2, =_sbss
 8001e62:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e64:	e002      	b.n	8001e6c <LoopFillZerobss>

08001e66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e68:	f842 3b04 	str.w	r3, [r2], #4

08001e6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e70:	d3f9      	bcc.n	8001e66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e72:	f7ff fdff 	bl	8001a74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e76:	f003 fa15 	bl	80052a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e7a:	f7ff fc91 	bl	80017a0 <main>
  bx  lr    
 8001e7e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e80:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001e84:	08006550 	.word	0x08006550
  ldr  r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e8c:	20000038 	.word	0x20000038
  ldr  r2, =_sbss
 8001e90:	20000038 	.word	0x20000038
  ldr  r3, = _ebss
 8001e94:	20000538 	.word	0x20000538

08001e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e98:	e7fe      	b.n	8001e98 <ADC_IRQHandler>
	...

08001e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <HAL_Init+0x40>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a0d      	ldr	r2, [pc, #52]	; (8001edc <HAL_Init+0x40>)
 8001ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eac:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_Init+0x40>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <HAL_Init+0x40>)
 8001eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_Init+0x40>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_Init+0x40>)
 8001ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec4:	2003      	movs	r0, #3
 8001ec6:	f000 fbbf 	bl	8002648 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f000 f808 	bl	8001ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed0:	f7ff fd38 	bl	8001944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40023c00 	.word	0x40023c00

08001ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <HAL_InitTick+0x54>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <HAL_InitTick+0x58>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fbd7 	bl	80026b2 <HAL_SYSTICK_Config>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e00e      	b.n	8001f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b0f      	cmp	r3, #15
 8001f12:	d80a      	bhi.n	8001f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f14:	2200      	movs	r2, #0
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	f04f 30ff 	mov.w	r0, #4294967295
 8001f1c:	f000 fb9f 	bl	800265e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f20:	4a06      	ldr	r2, [pc, #24]	; (8001f3c <HAL_InitTick+0x5c>)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
 8001f28:	e000      	b.n	8001f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	2000002c 	.word	0x2000002c
 8001f38:	20000034 	.word	0x20000034
 8001f3c:	20000030 	.word	0x20000030

08001f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_IncTick+0x20>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <HAL_IncTick+0x24>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4413      	add	r3, r2
 8001f50:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <HAL_IncTick+0x24>)
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	20000034 	.word	0x20000034
 8001f64:	20000534 	.word	0x20000534

08001f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f6c:	4b03      	ldr	r3, [pc, #12]	; (8001f7c <HAL_GetTick+0x14>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20000534 	.word	0x20000534

08001f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f88:	f7ff ffee 	bl	8001f68 <HAL_GetTick>
 8001f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f98:	d005      	beq.n	8001fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9a:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <HAL_Delay+0x40>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fa6:	bf00      	nop
 8001fa8:	f7ff ffde 	bl	8001f68 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d8f7      	bhi.n	8001fa8 <HAL_Delay+0x28>
  {
  }
}
 8001fb8:	bf00      	nop
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000034 	.word	0x20000034

08001fc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e033      	b.n	8002042 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d109      	bne.n	8001ff6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7fe ff7c 	bl	8000ee0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d118      	bne.n	8002034 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800200a:	f023 0302 	bic.w	r3, r3, #2
 800200e:	f043 0202 	orr.w	r2, r3, #2
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f94a 	bl	80022b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f023 0303 	bic.w	r3, r3, #3
 800202a:	f043 0201 	orr.w	r2, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	641a      	str	r2, [r3, #64]	; 0x40
 8002032:	e001      	b.n	8002038 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002040:	7bfb      	ldrb	r3, [r7, #15]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x1c>
 8002064:	2302      	movs	r3, #2
 8002066:	e113      	b.n	8002290 <HAL_ADC_ConfigChannel+0x244>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b09      	cmp	r3, #9
 8002076:	d925      	bls.n	80020c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68d9      	ldr	r1, [r3, #12]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b29b      	uxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	3b1e      	subs	r3, #30
 800208e:	2207      	movs	r2, #7
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68d9      	ldr	r1, [r3, #12]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	4603      	mov	r3, r0
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4403      	add	r3, r0
 80020b6:	3b1e      	subs	r3, #30
 80020b8:	409a      	lsls	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	e022      	b.n	800210a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6919      	ldr	r1, [r3, #16]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	461a      	mov	r2, r3
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	2207      	movs	r2, #7
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4403      	add	r3, r0
 8002100:	409a      	lsls	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b06      	cmp	r3, #6
 8002110:	d824      	bhi.n	800215c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	3b05      	subs	r3, #5
 8002124:	221f      	movs	r2, #31
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43da      	mvns	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	400a      	ands	r2, r1
 8002132:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	b29b      	uxth	r3, r3
 8002140:	4618      	mov	r0, r3
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	3b05      	subs	r3, #5
 800214e:	fa00 f203 	lsl.w	r2, r0, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	635a      	str	r2, [r3, #52]	; 0x34
 800215a:	e04c      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b0c      	cmp	r3, #12
 8002162:	d824      	bhi.n	80021ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b23      	subs	r3, #35	; 0x23
 8002176:	221f      	movs	r2, #31
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43da      	mvns	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	400a      	ands	r2, r1
 8002184:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b23      	subs	r3, #35	; 0x23
 80021a0:	fa00 f203 	lsl.w	r2, r0, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	631a      	str	r2, [r3, #48]	; 0x30
 80021ac:	e023      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	3b41      	subs	r3, #65	; 0x41
 80021c0:	221f      	movs	r2, #31
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43da      	mvns	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	400a      	ands	r2, r1
 80021ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	3b41      	subs	r3, #65	; 0x41
 80021ea:	fa00 f203 	lsl.w	r2, r0, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f6:	4b29      	ldr	r3, [pc, #164]	; (800229c <HAL_ADC_ConfigChannel+0x250>)
 80021f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a28      	ldr	r2, [pc, #160]	; (80022a0 <HAL_ADC_ConfigChannel+0x254>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d10f      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1d8>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b12      	cmp	r3, #18
 800220a:	d10b      	bne.n	8002224 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_ADC_ConfigChannel+0x254>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d12b      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a1c      	ldr	r2, [pc, #112]	; (80022a4 <HAL_ADC_ConfigChannel+0x258>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d003      	beq.n	8002240 <HAL_ADC_ConfigChannel+0x1f4>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b11      	cmp	r3, #17
 800223e:	d122      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <HAL_ADC_ConfigChannel+0x258>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d111      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002262:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <HAL_ADC_ConfigChannel+0x25c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a11      	ldr	r2, [pc, #68]	; (80022ac <HAL_ADC_ConfigChannel+0x260>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	0c9a      	lsrs	r2, r3, #18
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002278:	e002      	b.n	8002280 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3b01      	subs	r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f9      	bne.n	800227a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	40012300 	.word	0x40012300
 80022a0:	40012000 	.word	0x40012000
 80022a4:	10000012 	.word	0x10000012
 80022a8:	2000002c 	.word	0x2000002c
 80022ac:	431bde83 	.word	0x431bde83

080022b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b8:	4b79      	ldr	r3, [pc, #484]	; (80024a0 <ADC_Init+0x1f0>)
 80022ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6859      	ldr	r1, [r3, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	021a      	lsls	r2, r3, #8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6859      	ldr	r1, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800232a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6899      	ldr	r1, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68da      	ldr	r2, [r3, #12]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002342:	4a58      	ldr	r2, [pc, #352]	; (80024a4 <ADC_Init+0x1f4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d022      	beq.n	800238e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002356:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6899      	ldr	r1, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	e00f      	b.n	80023ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800239c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0202 	bic.w	r2, r2, #2
 80023bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6899      	ldr	r1, [r3, #8]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7e1b      	ldrb	r3, [r3, #24]
 80023c8:	005a      	lsls	r2, r3, #1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01b      	beq.n	8002414 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6859      	ldr	r1, [r3, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	3b01      	subs	r3, #1
 8002408:	035a      	lsls	r2, r3, #13
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	e007      	b.n	8002424 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002422:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002432:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	3b01      	subs	r3, #1
 8002440:	051a      	lsls	r2, r3, #20
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002458:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6899      	ldr	r1, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002466:	025a      	lsls	r2, r3, #9
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800247e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6899      	ldr	r1, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	029a      	lsls	r2, r3, #10
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	609a      	str	r2, [r3, #8]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	40012300 	.word	0x40012300
 80024a4:	0f000001 	.word	0x0f000001

080024a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024da:	4a04      	ldr	r2, [pc, #16]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <__NVIC_GetPriorityGrouping+0x18>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	f003 0307 	and.w	r3, r3, #7
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	2b00      	cmp	r3, #0
 800251c:	db0b      	blt.n	8002536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	f003 021f 	and.w	r2, r3, #31
 8002524:	4907      	ldr	r1, [pc, #28]	; (8002544 <__NVIC_EnableIRQ+0x38>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2001      	movs	r0, #1
 800252e:	fa00 f202 	lsl.w	r2, r0, r2
 8002532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000e100 	.word	0xe000e100

08002548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	6039      	str	r1, [r7, #0]
 8002552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	db0a      	blt.n	8002572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	490c      	ldr	r1, [pc, #48]	; (8002594 <__NVIC_SetPriority+0x4c>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	0112      	lsls	r2, r2, #4
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	440b      	add	r3, r1
 800256c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002570:	e00a      	b.n	8002588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4908      	ldr	r1, [pc, #32]	; (8002598 <__NVIC_SetPriority+0x50>)
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	3b04      	subs	r3, #4
 8002580:	0112      	lsls	r2, r2, #4
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	440b      	add	r3, r1
 8002586:	761a      	strb	r2, [r3, #24]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000e100 	.word	0xe000e100
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800259c:	b480      	push	{r7}
 800259e:	b089      	sub	sp, #36	; 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f1c3 0307 	rsb	r3, r3, #7
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	bf28      	it	cs
 80025ba:	2304      	movcs	r3, #4
 80025bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3304      	adds	r3, #4
 80025c2:	2b06      	cmp	r3, #6
 80025c4:	d902      	bls.n	80025cc <NVIC_EncodePriority+0x30>
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3b03      	subs	r3, #3
 80025ca:	e000      	b.n	80025ce <NVIC_EncodePriority+0x32>
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	f04f 32ff 	mov.w	r2, #4294967295
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	401a      	ands	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	43d9      	mvns	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	4313      	orrs	r3, r2
         );
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3724      	adds	r7, #36	; 0x24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002614:	d301      	bcc.n	800261a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002616:	2301      	movs	r3, #1
 8002618:	e00f      	b.n	800263a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800261a:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <SysTick_Config+0x40>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002622:	210f      	movs	r1, #15
 8002624:	f04f 30ff 	mov.w	r0, #4294967295
 8002628:	f7ff ff8e 	bl	8002548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <SysTick_Config+0x40>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002632:	4b04      	ldr	r3, [pc, #16]	; (8002644 <SysTick_Config+0x40>)
 8002634:	2207      	movs	r2, #7
 8002636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	e000e010 	.word	0xe000e010

08002648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff29 	bl	80024a8 <__NVIC_SetPriorityGrouping>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	4603      	mov	r3, r0
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002670:	f7ff ff3e 	bl	80024f0 <__NVIC_GetPriorityGrouping>
 8002674:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7ff ff8e 	bl	800259c <NVIC_EncodePriority>
 8002680:	4602      	mov	r2, r0
 8002682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff5d 	bl	8002548 <__NVIC_SetPriority>
}
 800268e:	bf00      	nop
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff31 	bl	800250c <__NVIC_EnableIRQ>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff ffa2 	bl	8002604 <SysTick_Config>
 80026c0:	4603      	mov	r3, r0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e014      	b.n	8002706 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	791b      	ldrb	r3, [r3, #4]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d105      	bne.n	80026f2 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7fe fc71 	bl	8000fd4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2202      	movs	r2, #2
 80026f6:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
 800271c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	795b      	ldrb	r3, [r3, #5]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d101      	bne.n	800272e <HAL_DAC_Start_DMA+0x1e>
 800272a:	2302      	movs	r3, #2
 800272c:	e08e      	b.n	800284c <HAL_DAC_Start_DMA+0x13c>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2201      	movs	r2, #1
 8002732:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2202      	movs	r2, #2
 8002738:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d12a      	bne.n	8002796 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4a43      	ldr	r2, [pc, #268]	; (8002854 <HAL_DAC_Start_DMA+0x144>)
 8002746:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	4a42      	ldr	r2, [pc, #264]	; (8002858 <HAL_DAC_Start_DMA+0x148>)
 800274e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	4a41      	ldr	r2, [pc, #260]	; (800285c <HAL_DAC_Start_DMA+0x14c>)
 8002756:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002766:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	2b04      	cmp	r3, #4
 800276c:	d009      	beq.n	8002782 <HAL_DAC_Start_DMA+0x72>
 800276e:	2b08      	cmp	r3, #8
 8002770:	d00c      	beq.n	800278c <HAL_DAC_Start_DMA+0x7c>
 8002772:	2b00      	cmp	r3, #0
 8002774:	d000      	beq.n	8002778 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002776:	e039      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3308      	adds	r3, #8
 800277e:	617b      	str	r3, [r7, #20]
        break;
 8002780:	e034      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	330c      	adds	r3, #12
 8002788:	617b      	str	r3, [r7, #20]
        break;
 800278a:	e02f      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3310      	adds	r3, #16
 8002792:	617b      	str	r3, [r7, #20]
        break;
 8002794:	e02a      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	4a31      	ldr	r2, [pc, #196]	; (8002860 <HAL_DAC_Start_DMA+0x150>)
 800279c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	4a30      	ldr	r2, [pc, #192]	; (8002864 <HAL_DAC_Start_DMA+0x154>)
 80027a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	4a2f      	ldr	r2, [pc, #188]	; (8002868 <HAL_DAC_Start_DMA+0x158>)
 80027ac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027bc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 80027be:	6a3b      	ldr	r3, [r7, #32]
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d009      	beq.n	80027d8 <HAL_DAC_Start_DMA+0xc8>
 80027c4:	2b08      	cmp	r3, #8
 80027c6:	d00c      	beq.n	80027e2 <HAL_DAC_Start_DMA+0xd2>
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d000      	beq.n	80027ce <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80027cc:	e00e      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	3314      	adds	r3, #20
 80027d4:	617b      	str	r3, [r7, #20]
        break;
 80027d6:	e009      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	3318      	adds	r3, #24
 80027de:	617b      	str	r3, [r7, #20]
        break;
 80027e0:	e004      	b.n	80027ec <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	331c      	adds	r3, #28
 80027e8:	617b      	str	r3, [r7, #20]
        break;
 80027ea:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10f      	bne.n	8002812 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002800:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6898      	ldr	r0, [r3, #8]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	f000 fa30 	bl	8002c70 <HAL_DMA_Start_IT>
 8002810:	e00e      	b.n	8002830 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002820:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	68d8      	ldr	r0, [r3, #12]
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	f000 fa20 	bl	8002c70 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6819      	ldr	r1, [r3, #0]
 8002836:	2201      	movs	r2, #1
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	409a      	lsls	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	430a      	orrs	r2, r1
 8002842:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	080029eb 	.word	0x080029eb
 8002858:	08002a0d 	.word	0x08002a0d
 800285c:	08002a29 	.word	0x08002a29
 8002860:	08002aa7 	.word	0x08002aa7
 8002864:	08002ac9 	.word	0x08002ac9
 8002868:	08002ae5 	.word	0x08002ae5

0800286c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800287a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800287e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002882:	d118      	bne.n	80028b6 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2204      	movs	r2, #4
 8002888:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f043 0201 	orr.w	r2, r3, #1
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800289e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028ae:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f843 	bl	800293c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028c4:	d118      	bne.n	80028f8 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2204      	movs	r2, #4
 80028ca:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	f043 0202 	orr.w	r2, r3, #2
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80028e0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80028f0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8cd 	bl	8002a92 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	795b      	ldrb	r3, [r3, #5]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <HAL_DAC_ConfigChannel+0x20>
 800296c:	2302      	movs	r3, #2
 800296e:	e036      	b.n	80029de <HAL_DAC_ConfigChannel+0x8e>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2201      	movs	r2, #1
 8002974:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2202      	movs	r2, #2
 800297a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002984:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	4013      	ands	r3, r2
 8002994:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	4313      	orrs	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	697a      	ldr	r2, [r7, #20]
 80029b6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6819      	ldr	r1, [r3, #0]
 80029be:	22c0      	movs	r2, #192	; 0xc0
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43da      	mvns	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	400a      	ands	r2, r1
 80029ce:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2201      	movs	r2, #1
 80029d4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f6:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f7ff ff81 	bl	8002900 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	711a      	strb	r2, [r3, #4]
}
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a18:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f7ff ff7a 	bl	8002914 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a34:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f043 0204 	orr.w	r2, r3, #4
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f7ff ff70 	bl	8002928 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	711a      	strb	r2, [r3, #4]
}
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b084      	sub	sp, #16
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab2:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f7ff ffce 	bl	8002a56 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	711a      	strb	r2, [r3, #4]
}
 8002ac0:	bf00      	nop
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad4:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f7ff ffc7 	bl	8002a6a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002adc:	bf00      	nop
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af0:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	f043 0204 	orr.w	r2, r3, #4
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f7ff ffbd 	bl	8002a7e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2201      	movs	r2, #1
 8002b08:	711a      	strb	r2, [r3, #4]
}
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b20:	f7ff fa22 	bl	8001f68 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e099      	b.n	8002c64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b50:	e00f      	b.n	8002b72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b52:	f7ff fa09 	bl	8001f68 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d908      	bls.n	8002b72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2220      	movs	r2, #32
 8002b64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e078      	b.n	8002c64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e8      	bne.n	8002b52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4b38      	ldr	r3, [pc, #224]	; (8002c6c <HAL_DMA_Init+0x158>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d107      	bne.n	8002bdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f023 0307 	bic.w	r3, r3, #7
 8002bf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d117      	bne.n	8002c36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00e      	beq.n	8002c36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fa6f 	bl	80030fc <DMA_CheckFifoParam>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d008      	beq.n	8002c36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2240      	movs	r2, #64	; 0x40
 8002c28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c32:	2301      	movs	r3, #1
 8002c34:	e016      	b.n	8002c64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fa26 	bl	8003090 <DMA_CalcBaseAndBitshift>
 8002c44:	4603      	mov	r3, r0
 8002c46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4c:	223f      	movs	r2, #63	; 0x3f
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	f010803f 	.word	0xf010803f

08002c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <HAL_DMA_Start_IT+0x26>
 8002c92:	2302      	movs	r3, #2
 8002c94:	e040      	b.n	8002d18 <HAL_DMA_Start_IT+0xa8>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d12f      	bne.n	8002d0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2202      	movs	r2, #2
 8002cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f9b8 	bl	8003034 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc8:	223f      	movs	r2, #63	; 0x3f
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0216 	orr.w	r2, r2, #22
 8002cde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0208 	orr.w	r2, r2, #8
 8002cf6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0201 	orr.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]
 8002d08:	e005      	b.n	8002d16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
 8002d14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d2c:	4b92      	ldr	r3, [pc, #584]	; (8002f78 <HAL_DMA_IRQHandler+0x258>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a92      	ldr	r2, [pc, #584]	; (8002f7c <HAL_DMA_IRQHandler+0x25c>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0a9b      	lsrs	r3, r3, #10
 8002d38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4a:	2208      	movs	r2, #8
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d01a      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d013      	beq.n	8002d8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0204 	bic.w	r2, r2, #4
 8002d72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d78:	2208      	movs	r2, #8
 8002d7a:	409a      	lsls	r2, r3
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d90:	2201      	movs	r2, #1
 8002d92:	409a      	lsls	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d012      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dae:	2201      	movs	r2, #1
 8002db0:	409a      	lsls	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dba:	f043 0202 	orr.w	r2, r3, #2
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d012      	beq.n	8002df8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00b      	beq.n	8002df8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de4:	2204      	movs	r2, #4
 8002de6:	409a      	lsls	r2, r3
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df0:	f043 0204 	orr.w	r2, r3, #4
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfc:	2210      	movs	r2, #16
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d043      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d03c      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	409a      	lsls	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d018      	beq.n	8002e62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d108      	bne.n	8002e50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d024      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	4798      	blx	r3
 8002e4e:	e01f      	b.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01b      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	4798      	blx	r3
 8002e60:	e016      	b.n	8002e90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d107      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0208 	bic.w	r2, r2, #8
 8002e7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d003      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e94:	2220      	movs	r2, #32
 8002e96:	409a      	lsls	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 808e 	beq.w	8002fbe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0310 	and.w	r3, r3, #16
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8086 	beq.w	8002fbe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	409a      	lsls	r2, r3
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b05      	cmp	r3, #5
 8002ec8:	d136      	bne.n	8002f38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0216 	bic.w	r2, r2, #22
 8002ed8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ee8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d103      	bne.n	8002efa <HAL_DMA_IRQHandler+0x1da>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d007      	beq.n	8002f0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0208 	bic.w	r2, r2, #8
 8002f08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0e:	223f      	movs	r2, #63	; 0x3f
 8002f10:	409a      	lsls	r2, r3
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d07d      	beq.n	800302a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
        }
        return;
 8002f36:	e078      	b.n	800302a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d01c      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d108      	bne.n	8002f66 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d030      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
 8002f64:	e02b      	b.n	8002fbe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d027      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	4798      	blx	r3
 8002f76:	e022      	b.n	8002fbe <HAL_DMA_IRQHandler+0x29e>
 8002f78:	2000002c 	.word	0x2000002c
 8002f7c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10f      	bne.n	8002fae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0210 	bic.w	r2, r2, #16
 8002f9c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d032      	beq.n	800302c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d022      	beq.n	8003018 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2205      	movs	r2, #5
 8002fd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0201 	bic.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	3301      	adds	r3, #1
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d307      	bcc.n	8003006 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f2      	bne.n	8002fea <HAL_DMA_IRQHandler+0x2ca>
 8003004:	e000      	b.n	8003008 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003006:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	4798      	blx	r3
 8003028:	e000      	b.n	800302c <HAL_DMA_IRQHandler+0x30c>
        return;
 800302a:	bf00      	nop
    }
  }
}
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop

08003034 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003050:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b40      	cmp	r3, #64	; 0x40
 8003060:	d108      	bne.n	8003074 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003072:	e007      	b.n	8003084 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	60da      	str	r2, [r3, #12]
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	3b10      	subs	r3, #16
 80030a0:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <DMA_CalcBaseAndBitshift+0x64>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030aa:	4a13      	ldr	r2, [pc, #76]	; (80030f8 <DMA_CalcBaseAndBitshift+0x68>)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4413      	add	r3, r2
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	461a      	mov	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d909      	bls.n	80030d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80030c6:	f023 0303 	bic.w	r3, r3, #3
 80030ca:	1d1a      	adds	r2, r3, #4
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	659a      	str	r2, [r3, #88]	; 0x58
 80030d0:	e007      	b.n	80030e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80030da:	f023 0303 	bic.w	r3, r3, #3
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	aaaaaaab 	.word	0xaaaaaaab
 80030f8:	08006360 	.word	0x08006360

080030fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11f      	bne.n	8003156 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b03      	cmp	r3, #3
 800311a:	d855      	bhi.n	80031c8 <DMA_CheckFifoParam+0xcc>
 800311c:	a201      	add	r2, pc, #4	; (adr r2, 8003124 <DMA_CheckFifoParam+0x28>)
 800311e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003122:	bf00      	nop
 8003124:	08003135 	.word	0x08003135
 8003128:	08003147 	.word	0x08003147
 800312c:	08003135 	.word	0x08003135
 8003130:	080031c9 	.word	0x080031c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003138:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d045      	beq.n	80031cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003144:	e042      	b.n	80031cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800314e:	d13f      	bne.n	80031d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003154:	e03c      	b.n	80031d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800315e:	d121      	bne.n	80031a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d836      	bhi.n	80031d4 <DMA_CheckFifoParam+0xd8>
 8003166:	a201      	add	r2, pc, #4	; (adr r2, 800316c <DMA_CheckFifoParam+0x70>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	0800317d 	.word	0x0800317d
 8003170:	08003183 	.word	0x08003183
 8003174:	0800317d 	.word	0x0800317d
 8003178:	08003195 	.word	0x08003195
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      break;
 8003180:	e02f      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003186:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d024      	beq.n	80031d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003192:	e021      	b.n	80031d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800319c:	d11e      	bne.n	80031dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031a2:	e01b      	b.n	80031dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d902      	bls.n	80031b0 <DMA_CheckFifoParam+0xb4>
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d003      	beq.n	80031b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031ae:	e018      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	73fb      	strb	r3, [r7, #15]
      break;
 80031b4:	e015      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00e      	beq.n	80031e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	73fb      	strb	r3, [r7, #15]
      break;
 80031c6:	e00b      	b.n	80031e0 <DMA_CheckFifoParam+0xe4>
      break;
 80031c8:	bf00      	nop
 80031ca:	e00a      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031cc:	bf00      	nop
 80031ce:	e008      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031d0:	bf00      	nop
 80031d2:	e006      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031d4:	bf00      	nop
 80031d6:	e004      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031d8:	bf00      	nop
 80031da:	e002      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;   
 80031dc:	bf00      	nop
 80031de:	e000      	b.n	80031e2 <DMA_CheckFifoParam+0xe6>
      break;
 80031e0:	bf00      	nop
    }
  } 
  
  return status; 
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b089      	sub	sp, #36	; 0x24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003206:	2300      	movs	r3, #0
 8003208:	61fb      	str	r3, [r7, #28]
 800320a:	e177      	b.n	80034fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800320c:	2201      	movs	r2, #1
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4013      	ands	r3, r2
 800321e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	429a      	cmp	r2, r3
 8003226:	f040 8166 	bne.w	80034f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d00b      	beq.n	800324a <HAL_GPIO_Init+0x5a>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d007      	beq.n	800324a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800323e:	2b11      	cmp	r3, #17
 8003240:	d003      	beq.n	800324a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b12      	cmp	r3, #18
 8003248:	d130      	bne.n	80032ac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	2203      	movs	r2, #3
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43db      	mvns	r3, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	4013      	ands	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003280:	2201      	movs	r2, #1
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4013      	ands	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f003 0201 	and.w	r2, r3, #1
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	2203      	movs	r2, #3
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d003      	beq.n	80032ec <HAL_GPIO_Init+0xfc>
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b12      	cmp	r3, #18
 80032ea:	d123      	bne.n	8003334 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	08da      	lsrs	r2, r3, #3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3208      	adds	r2, #8
 80032f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	220f      	movs	r2, #15
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	08da      	lsrs	r2, r3, #3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3208      	adds	r2, #8
 800332e:	69b9      	ldr	r1, [r7, #24]
 8003330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0203 	and.w	r2, r3, #3
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 80c0 	beq.w	80034f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	4b65      	ldr	r3, [pc, #404]	; (8003510 <HAL_GPIO_Init+0x320>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337e:	4a64      	ldr	r2, [pc, #400]	; (8003510 <HAL_GPIO_Init+0x320>)
 8003380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003384:	6453      	str	r3, [r2, #68]	; 0x44
 8003386:	4b62      	ldr	r3, [pc, #392]	; (8003510 <HAL_GPIO_Init+0x320>)
 8003388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003392:	4a60      	ldr	r2, [pc, #384]	; (8003514 <HAL_GPIO_Init+0x324>)
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	3302      	adds	r3, #2
 800339a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	220f      	movs	r2, #15
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43db      	mvns	r3, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4013      	ands	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a57      	ldr	r2, [pc, #348]	; (8003518 <HAL_GPIO_Init+0x328>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d037      	beq.n	800342e <HAL_GPIO_Init+0x23e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a56      	ldr	r2, [pc, #344]	; (800351c <HAL_GPIO_Init+0x32c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d031      	beq.n	800342a <HAL_GPIO_Init+0x23a>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a55      	ldr	r2, [pc, #340]	; (8003520 <HAL_GPIO_Init+0x330>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d02b      	beq.n	8003426 <HAL_GPIO_Init+0x236>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a54      	ldr	r2, [pc, #336]	; (8003524 <HAL_GPIO_Init+0x334>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d025      	beq.n	8003422 <HAL_GPIO_Init+0x232>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a53      	ldr	r2, [pc, #332]	; (8003528 <HAL_GPIO_Init+0x338>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d01f      	beq.n	800341e <HAL_GPIO_Init+0x22e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a52      	ldr	r2, [pc, #328]	; (800352c <HAL_GPIO_Init+0x33c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d019      	beq.n	800341a <HAL_GPIO_Init+0x22a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a51      	ldr	r2, [pc, #324]	; (8003530 <HAL_GPIO_Init+0x340>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d013      	beq.n	8003416 <HAL_GPIO_Init+0x226>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a50      	ldr	r2, [pc, #320]	; (8003534 <HAL_GPIO_Init+0x344>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00d      	beq.n	8003412 <HAL_GPIO_Init+0x222>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a4f      	ldr	r2, [pc, #316]	; (8003538 <HAL_GPIO_Init+0x348>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d007      	beq.n	800340e <HAL_GPIO_Init+0x21e>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a4e      	ldr	r2, [pc, #312]	; (800353c <HAL_GPIO_Init+0x34c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d101      	bne.n	800340a <HAL_GPIO_Init+0x21a>
 8003406:	2309      	movs	r3, #9
 8003408:	e012      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800340a:	230a      	movs	r3, #10
 800340c:	e010      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800340e:	2308      	movs	r3, #8
 8003410:	e00e      	b.n	8003430 <HAL_GPIO_Init+0x240>
 8003412:	2307      	movs	r3, #7
 8003414:	e00c      	b.n	8003430 <HAL_GPIO_Init+0x240>
 8003416:	2306      	movs	r3, #6
 8003418:	e00a      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800341a:	2305      	movs	r3, #5
 800341c:	e008      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800341e:	2304      	movs	r3, #4
 8003420:	e006      	b.n	8003430 <HAL_GPIO_Init+0x240>
 8003422:	2303      	movs	r3, #3
 8003424:	e004      	b.n	8003430 <HAL_GPIO_Init+0x240>
 8003426:	2302      	movs	r3, #2
 8003428:	e002      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <HAL_GPIO_Init+0x240>
 800342e:	2300      	movs	r3, #0
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	f002 0203 	and.w	r2, r2, #3
 8003436:	0092      	lsls	r2, r2, #2
 8003438:	4093      	lsls	r3, r2
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003440:	4934      	ldr	r1, [pc, #208]	; (8003514 <HAL_GPIO_Init+0x324>)
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	089b      	lsrs	r3, r3, #2
 8003446:	3302      	adds	r3, #2
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800344e:	4b3c      	ldr	r3, [pc, #240]	; (8003540 <HAL_GPIO_Init+0x350>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003472:	4a33      	ldr	r2, [pc, #204]	; (8003540 <HAL_GPIO_Init+0x350>)
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003478:	4b31      	ldr	r3, [pc, #196]	; (8003540 <HAL_GPIO_Init+0x350>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800349c:	4a28      	ldr	r2, [pc, #160]	; (8003540 <HAL_GPIO_Init+0x350>)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034a2:	4b27      	ldr	r3, [pc, #156]	; (8003540 <HAL_GPIO_Init+0x350>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	43db      	mvns	r3, r3
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4013      	ands	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d003      	beq.n	80034c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034c6:	4a1e      	ldr	r2, [pc, #120]	; (8003540 <HAL_GPIO_Init+0x350>)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034cc:	4b1c      	ldr	r3, [pc, #112]	; (8003540 <HAL_GPIO_Init+0x350>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	43db      	mvns	r3, r3
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4013      	ands	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034f0:	4a13      	ldr	r2, [pc, #76]	; (8003540 <HAL_GPIO_Init+0x350>)
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	3301      	adds	r3, #1
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	2b0f      	cmp	r3, #15
 8003500:	f67f ae84 	bls.w	800320c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003504:	bf00      	nop
 8003506:	3724      	adds	r7, #36	; 0x24
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40023800 	.word	0x40023800
 8003514:	40013800 	.word	0x40013800
 8003518:	40020000 	.word	0x40020000
 800351c:	40020400 	.word	0x40020400
 8003520:	40020800 	.word	0x40020800
 8003524:	40020c00 	.word	0x40020c00
 8003528:	40021000 	.word	0x40021000
 800352c:	40021400 	.word	0x40021400
 8003530:	40021800 	.word	0x40021800
 8003534:	40021c00 	.word	0x40021c00
 8003538:	40022000 	.word	0x40022000
 800353c:	40022400 	.word	0x40022400
 8003540:	40013c00 	.word	0x40013c00

08003544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	807b      	strh	r3, [r7, #2]
 8003550:	4613      	mov	r3, r2
 8003552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003554:	787b      	ldrb	r3, [r7, #1]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800355a:	887a      	ldrh	r2, [r7, #2]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003560:	e003      	b.n	800356a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003562:	887b      	ldrh	r3, [r7, #2]
 8003564:	041a      	lsls	r2, r3, #16
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	619a      	str	r2, [r3, #24]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003582:	2300      	movs	r3, #0
 8003584:	603b      	str	r3, [r7, #0]
 8003586:	4b20      	ldr	r3, [pc, #128]	; (8003608 <HAL_PWREx_EnableOverDrive+0x90>)
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	4a1f      	ldr	r2, [pc, #124]	; (8003608 <HAL_PWREx_EnableOverDrive+0x90>)
 800358c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003590:	6413      	str	r3, [r2, #64]	; 0x40
 8003592:	4b1d      	ldr	r3, [pc, #116]	; (8003608 <HAL_PWREx_EnableOverDrive+0x90>)
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800359e:	4b1b      	ldr	r3, [pc, #108]	; (800360c <HAL_PWREx_EnableOverDrive+0x94>)
 80035a0:	2201      	movs	r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035a4:	f7fe fce0 	bl	8001f68 <HAL_GetTick>
 80035a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80035aa:	e009      	b.n	80035c0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80035ac:	f7fe fcdc 	bl	8001f68 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ba:	d901      	bls.n	80035c0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e01f      	b.n	8003600 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80035c0:	4b13      	ldr	r3, [pc, #76]	; (8003610 <HAL_PWREx_EnableOverDrive+0x98>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035cc:	d1ee      	bne.n	80035ac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_PWREx_EnableOverDrive+0x9c>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035d4:	f7fe fcc8 	bl	8001f68 <HAL_GetTick>
 80035d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80035da:	e009      	b.n	80035f0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80035dc:	f7fe fcc4 	bl	8001f68 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ea:	d901      	bls.n	80035f0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e007      	b.n	8003600 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80035f0:	4b07      	ldr	r3, [pc, #28]	; (8003610 <HAL_PWREx_EnableOverDrive+0x98>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035fc:	d1ee      	bne.n	80035dc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40023800 	.word	0x40023800
 800360c:	420e0040 	.word	0x420e0040
 8003610:	40007000 	.word	0x40007000
 8003614:	420e0044 	.word	0x420e0044

08003618 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e25b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d075      	beq.n	8003722 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003636:	4ba3      	ldr	r3, [pc, #652]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
 800363e:	2b04      	cmp	r3, #4
 8003640:	d00c      	beq.n	800365c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003642:	4ba0      	ldr	r3, [pc, #640]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800364a:	2b08      	cmp	r3, #8
 800364c:	d112      	bne.n	8003674 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800364e:	4b9d      	ldr	r3, [pc, #628]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003656:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800365a:	d10b      	bne.n	8003674 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800365c:	4b99      	ldr	r3, [pc, #612]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d05b      	beq.n	8003720 <HAL_RCC_OscConfig+0x108>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d157      	bne.n	8003720 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e236      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800367c:	d106      	bne.n	800368c <HAL_RCC_OscConfig+0x74>
 800367e:	4b91      	ldr	r3, [pc, #580]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a90      	ldr	r2, [pc, #576]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003688:	6013      	str	r3, [r2, #0]
 800368a:	e01d      	b.n	80036c8 <HAL_RCC_OscConfig+0xb0>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003694:	d10c      	bne.n	80036b0 <HAL_RCC_OscConfig+0x98>
 8003696:	4b8b      	ldr	r3, [pc, #556]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a8a      	ldr	r2, [pc, #552]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800369c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	4b88      	ldr	r3, [pc, #544]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a87      	ldr	r2, [pc, #540]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ac:	6013      	str	r3, [r2, #0]
 80036ae:	e00b      	b.n	80036c8 <HAL_RCC_OscConfig+0xb0>
 80036b0:	4b84      	ldr	r3, [pc, #528]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a83      	ldr	r2, [pc, #524]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	4b81      	ldr	r3, [pc, #516]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a80      	ldr	r2, [pc, #512]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d013      	beq.n	80036f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d0:	f7fe fc4a 	bl	8001f68 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036d8:	f7fe fc46 	bl	8001f68 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b64      	cmp	r3, #100	; 0x64
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e1fb      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	4b76      	ldr	r3, [pc, #472]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0xc0>
 80036f6:	e014      	b.n	8003722 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fe fc36 	bl	8001f68 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003700:	f7fe fc32 	bl	8001f68 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	; 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e1e7      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003712:	4b6c      	ldr	r3, [pc, #432]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f0      	bne.n	8003700 <HAL_RCC_OscConfig+0xe8>
 800371e:	e000      	b.n	8003722 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d063      	beq.n	80037f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800372e:	4b65      	ldr	r3, [pc, #404]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00b      	beq.n	8003752 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800373a:	4b62      	ldr	r3, [pc, #392]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003742:	2b08      	cmp	r3, #8
 8003744:	d11c      	bne.n	8003780 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003746:	4b5f      	ldr	r3, [pc, #380]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d116      	bne.n	8003780 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003752:	4b5c      	ldr	r3, [pc, #368]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d005      	beq.n	800376a <HAL_RCC_OscConfig+0x152>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d001      	beq.n	800376a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e1bb      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376a:	4b56      	ldr	r3, [pc, #344]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	4952      	ldr	r1, [pc, #328]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800377a:	4313      	orrs	r3, r2
 800377c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377e:	e03a      	b.n	80037f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d020      	beq.n	80037ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003788:	4b4f      	ldr	r3, [pc, #316]	; (80038c8 <HAL_RCC_OscConfig+0x2b0>)
 800378a:	2201      	movs	r2, #1
 800378c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378e:	f7fe fbeb 	bl	8001f68 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003796:	f7fe fbe7 	bl	8001f68 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e19c      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	4b46      	ldr	r3, [pc, #280]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f0      	beq.n	8003796 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b43      	ldr	r3, [pc, #268]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	4940      	ldr	r1, [pc, #256]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e015      	b.n	80037f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ca:	4b3f      	ldr	r3, [pc, #252]	; (80038c8 <HAL_RCC_OscConfig+0x2b0>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d0:	f7fe fbca 	bl	8001f68 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037d8:	f7fe fbc6 	bl	8001f68 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e17b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	4b36      	ldr	r3, [pc, #216]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d030      	beq.n	8003864 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d016      	beq.n	8003838 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800380a:	4b30      	ldr	r3, [pc, #192]	; (80038cc <HAL_RCC_OscConfig+0x2b4>)
 800380c:	2201      	movs	r2, #1
 800380e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fe fbaa 	bl	8001f68 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003818:	f7fe fba6 	bl	8001f68 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e15b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	4b26      	ldr	r3, [pc, #152]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800382c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x200>
 8003836:	e015      	b.n	8003864 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003838:	4b24      	ldr	r3, [pc, #144]	; (80038cc <HAL_RCC_OscConfig+0x2b4>)
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383e:	f7fe fb93 	bl	8001f68 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003846:	f7fe fb8f 	bl	8001f68 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e144      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003858:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800385a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1f0      	bne.n	8003846 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80a0 	beq.w	80039b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003872:	2300      	movs	r3, #0
 8003874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003876:	4b13      	ldr	r3, [pc, #76]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10f      	bne.n	80038a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003882:	2300      	movs	r3, #0
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	4a0e      	ldr	r2, [pc, #56]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 800388c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003890:	6413      	str	r3, [r2, #64]	; 0x40
 8003892:	4b0c      	ldr	r3, [pc, #48]	; (80038c4 <HAL_RCC_OscConfig+0x2ac>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389a:	60bb      	str	r3, [r7, #8]
 800389c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800389e:	2301      	movs	r3, #1
 80038a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a2:	4b0b      	ldr	r3, [pc, #44]	; (80038d0 <HAL_RCC_OscConfig+0x2b8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d121      	bne.n	80038f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ae:	4b08      	ldr	r3, [pc, #32]	; (80038d0 <HAL_RCC_OscConfig+0x2b8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a07      	ldr	r2, [pc, #28]	; (80038d0 <HAL_RCC_OscConfig+0x2b8>)
 80038b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ba:	f7fe fb55 	bl	8001f68 <HAL_GetTick>
 80038be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c0:	e011      	b.n	80038e6 <HAL_RCC_OscConfig+0x2ce>
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	42470000 	.word	0x42470000
 80038cc:	42470e80 	.word	0x42470e80
 80038d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d4:	f7fe fb48 	bl	8001f68 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e0fd      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e6:	4b81      	ldr	r3, [pc, #516]	; (8003aec <HAL_RCC_OscConfig+0x4d4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d106      	bne.n	8003908 <HAL_RCC_OscConfig+0x2f0>
 80038fa:	4b7d      	ldr	r3, [pc, #500]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038fe:	4a7c      	ldr	r2, [pc, #496]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003900:	f043 0301 	orr.w	r3, r3, #1
 8003904:	6713      	str	r3, [r2, #112]	; 0x70
 8003906:	e01c      	b.n	8003942 <HAL_RCC_OscConfig+0x32a>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	2b05      	cmp	r3, #5
 800390e:	d10c      	bne.n	800392a <HAL_RCC_OscConfig+0x312>
 8003910:	4b77      	ldr	r3, [pc, #476]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003914:	4a76      	ldr	r2, [pc, #472]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003916:	f043 0304 	orr.w	r3, r3, #4
 800391a:	6713      	str	r3, [r2, #112]	; 0x70
 800391c:	4b74      	ldr	r3, [pc, #464]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003920:	4a73      	ldr	r2, [pc, #460]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6713      	str	r3, [r2, #112]	; 0x70
 8003928:	e00b      	b.n	8003942 <HAL_RCC_OscConfig+0x32a>
 800392a:	4b71      	ldr	r3, [pc, #452]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392e:	4a70      	ldr	r2, [pc, #448]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003930:	f023 0301 	bic.w	r3, r3, #1
 8003934:	6713      	str	r3, [r2, #112]	; 0x70
 8003936:	4b6e      	ldr	r3, [pc, #440]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393a:	4a6d      	ldr	r2, [pc, #436]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 800393c:	f023 0304 	bic.w	r3, r3, #4
 8003940:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d015      	beq.n	8003976 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394a:	f7fe fb0d 	bl	8001f68 <HAL_GetTick>
 800394e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003950:	e00a      	b.n	8003968 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003952:	f7fe fb09 	bl	8001f68 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003960:	4293      	cmp	r3, r2
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e0bc      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003968:	4b61      	ldr	r3, [pc, #388]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 800396a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0ee      	beq.n	8003952 <HAL_RCC_OscConfig+0x33a>
 8003974:	e014      	b.n	80039a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003976:	f7fe faf7 	bl	8001f68 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800397c:	e00a      	b.n	8003994 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800397e:	f7fe faf3 	bl	8001f68 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	; 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e0a6      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003994:	4b56      	ldr	r3, [pc, #344]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1ee      	bne.n	800397e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039a0:	7dfb      	ldrb	r3, [r7, #23]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d105      	bne.n	80039b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a6:	4b52      	ldr	r3, [pc, #328]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	4a51      	ldr	r2, [pc, #324]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 80039ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 8092 	beq.w	8003ae0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039bc:	4b4c      	ldr	r3, [pc, #304]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 030c 	and.w	r3, r3, #12
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d05c      	beq.n	8003a82 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d141      	bne.n	8003a54 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d0:	4b48      	ldr	r3, [pc, #288]	; (8003af4 <HAL_RCC_OscConfig+0x4dc>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fe fac7 	bl	8001f68 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039de:	f7fe fac3 	bl	8001f68 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e078      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f0:	4b3f      	ldr	r3, [pc, #252]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	69da      	ldr	r2, [r3, #28]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	431a      	orrs	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0a:	019b      	lsls	r3, r3, #6
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a12:	085b      	lsrs	r3, r3, #1
 8003a14:	3b01      	subs	r3, #1
 8003a16:	041b      	lsls	r3, r3, #16
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	061b      	lsls	r3, r3, #24
 8003a20:	4933      	ldr	r1, [pc, #204]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a26:	4b33      	ldr	r3, [pc, #204]	; (8003af4 <HAL_RCC_OscConfig+0x4dc>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fe fa9c 	bl	8001f68 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a34:	f7fe fa98 	bl	8001f68 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e04d      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a46:	4b2a      	ldr	r3, [pc, #168]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x41c>
 8003a52:	e045      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a54:	4b27      	ldr	r3, [pc, #156]	; (8003af4 <HAL_RCC_OscConfig+0x4dc>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5a:	f7fe fa85 	bl	8001f68 <HAL_GetTick>
 8003a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a60:	e008      	b.n	8003a74 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a62:	f7fe fa81 	bl	8001f68 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e036      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a74:	4b1e      	ldr	r3, [pc, #120]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1f0      	bne.n	8003a62 <HAL_RCC_OscConfig+0x44a>
 8003a80:	e02e      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e029      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <HAL_RCC_OscConfig+0x4d8>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d11c      	bne.n	8003adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d115      	bne.n	8003adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d10d      	bne.n	8003adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d106      	bne.n	8003adc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40007000 	.word	0x40007000
 8003af0:	40023800 	.word	0x40023800
 8003af4:	42470060 	.word	0x42470060

08003af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0cc      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b0c:	4b68      	ldr	r3, [pc, #416]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 030f 	and.w	r3, r3, #15
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d90c      	bls.n	8003b34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1a:	4b65      	ldr	r3, [pc, #404]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b22:	4b63      	ldr	r3, [pc, #396]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 030f 	and.w	r3, r3, #15
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0b8      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d020      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b4c:	4b59      	ldr	r3, [pc, #356]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	4a58      	ldr	r2, [pc, #352]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d005      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b64:	4b53      	ldr	r3, [pc, #332]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	4a52      	ldr	r2, [pc, #328]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b70:	4b50      	ldr	r3, [pc, #320]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	494d      	ldr	r1, [pc, #308]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d044      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d107      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b96:	4b47      	ldr	r3, [pc, #284]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d119      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e07f      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d003      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d107      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb6:	4b3f      	ldr	r3, [pc, #252]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d109      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e06f      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc6:	4b3b      	ldr	r3, [pc, #236]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e067      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bd6:	4b37      	ldr	r3, [pc, #220]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f023 0203 	bic.w	r2, r3, #3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	4934      	ldr	r1, [pc, #208]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003be8:	f7fe f9be 	bl	8001f68 <HAL_GetTick>
 8003bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf0:	f7fe f9ba 	bl	8001f68 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e04f      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c06:	4b2b      	ldr	r3, [pc, #172]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 020c 	and.w	r2, r3, #12
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d1eb      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c18:	4b25      	ldr	r3, [pc, #148]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 030f 	and.w	r3, r3, #15
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d20c      	bcs.n	8003c40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c26:	4b22      	ldr	r3, [pc, #136]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b20      	ldr	r3, [pc, #128]	; (8003cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e032      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c4c:	4b19      	ldr	r3, [pc, #100]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	4916      	ldr	r1, [pc, #88]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c6a:	4b12      	ldr	r3, [pc, #72]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	490e      	ldr	r1, [pc, #56]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c7e:	f000 f821 	bl	8003cc4 <HAL_RCC_GetSysClockFreq>
 8003c82:	4601      	mov	r1, r0
 8003c84:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	091b      	lsrs	r3, r3, #4
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	4a0a      	ldr	r2, [pc, #40]	; (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c90:	5cd3      	ldrb	r3, [r2, r3]
 8003c92:	fa21 f303 	lsr.w	r3, r1, r3
 8003c96:	4a09      	ldr	r2, [pc, #36]	; (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c9a:	4b09      	ldr	r3, [pc, #36]	; (8003cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe f91e 	bl	8001ee0 <HAL_InitTick>

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40023c00 	.word	0x40023c00
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	08006348 	.word	0x08006348
 8003cbc:	2000002c 	.word	0x2000002c
 8003cc0:	20000030 	.word	0x20000030

08003cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	607b      	str	r3, [r7, #4]
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cda:	4b50      	ldr	r3, [pc, #320]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d007      	beq.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x32>
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d008      	beq.n	8003cfc <HAL_RCC_GetSysClockFreq+0x38>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f040 808d 	bne.w	8003e0a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cf0:	4b4b      	ldr	r3, [pc, #300]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003cf2:	60bb      	str	r3, [r7, #8]
       break;
 8003cf4:	e08c      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cf6:	4b4b      	ldr	r3, [pc, #300]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cf8:	60bb      	str	r3, [r7, #8]
      break;
 8003cfa:	e089      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cfc:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d06:	4b45      	ldr	r3, [pc, #276]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d023      	beq.n	8003d5a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d12:	4b42      	ldr	r3, [pc, #264]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	099b      	lsrs	r3, r3, #6
 8003d18:	f04f 0400 	mov.w	r4, #0
 8003d1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	ea03 0501 	and.w	r5, r3, r1
 8003d28:	ea04 0602 	and.w	r6, r4, r2
 8003d2c:	4a3d      	ldr	r2, [pc, #244]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d2e:	fb02 f106 	mul.w	r1, r2, r6
 8003d32:	2200      	movs	r2, #0
 8003d34:	fb02 f205 	mul.w	r2, r2, r5
 8003d38:	440a      	add	r2, r1
 8003d3a:	493a      	ldr	r1, [pc, #232]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d3c:	fba5 0101 	umull	r0, r1, r5, r1
 8003d40:	1853      	adds	r3, r2, r1
 8003d42:	4619      	mov	r1, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f04f 0400 	mov.w	r4, #0
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4623      	mov	r3, r4
 8003d4e:	f7fc fef5 	bl	8000b3c <__aeabi_uldivmod>
 8003d52:	4603      	mov	r3, r0
 8003d54:	460c      	mov	r4, r1
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	e049      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d5a:	4b30      	ldr	r3, [pc, #192]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	099b      	lsrs	r3, r3, #6
 8003d60:	f04f 0400 	mov.w	r4, #0
 8003d64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	ea03 0501 	and.w	r5, r3, r1
 8003d70:	ea04 0602 	and.w	r6, r4, r2
 8003d74:	4629      	mov	r1, r5
 8003d76:	4632      	mov	r2, r6
 8003d78:	f04f 0300 	mov.w	r3, #0
 8003d7c:	f04f 0400 	mov.w	r4, #0
 8003d80:	0154      	lsls	r4, r2, #5
 8003d82:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d86:	014b      	lsls	r3, r1, #5
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	1b49      	subs	r1, r1, r5
 8003d8e:	eb62 0206 	sbc.w	r2, r2, r6
 8003d92:	f04f 0300 	mov.w	r3, #0
 8003d96:	f04f 0400 	mov.w	r4, #0
 8003d9a:	0194      	lsls	r4, r2, #6
 8003d9c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003da0:	018b      	lsls	r3, r1, #6
 8003da2:	1a5b      	subs	r3, r3, r1
 8003da4:	eb64 0402 	sbc.w	r4, r4, r2
 8003da8:	f04f 0100 	mov.w	r1, #0
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	00e2      	lsls	r2, r4, #3
 8003db2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003db6:	00d9      	lsls	r1, r3, #3
 8003db8:	460b      	mov	r3, r1
 8003dba:	4614      	mov	r4, r2
 8003dbc:	195b      	adds	r3, r3, r5
 8003dbe:	eb44 0406 	adc.w	r4, r4, r6
 8003dc2:	f04f 0100 	mov.w	r1, #0
 8003dc6:	f04f 0200 	mov.w	r2, #0
 8003dca:	02a2      	lsls	r2, r4, #10
 8003dcc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003dd0:	0299      	lsls	r1, r3, #10
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4614      	mov	r4, r2
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	4621      	mov	r1, r4
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f04f 0400 	mov.w	r4, #0
 8003de0:	461a      	mov	r2, r3
 8003de2:	4623      	mov	r3, r4
 8003de4:	f7fc feaa 	bl	8000b3c <__aeabi_uldivmod>
 8003de8:	4603      	mov	r3, r0
 8003dea:	460c      	mov	r4, r1
 8003dec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003dee:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_GetSysClockFreq+0x158>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	0c1b      	lsrs	r3, r3, #16
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	3301      	adds	r3, #1
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e06:	60bb      	str	r3, [r7, #8]
      break;
 8003e08:	e002      	b.n	8003e10 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e0a:	4b05      	ldr	r3, [pc, #20]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003e0c:	60bb      	str	r3, [r7, #8]
      break;
 8003e0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e10:	68bb      	ldr	r3, [r7, #8]
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	00f42400 	.word	0x00f42400
 8003e24:	017d7840 	.word	0x017d7840

08003e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e2c:	4b03      	ldr	r3, [pc, #12]	; (8003e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	2000002c 	.word	0x2000002c

08003e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e44:	f7ff fff0 	bl	8003e28 <HAL_RCC_GetHCLKFreq>
 8003e48:	4601      	mov	r1, r0
 8003e4a:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	0a9b      	lsrs	r3, r3, #10
 8003e50:	f003 0307 	and.w	r3, r3, #7
 8003e54:	4a03      	ldr	r2, [pc, #12]	; (8003e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40023800 	.word	0x40023800
 8003e64:	08006358 	.word	0x08006358

08003e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e6c:	f7ff ffdc 	bl	8003e28 <HAL_RCC_GetHCLKFreq>
 8003e70:	4601      	mov	r1, r0
 8003e72:	4b05      	ldr	r3, [pc, #20]	; (8003e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	0b5b      	lsrs	r3, r3, #13
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	4a03      	ldr	r2, [pc, #12]	; (8003e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e7e:	5cd3      	ldrb	r3, [r2, r3]
 8003e80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	08006358 	.word	0x08006358

08003e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e01d      	b.n	8003ede <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fd fe8a 	bl	8001bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3304      	adds	r3, #4
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4610      	mov	r0, r2
 8003ed0:	f000 fa1e 	bl	8004310 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b085      	sub	sp, #20
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2202      	movs	r2, #2
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2b06      	cmp	r3, #6
 8003f06:	d007      	beq.n	8003f18 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d122      	bne.n	8003f8a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d11b      	bne.n	8003f8a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f06f 0202 	mvn.w	r2, #2
 8003f5a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	f003 0303 	and.w	r3, r3, #3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f9af 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8003f76:	e005      	b.n	8003f84 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f9a1 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f9b2 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d122      	bne.n	8003fde <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d11b      	bne.n	8003fde <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f06f 0204 	mvn.w	r2, #4
 8003fae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f985 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8003fca:	e005      	b.n	8003fd8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f977 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f988 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b08      	cmp	r3, #8
 8003fea:	d122      	bne.n	8004032 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d11b      	bne.n	8004032 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f06f 0208 	mvn.w	r2, #8
 8004002:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2204      	movs	r2, #4
 8004008:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	f003 0303 	and.w	r3, r3, #3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f95b 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 800401e:	e005      	b.n	800402c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 f94d 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 f95e 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	f003 0310 	and.w	r3, r3, #16
 800403c:	2b10      	cmp	r3, #16
 800403e:	d122      	bne.n	8004086 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b10      	cmp	r3, #16
 800404c:	d11b      	bne.n	8004086 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f06f 0210 	mvn.w	r2, #16
 8004056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2208      	movs	r2, #8
 800405c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f931 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004072:	e005      	b.n	8004080 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f923 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f934 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b01      	cmp	r3, #1
 8004092:	d10e      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d107      	bne.n	80040b2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f06f 0201 	mvn.w	r2, #1
 80040aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f8fd 	bl	80042ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b80      	cmp	r3, #128	; 0x80
 80040be:	d10e      	bne.n	80040de <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ca:	2b80      	cmp	r3, #128	; 0x80
 80040cc:	d107      	bne.n	80040de <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fad9 	bl	8004690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e8:	2b40      	cmp	r3, #64	; 0x40
 80040ea:	d10e      	bne.n	800410a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f6:	2b40      	cmp	r3, #64	; 0x40
 80040f8:	d107      	bne.n	800410a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8f9 	bl	80042fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f003 0320 	and.w	r3, r3, #32
 8004114:	2b20      	cmp	r3, #32
 8004116:	d10e      	bne.n	8004136 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b20      	cmp	r3, #32
 8004124:	d107      	bne.n	8004136 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f06f 0220 	mvn.w	r2, #32
 800412e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 faa3 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004136:	bf00      	nop
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800414e:	2b01      	cmp	r3, #1
 8004150:	d101      	bne.n	8004156 <HAL_TIM_ConfigClockSource+0x18>
 8004152:	2302      	movs	r3, #2
 8004154:	e0a6      	b.n	80042a4 <HAL_TIM_ConfigClockSource+0x166>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004174:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800417c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b40      	cmp	r3, #64	; 0x40
 800418c:	d067      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x120>
 800418e:	2b40      	cmp	r3, #64	; 0x40
 8004190:	d80b      	bhi.n	80041aa <HAL_TIM_ConfigClockSource+0x6c>
 8004192:	2b10      	cmp	r3, #16
 8004194:	d073      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x140>
 8004196:	2b10      	cmp	r3, #16
 8004198:	d802      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x62>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d06f      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800419e:	e078      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041a0:	2b20      	cmp	r3, #32
 80041a2:	d06c      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x140>
 80041a4:	2b30      	cmp	r3, #48	; 0x30
 80041a6:	d06a      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x140>
      break;
 80041a8:	e073      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041aa:	2b70      	cmp	r3, #112	; 0x70
 80041ac:	d00d      	beq.n	80041ca <HAL_TIM_ConfigClockSource+0x8c>
 80041ae:	2b70      	cmp	r3, #112	; 0x70
 80041b0:	d804      	bhi.n	80041bc <HAL_TIM_ConfigClockSource+0x7e>
 80041b2:	2b50      	cmp	r3, #80	; 0x50
 80041b4:	d033      	beq.n	800421e <HAL_TIM_ConfigClockSource+0xe0>
 80041b6:	2b60      	cmp	r3, #96	; 0x60
 80041b8:	d041      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x100>
      break;
 80041ba:	e06a      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c0:	d066      	beq.n	8004290 <HAL_TIM_ConfigClockSource+0x152>
 80041c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041c6:	d017      	beq.n	80041f8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80041c8:	e063      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6818      	ldr	r0, [r3, #0]
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	6899      	ldr	r1, [r3, #8]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f000 f9b3 	bl	8004544 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	609a      	str	r2, [r3, #8]
      break;
 80041f6:	e04c      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	6899      	ldr	r1, [r3, #8]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f000 f99c 	bl	8004544 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800421a:	609a      	str	r2, [r3, #8]
      break;
 800421c:	e039      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6818      	ldr	r0, [r3, #0]
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	6859      	ldr	r1, [r3, #4]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	461a      	mov	r2, r3
 800422c:	f000 f910 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2150      	movs	r1, #80	; 0x50
 8004236:	4618      	mov	r0, r3
 8004238:	f000 f969 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800423c:	e029      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	6859      	ldr	r1, [r3, #4]
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	461a      	mov	r2, r3
 800424c:	f000 f92f 	bl	80044ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2160      	movs	r1, #96	; 0x60
 8004256:	4618      	mov	r0, r3
 8004258:	f000 f959 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800425c:	e019      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	461a      	mov	r2, r3
 800426c:	f000 f8f0 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2140      	movs	r1, #64	; 0x40
 8004276:	4618      	mov	r0, r3
 8004278:	f000 f949 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800427c:	e009      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4619      	mov	r1, r3
 8004288:	4610      	mov	r0, r2
 800428a:	f000 f940 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800428e:	e000      	b.n	8004292 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004290:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a40      	ldr	r2, [pc, #256]	; (8004424 <TIM_Base_SetConfig+0x114>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d013      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432e:	d00f      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a3d      	ldr	r2, [pc, #244]	; (8004428 <TIM_Base_SetConfig+0x118>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d00b      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a3c      	ldr	r2, [pc, #240]	; (800442c <TIM_Base_SetConfig+0x11c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d007      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a3b      	ldr	r2, [pc, #236]	; (8004430 <TIM_Base_SetConfig+0x120>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d003      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a3a      	ldr	r2, [pc, #232]	; (8004434 <TIM_Base_SetConfig+0x124>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d108      	bne.n	8004362 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004356:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a2f      	ldr	r2, [pc, #188]	; (8004424 <TIM_Base_SetConfig+0x114>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d02b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004370:	d027      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a2c      	ldr	r2, [pc, #176]	; (8004428 <TIM_Base_SetConfig+0x118>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d023      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a2b      	ldr	r2, [pc, #172]	; (800442c <TIM_Base_SetConfig+0x11c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d01f      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2a      	ldr	r2, [pc, #168]	; (8004430 <TIM_Base_SetConfig+0x120>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a29      	ldr	r2, [pc, #164]	; (8004434 <TIM_Base_SetConfig+0x124>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d017      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a28      	ldr	r2, [pc, #160]	; (8004438 <TIM_Base_SetConfig+0x128>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a27      	ldr	r2, [pc, #156]	; (800443c <TIM_Base_SetConfig+0x12c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00f      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a26      	ldr	r2, [pc, #152]	; (8004440 <TIM_Base_SetConfig+0x130>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a25      	ldr	r2, [pc, #148]	; (8004444 <TIM_Base_SetConfig+0x134>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d007      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a24      	ldr	r2, [pc, #144]	; (8004448 <TIM_Base_SetConfig+0x138>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d003      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a23      	ldr	r2, [pc, #140]	; (800444c <TIM_Base_SetConfig+0x13c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d108      	bne.n	80043d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a0a      	ldr	r2, [pc, #40]	; (8004424 <TIM_Base_SetConfig+0x114>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <TIM_Base_SetConfig+0xf8>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <TIM_Base_SetConfig+0x124>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d103      	bne.n	8004410 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	615a      	str	r2, [r3, #20]
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40010000 	.word	0x40010000
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800
 8004430:	40000c00 	.word	0x40000c00
 8004434:	40010400 	.word	0x40010400
 8004438:	40014000 	.word	0x40014000
 800443c:	40014400 	.word	0x40014400
 8004440:	40014800 	.word	0x40014800
 8004444:	40001800 	.word	0x40001800
 8004448:	40001c00 	.word	0x40001c00
 800444c:	40002000 	.word	0x40002000

08004450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004450:	b480      	push	{r7}
 8004452:	b087      	sub	sp, #28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f023 0201 	bic.w	r2, r3, #1
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800447a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f023 030a 	bic.w	r3, r3, #10
 800448c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b087      	sub	sp, #28
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	60f8      	str	r0, [r7, #12]
 80044b6:	60b9      	str	r1, [r7, #8]
 80044b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6a1b      	ldr	r3, [r3, #32]
 80044be:	f023 0210 	bic.w	r2, r3, #16
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	031b      	lsls	r3, r3, #12
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800450e:	b480      	push	{r7}
 8004510:	b085      	sub	sp, #20
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004524:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	f043 0307 	orr.w	r3, r3, #7
 8004530:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	609a      	str	r2, [r3, #8]
}
 8004538:	bf00      	nop
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800455e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	021a      	lsls	r2, r3, #8
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	431a      	orrs	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4313      	orrs	r3, r2
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	609a      	str	r2, [r3, #8]
}
 8004578:	bf00      	nop
 800457a:	371c      	adds	r7, #28
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004598:	2302      	movs	r3, #2
 800459a:	e05a      	b.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a21      	ldr	r2, [pc, #132]	; (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d022      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e8:	d01d      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a1d      	ldr	r2, [pc, #116]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d018      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1b      	ldr	r2, [pc, #108]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d013      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a1a      	ldr	r2, [pc, #104]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d00e      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a18      	ldr	r2, [pc, #96]	; (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d009      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a17      	ldr	r2, [pc, #92]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d004      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a15      	ldr	r2, [pc, #84]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d10c      	bne.n	8004640 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800462c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	4313      	orrs	r3, r2
 8004636:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	40010000 	.word	0x40010000
 8004664:	40000400 	.word	0x40000400
 8004668:	40000800 	.word	0x40000800
 800466c:	40000c00 	.word	0x40000c00
 8004670:	40010400 	.word	0x40010400
 8004674:	40014000 	.word	0x40014000
 8004678:	40001800 	.word	0x40001800

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e03f      	b.n	8004736 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fd faee 	bl	8001cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2224      	movs	r2, #36	; 0x24
 80046d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 fa5f 	bl	8004bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800470c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800471c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b088      	sub	sp, #32
 8004742:	af02      	add	r7, sp, #8
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b20      	cmp	r3, #32
 800475c:	f040 8083 	bne.w	8004866 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_UART_Transmit+0x2e>
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e07b      	b.n	8004868 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004776:	2b01      	cmp	r3, #1
 8004778:	d101      	bne.n	800477e <HAL_UART_Transmit+0x40>
 800477a:	2302      	movs	r3, #2
 800477c:	e074      	b.n	8004868 <HAL_UART_Transmit+0x12a>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2221      	movs	r2, #33	; 0x21
 8004790:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004794:	f7fd fbe8 	bl	8001f68 <HAL_GetTick>
 8004798:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	88fa      	ldrh	r2, [r7, #6]
 80047a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80047ae:	e042      	b.n	8004836 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	3b01      	subs	r3, #1
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c6:	d122      	bne.n	800480e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	2180      	movs	r1, #128	; 0x80
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f96c 	bl	8004ab0 <UART_WaitOnFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e042      	b.n	8004868 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	461a      	mov	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047f4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d103      	bne.n	8004806 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	3302      	adds	r3, #2
 8004802:	60bb      	str	r3, [r7, #8]
 8004804:	e017      	b.n	8004836 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	3301      	adds	r3, #1
 800480a:	60bb      	str	r3, [r7, #8]
 800480c:	e013      	b.n	8004836 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2200      	movs	r2, #0
 8004816:	2180      	movs	r1, #128	; 0x80
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f949 	bl	8004ab0 <UART_WaitOnFlagUntilTimeout>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e01f      	b.n	8004868 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	1c5a      	adds	r2, r3, #1
 800482c:	60ba      	str	r2, [r7, #8]
 800482e:	781a      	ldrb	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800483a:	b29b      	uxth	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1b7      	bne.n	80047b0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	2200      	movs	r2, #0
 8004848:	2140      	movs	r1, #64	; 0x40
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f000 f930 	bl	8004ab0 <UART_WaitOnFlagUntilTimeout>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e006      	b.n	8004868 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004862:	2300      	movs	r3, #0
 8004864:	e000      	b.n	8004868 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004866:	2302      	movs	r3, #2
  }
}
 8004868:	4618      	mov	r0, r3
 800486a:	3718      	adds	r7, #24
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	4613      	mov	r3, r2
 800487c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b20      	cmp	r3, #32
 8004888:	d166      	bne.n	8004958 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <HAL_UART_Receive_DMA+0x26>
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e05f      	b.n	800495a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <HAL_UART_Receive_DMA+0x38>
 80048a4:	2302      	movs	r3, #2
 80048a6:	e058      	b.n	800495a <HAL_UART_Receive_DMA+0xea>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	88fa      	ldrh	r2, [r7, #6]
 80048ba:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2222      	movs	r2, #34	; 0x22
 80048c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ce:	4a25      	ldr	r2, [pc, #148]	; (8004964 <HAL_UART_Receive_DMA+0xf4>)
 80048d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d6:	4a24      	ldr	r2, [pc, #144]	; (8004968 <HAL_UART_Receive_DMA+0xf8>)
 80048d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048de:	4a23      	ldr	r2, [pc, #140]	; (800496c <HAL_UART_Receive_DMA+0xfc>)
 80048e0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e6:	2200      	movs	r2, #0
 80048e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80048ea:	f107 0308 	add.w	r3, r7, #8
 80048ee:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3304      	adds	r3, #4
 80048fa:	4619      	mov	r1, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	88fb      	ldrh	r3, [r7, #6]
 8004902:	f7fe f9b5 	bl	8002c70 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004906:	2300      	movs	r3, #0
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	613b      	str	r3, [r7, #16]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004932:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695a      	ldr	r2, [r3, #20]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0201 	orr.w	r2, r2, #1
 8004942:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695a      	ldr	r2, [r3, #20]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004952:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004954:	2300      	movs	r3, #0
 8004956:	e000      	b.n	800495a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004958:	2302      	movs	r3, #2
  }
}
 800495a:	4618      	mov	r0, r3
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	08004999 	.word	0x08004999
 8004968:	08004a01 	.word	0x08004a01
 800496c:	08004a1d 	.word	0x08004a1d

08004970 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d11e      	bne.n	80049f2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049c8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695a      	ldr	r2, [r3, #20]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0201 	bic.w	r2, r2, #1
 80049d8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2220      	movs	r2, #32
 80049ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f7fc fdfe 	bl	80015f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049f8:	bf00      	nop
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f7ff ffae 	bl	8004970 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a14:	bf00      	nop
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a38:	2b80      	cmp	r3, #128	; 0x80
 8004a3a:	bf0c      	ite	eq
 8004a3c:	2301      	moveq	r3, #1
 8004a3e:	2300      	movne	r3, #0
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b21      	cmp	r3, #33	; 0x21
 8004a4e:	d108      	bne.n	8004a62 <UART_DMAError+0x46>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d005      	beq.n	8004a62 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004a5c:	68b8      	ldr	r0, [r7, #8]
 8004a5e:	f000 f871 	bl	8004b44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6c:	2b40      	cmp	r3, #64	; 0x40
 8004a6e:	bf0c      	ite	eq
 8004a70:	2301      	moveq	r3, #1
 8004a72:	2300      	movne	r3, #0
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b22      	cmp	r3, #34	; 0x22
 8004a82:	d108      	bne.n	8004a96 <UART_DMAError+0x7a>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004a90:	68b8      	ldr	r0, [r7, #8]
 8004a92:	f000 f86d 	bl	8004b70 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a9a:	f043 0210 	orr.w	r2, r3, #16
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aa2:	68b8      	ldr	r0, [r7, #8]
 8004aa4:	f7ff ff6e 	bl	8004984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004aa8:	bf00      	nop
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	4613      	mov	r3, r2
 8004abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac0:	e02c      	b.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac8:	d028      	beq.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ad0:	f7fd fa4a 	bl	8001f68 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d21d      	bcs.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004aee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	695a      	ldr	r2, [r3, #20]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0201 	bic.w	r2, r2, #1
 8004afe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e00f      	b.n	8004b3c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	4013      	ands	r3, r2
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	bf0c      	ite	eq
 8004b2c:	2301      	moveq	r3, #1
 8004b2e:	2300      	movne	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	461a      	mov	r2, r3
 8004b34:	79fb      	ldrb	r3, [r7, #7]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d0c3      	beq.n	8004ac2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004b5a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b86:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695a      	ldr	r2, [r3, #20]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bb0:	b085      	sub	sp, #20
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68da      	ldr	r2, [r3, #12]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	69db      	ldr	r3, [r3, #28]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004bee:	f023 030c 	bic.w	r3, r3, #12
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6812      	ldr	r2, [r2, #0]
 8004bf6:	68f9      	ldr	r1, [r7, #12]
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c1a:	f040 818b 	bne.w	8004f34 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4ac1      	ldr	r2, [pc, #772]	; (8004f28 <UART_SetConfig+0x37c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d005      	beq.n	8004c34 <UART_SetConfig+0x88>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4abf      	ldr	r2, [pc, #764]	; (8004f2c <UART_SetConfig+0x380>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	f040 80bd 	bne.w	8004dae <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c34:	f7ff f918 	bl	8003e68 <HAL_RCC_GetPCLK2Freq>
 8004c38:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	461d      	mov	r5, r3
 8004c3e:	f04f 0600 	mov.w	r6, #0
 8004c42:	46a8      	mov	r8, r5
 8004c44:	46b1      	mov	r9, r6
 8004c46:	eb18 0308 	adds.w	r3, r8, r8
 8004c4a:	eb49 0409 	adc.w	r4, r9, r9
 8004c4e:	4698      	mov	r8, r3
 8004c50:	46a1      	mov	r9, r4
 8004c52:	eb18 0805 	adds.w	r8, r8, r5
 8004c56:	eb49 0906 	adc.w	r9, r9, r6
 8004c5a:	f04f 0100 	mov.w	r1, #0
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004c66:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004c6a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c6e:	4688      	mov	r8, r1
 8004c70:	4691      	mov	r9, r2
 8004c72:	eb18 0005 	adds.w	r0, r8, r5
 8004c76:	eb49 0106 	adc.w	r1, r9, r6
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	461d      	mov	r5, r3
 8004c80:	f04f 0600 	mov.w	r6, #0
 8004c84:	196b      	adds	r3, r5, r5
 8004c86:	eb46 0406 	adc.w	r4, r6, r6
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	4623      	mov	r3, r4
 8004c8e:	f7fb ff55 	bl	8000b3c <__aeabi_uldivmod>
 8004c92:	4603      	mov	r3, r0
 8004c94:	460c      	mov	r4, r1
 8004c96:	461a      	mov	r2, r3
 8004c98:	4ba5      	ldr	r3, [pc, #660]	; (8004f30 <UART_SetConfig+0x384>)
 8004c9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c9e:	095b      	lsrs	r3, r3, #5
 8004ca0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	461d      	mov	r5, r3
 8004ca8:	f04f 0600 	mov.w	r6, #0
 8004cac:	46a9      	mov	r9, r5
 8004cae:	46b2      	mov	sl, r6
 8004cb0:	eb19 0309 	adds.w	r3, r9, r9
 8004cb4:	eb4a 040a 	adc.w	r4, sl, sl
 8004cb8:	4699      	mov	r9, r3
 8004cba:	46a2      	mov	sl, r4
 8004cbc:	eb19 0905 	adds.w	r9, r9, r5
 8004cc0:	eb4a 0a06 	adc.w	sl, sl, r6
 8004cc4:	f04f 0100 	mov.w	r1, #0
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cd0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004cd4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004cd8:	4689      	mov	r9, r1
 8004cda:	4692      	mov	sl, r2
 8004cdc:	eb19 0005 	adds.w	r0, r9, r5
 8004ce0:	eb4a 0106 	adc.w	r1, sl, r6
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	461d      	mov	r5, r3
 8004cea:	f04f 0600 	mov.w	r6, #0
 8004cee:	196b      	adds	r3, r5, r5
 8004cf0:	eb46 0406 	adc.w	r4, r6, r6
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	4623      	mov	r3, r4
 8004cf8:	f7fb ff20 	bl	8000b3c <__aeabi_uldivmod>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	460c      	mov	r4, r1
 8004d00:	461a      	mov	r2, r3
 8004d02:	4b8b      	ldr	r3, [pc, #556]	; (8004f30 <UART_SetConfig+0x384>)
 8004d04:	fba3 1302 	umull	r1, r3, r3, r2
 8004d08:	095b      	lsrs	r3, r3, #5
 8004d0a:	2164      	movs	r1, #100	; 0x64
 8004d0c:	fb01 f303 	mul.w	r3, r1, r3
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	3332      	adds	r3, #50	; 0x32
 8004d16:	4a86      	ldr	r2, [pc, #536]	; (8004f30 <UART_SetConfig+0x384>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	095b      	lsrs	r3, r3, #5
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d24:	4498      	add	r8, r3
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	461d      	mov	r5, r3
 8004d2a:	f04f 0600 	mov.w	r6, #0
 8004d2e:	46a9      	mov	r9, r5
 8004d30:	46b2      	mov	sl, r6
 8004d32:	eb19 0309 	adds.w	r3, r9, r9
 8004d36:	eb4a 040a 	adc.w	r4, sl, sl
 8004d3a:	4699      	mov	r9, r3
 8004d3c:	46a2      	mov	sl, r4
 8004d3e:	eb19 0905 	adds.w	r9, r9, r5
 8004d42:	eb4a 0a06 	adc.w	sl, sl, r6
 8004d46:	f04f 0100 	mov.w	r1, #0
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d5a:	4689      	mov	r9, r1
 8004d5c:	4692      	mov	sl, r2
 8004d5e:	eb19 0005 	adds.w	r0, r9, r5
 8004d62:	eb4a 0106 	adc.w	r1, sl, r6
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	461d      	mov	r5, r3
 8004d6c:	f04f 0600 	mov.w	r6, #0
 8004d70:	196b      	adds	r3, r5, r5
 8004d72:	eb46 0406 	adc.w	r4, r6, r6
 8004d76:	461a      	mov	r2, r3
 8004d78:	4623      	mov	r3, r4
 8004d7a:	f7fb fedf 	bl	8000b3c <__aeabi_uldivmod>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	460c      	mov	r4, r1
 8004d82:	461a      	mov	r2, r3
 8004d84:	4b6a      	ldr	r3, [pc, #424]	; (8004f30 <UART_SetConfig+0x384>)
 8004d86:	fba3 1302 	umull	r1, r3, r3, r2
 8004d8a:	095b      	lsrs	r3, r3, #5
 8004d8c:	2164      	movs	r1, #100	; 0x64
 8004d8e:	fb01 f303 	mul.w	r3, r1, r3
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	3332      	adds	r3, #50	; 0x32
 8004d98:	4a65      	ldr	r2, [pc, #404]	; (8004f30 <UART_SetConfig+0x384>)
 8004d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9e:	095b      	lsrs	r3, r3, #5
 8004da0:	f003 0207 	and.w	r2, r3, #7
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4442      	add	r2, r8
 8004daa:	609a      	str	r2, [r3, #8]
 8004dac:	e26f      	b.n	800528e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004dae:	f7ff f847 	bl	8003e40 <HAL_RCC_GetPCLK1Freq>
 8004db2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	461d      	mov	r5, r3
 8004db8:	f04f 0600 	mov.w	r6, #0
 8004dbc:	46a8      	mov	r8, r5
 8004dbe:	46b1      	mov	r9, r6
 8004dc0:	eb18 0308 	adds.w	r3, r8, r8
 8004dc4:	eb49 0409 	adc.w	r4, r9, r9
 8004dc8:	4698      	mov	r8, r3
 8004dca:	46a1      	mov	r9, r4
 8004dcc:	eb18 0805 	adds.w	r8, r8, r5
 8004dd0:	eb49 0906 	adc.w	r9, r9, r6
 8004dd4:	f04f 0100 	mov.w	r1, #0
 8004dd8:	f04f 0200 	mov.w	r2, #0
 8004ddc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004de0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004de4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004de8:	4688      	mov	r8, r1
 8004dea:	4691      	mov	r9, r2
 8004dec:	eb18 0005 	adds.w	r0, r8, r5
 8004df0:	eb49 0106 	adc.w	r1, r9, r6
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	461d      	mov	r5, r3
 8004dfa:	f04f 0600 	mov.w	r6, #0
 8004dfe:	196b      	adds	r3, r5, r5
 8004e00:	eb46 0406 	adc.w	r4, r6, r6
 8004e04:	461a      	mov	r2, r3
 8004e06:	4623      	mov	r3, r4
 8004e08:	f7fb fe98 	bl	8000b3c <__aeabi_uldivmod>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	461a      	mov	r2, r3
 8004e12:	4b47      	ldr	r3, [pc, #284]	; (8004f30 <UART_SetConfig+0x384>)
 8004e14:	fba3 2302 	umull	r2, r3, r3, r2
 8004e18:	095b      	lsrs	r3, r3, #5
 8004e1a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	461d      	mov	r5, r3
 8004e22:	f04f 0600 	mov.w	r6, #0
 8004e26:	46a9      	mov	r9, r5
 8004e28:	46b2      	mov	sl, r6
 8004e2a:	eb19 0309 	adds.w	r3, r9, r9
 8004e2e:	eb4a 040a 	adc.w	r4, sl, sl
 8004e32:	4699      	mov	r9, r3
 8004e34:	46a2      	mov	sl, r4
 8004e36:	eb19 0905 	adds.w	r9, r9, r5
 8004e3a:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e3e:	f04f 0100 	mov.w	r1, #0
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e52:	4689      	mov	r9, r1
 8004e54:	4692      	mov	sl, r2
 8004e56:	eb19 0005 	adds.w	r0, r9, r5
 8004e5a:	eb4a 0106 	adc.w	r1, sl, r6
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	461d      	mov	r5, r3
 8004e64:	f04f 0600 	mov.w	r6, #0
 8004e68:	196b      	adds	r3, r5, r5
 8004e6a:	eb46 0406 	adc.w	r4, r6, r6
 8004e6e:	461a      	mov	r2, r3
 8004e70:	4623      	mov	r3, r4
 8004e72:	f7fb fe63 	bl	8000b3c <__aeabi_uldivmod>
 8004e76:	4603      	mov	r3, r0
 8004e78:	460c      	mov	r4, r1
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	4b2c      	ldr	r3, [pc, #176]	; (8004f30 <UART_SetConfig+0x384>)
 8004e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	2164      	movs	r1, #100	; 0x64
 8004e86:	fb01 f303 	mul.w	r3, r1, r3
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	3332      	adds	r3, #50	; 0x32
 8004e90:	4a27      	ldr	r2, [pc, #156]	; (8004f30 <UART_SetConfig+0x384>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	005b      	lsls	r3, r3, #1
 8004e9a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e9e:	4498      	add	r8, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	461d      	mov	r5, r3
 8004ea4:	f04f 0600 	mov.w	r6, #0
 8004ea8:	46a9      	mov	r9, r5
 8004eaa:	46b2      	mov	sl, r6
 8004eac:	eb19 0309 	adds.w	r3, r9, r9
 8004eb0:	eb4a 040a 	adc.w	r4, sl, sl
 8004eb4:	4699      	mov	r9, r3
 8004eb6:	46a2      	mov	sl, r4
 8004eb8:	eb19 0905 	adds.w	r9, r9, r5
 8004ebc:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ec0:	f04f 0100 	mov.w	r1, #0
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ecc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ed0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ed4:	4689      	mov	r9, r1
 8004ed6:	4692      	mov	sl, r2
 8004ed8:	eb19 0005 	adds.w	r0, r9, r5
 8004edc:	eb4a 0106 	adc.w	r1, sl, r6
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	461d      	mov	r5, r3
 8004ee6:	f04f 0600 	mov.w	r6, #0
 8004eea:	196b      	adds	r3, r5, r5
 8004eec:	eb46 0406 	adc.w	r4, r6, r6
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	f7fb fe22 	bl	8000b3c <__aeabi_uldivmod>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	460c      	mov	r4, r1
 8004efc:	461a      	mov	r2, r3
 8004efe:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <UART_SetConfig+0x384>)
 8004f00:	fba3 1302 	umull	r1, r3, r3, r2
 8004f04:	095b      	lsrs	r3, r3, #5
 8004f06:	2164      	movs	r1, #100	; 0x64
 8004f08:	fb01 f303 	mul.w	r3, r1, r3
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	00db      	lsls	r3, r3, #3
 8004f10:	3332      	adds	r3, #50	; 0x32
 8004f12:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <UART_SetConfig+0x384>)
 8004f14:	fba2 2303 	umull	r2, r3, r2, r3
 8004f18:	095b      	lsrs	r3, r3, #5
 8004f1a:	f003 0207 	and.w	r2, r3, #7
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4442      	add	r2, r8
 8004f24:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004f26:	e1b2      	b.n	800528e <UART_SetConfig+0x6e2>
 8004f28:	40011000 	.word	0x40011000
 8004f2c:	40011400 	.word	0x40011400
 8004f30:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4ad7      	ldr	r2, [pc, #860]	; (8005298 <UART_SetConfig+0x6ec>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d005      	beq.n	8004f4a <UART_SetConfig+0x39e>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4ad6      	ldr	r2, [pc, #856]	; (800529c <UART_SetConfig+0x6f0>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	f040 80d1 	bne.w	80050ec <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f4a:	f7fe ff8d 	bl	8003e68 <HAL_RCC_GetPCLK2Freq>
 8004f4e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	469a      	mov	sl, r3
 8004f54:	f04f 0b00 	mov.w	fp, #0
 8004f58:	46d0      	mov	r8, sl
 8004f5a:	46d9      	mov	r9, fp
 8004f5c:	eb18 0308 	adds.w	r3, r8, r8
 8004f60:	eb49 0409 	adc.w	r4, r9, r9
 8004f64:	4698      	mov	r8, r3
 8004f66:	46a1      	mov	r9, r4
 8004f68:	eb18 080a 	adds.w	r8, r8, sl
 8004f6c:	eb49 090b 	adc.w	r9, r9, fp
 8004f70:	f04f 0100 	mov.w	r1, #0
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f7c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f80:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f84:	4688      	mov	r8, r1
 8004f86:	4691      	mov	r9, r2
 8004f88:	eb1a 0508 	adds.w	r5, sl, r8
 8004f8c:	eb4b 0609 	adc.w	r6, fp, r9
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	4619      	mov	r1, r3
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	f04f 0300 	mov.w	r3, #0
 8004f9e:	f04f 0400 	mov.w	r4, #0
 8004fa2:	0094      	lsls	r4, r2, #2
 8004fa4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004fa8:	008b      	lsls	r3, r1, #2
 8004faa:	461a      	mov	r2, r3
 8004fac:	4623      	mov	r3, r4
 8004fae:	4628      	mov	r0, r5
 8004fb0:	4631      	mov	r1, r6
 8004fb2:	f7fb fdc3 	bl	8000b3c <__aeabi_uldivmod>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	460c      	mov	r4, r1
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4bb8      	ldr	r3, [pc, #736]	; (80052a0 <UART_SetConfig+0x6f4>)
 8004fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8004fc2:	095b      	lsrs	r3, r3, #5
 8004fc4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	469b      	mov	fp, r3
 8004fcc:	f04f 0c00 	mov.w	ip, #0
 8004fd0:	46d9      	mov	r9, fp
 8004fd2:	46e2      	mov	sl, ip
 8004fd4:	eb19 0309 	adds.w	r3, r9, r9
 8004fd8:	eb4a 040a 	adc.w	r4, sl, sl
 8004fdc:	4699      	mov	r9, r3
 8004fde:	46a2      	mov	sl, r4
 8004fe0:	eb19 090b 	adds.w	r9, r9, fp
 8004fe4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ff4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ff8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ffc:	4689      	mov	r9, r1
 8004ffe:	4692      	mov	sl, r2
 8005000:	eb1b 0509 	adds.w	r5, fp, r9
 8005004:	eb4c 060a 	adc.w	r6, ip, sl
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	4619      	mov	r1, r3
 800500e:	f04f 0200 	mov.w	r2, #0
 8005012:	f04f 0300 	mov.w	r3, #0
 8005016:	f04f 0400 	mov.w	r4, #0
 800501a:	0094      	lsls	r4, r2, #2
 800501c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005020:	008b      	lsls	r3, r1, #2
 8005022:	461a      	mov	r2, r3
 8005024:	4623      	mov	r3, r4
 8005026:	4628      	mov	r0, r5
 8005028:	4631      	mov	r1, r6
 800502a:	f7fb fd87 	bl	8000b3c <__aeabi_uldivmod>
 800502e:	4603      	mov	r3, r0
 8005030:	460c      	mov	r4, r1
 8005032:	461a      	mov	r2, r3
 8005034:	4b9a      	ldr	r3, [pc, #616]	; (80052a0 <UART_SetConfig+0x6f4>)
 8005036:	fba3 1302 	umull	r1, r3, r3, r2
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	2164      	movs	r1, #100	; 0x64
 800503e:	fb01 f303 	mul.w	r3, r1, r3
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	3332      	adds	r3, #50	; 0x32
 8005048:	4a95      	ldr	r2, [pc, #596]	; (80052a0 <UART_SetConfig+0x6f4>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005054:	4498      	add	r8, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	469b      	mov	fp, r3
 800505a:	f04f 0c00 	mov.w	ip, #0
 800505e:	46d9      	mov	r9, fp
 8005060:	46e2      	mov	sl, ip
 8005062:	eb19 0309 	adds.w	r3, r9, r9
 8005066:	eb4a 040a 	adc.w	r4, sl, sl
 800506a:	4699      	mov	r9, r3
 800506c:	46a2      	mov	sl, r4
 800506e:	eb19 090b 	adds.w	r9, r9, fp
 8005072:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005076:	f04f 0100 	mov.w	r1, #0
 800507a:	f04f 0200 	mov.w	r2, #0
 800507e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005082:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005086:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800508a:	4689      	mov	r9, r1
 800508c:	4692      	mov	sl, r2
 800508e:	eb1b 0509 	adds.w	r5, fp, r9
 8005092:	eb4c 060a 	adc.w	r6, ip, sl
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	4619      	mov	r1, r3
 800509c:	f04f 0200 	mov.w	r2, #0
 80050a0:	f04f 0300 	mov.w	r3, #0
 80050a4:	f04f 0400 	mov.w	r4, #0
 80050a8:	0094      	lsls	r4, r2, #2
 80050aa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80050ae:	008b      	lsls	r3, r1, #2
 80050b0:	461a      	mov	r2, r3
 80050b2:	4623      	mov	r3, r4
 80050b4:	4628      	mov	r0, r5
 80050b6:	4631      	mov	r1, r6
 80050b8:	f7fb fd40 	bl	8000b3c <__aeabi_uldivmod>
 80050bc:	4603      	mov	r3, r0
 80050be:	460c      	mov	r4, r1
 80050c0:	461a      	mov	r2, r3
 80050c2:	4b77      	ldr	r3, [pc, #476]	; (80052a0 <UART_SetConfig+0x6f4>)
 80050c4:	fba3 1302 	umull	r1, r3, r3, r2
 80050c8:	095b      	lsrs	r3, r3, #5
 80050ca:	2164      	movs	r1, #100	; 0x64
 80050cc:	fb01 f303 	mul.w	r3, r1, r3
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	3332      	adds	r3, #50	; 0x32
 80050d6:	4a72      	ldr	r2, [pc, #456]	; (80052a0 <UART_SetConfig+0x6f4>)
 80050d8:	fba2 2303 	umull	r2, r3, r2, r3
 80050dc:	095b      	lsrs	r3, r3, #5
 80050de:	f003 020f 	and.w	r2, r3, #15
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4442      	add	r2, r8
 80050e8:	609a      	str	r2, [r3, #8]
 80050ea:	e0d0      	b.n	800528e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80050ec:	f7fe fea8 	bl	8003e40 <HAL_RCC_GetPCLK1Freq>
 80050f0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	469a      	mov	sl, r3
 80050f6:	f04f 0b00 	mov.w	fp, #0
 80050fa:	46d0      	mov	r8, sl
 80050fc:	46d9      	mov	r9, fp
 80050fe:	eb18 0308 	adds.w	r3, r8, r8
 8005102:	eb49 0409 	adc.w	r4, r9, r9
 8005106:	4698      	mov	r8, r3
 8005108:	46a1      	mov	r9, r4
 800510a:	eb18 080a 	adds.w	r8, r8, sl
 800510e:	eb49 090b 	adc.w	r9, r9, fp
 8005112:	f04f 0100 	mov.w	r1, #0
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800511e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005122:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005126:	4688      	mov	r8, r1
 8005128:	4691      	mov	r9, r2
 800512a:	eb1a 0508 	adds.w	r5, sl, r8
 800512e:	eb4b 0609 	adc.w	r6, fp, r9
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	4619      	mov	r1, r3
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	f04f 0400 	mov.w	r4, #0
 8005144:	0094      	lsls	r4, r2, #2
 8005146:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800514a:	008b      	lsls	r3, r1, #2
 800514c:	461a      	mov	r2, r3
 800514e:	4623      	mov	r3, r4
 8005150:	4628      	mov	r0, r5
 8005152:	4631      	mov	r1, r6
 8005154:	f7fb fcf2 	bl	8000b3c <__aeabi_uldivmod>
 8005158:	4603      	mov	r3, r0
 800515a:	460c      	mov	r4, r1
 800515c:	461a      	mov	r2, r3
 800515e:	4b50      	ldr	r3, [pc, #320]	; (80052a0 <UART_SetConfig+0x6f4>)
 8005160:	fba3 2302 	umull	r2, r3, r3, r2
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	469b      	mov	fp, r3
 800516e:	f04f 0c00 	mov.w	ip, #0
 8005172:	46d9      	mov	r9, fp
 8005174:	46e2      	mov	sl, ip
 8005176:	eb19 0309 	adds.w	r3, r9, r9
 800517a:	eb4a 040a 	adc.w	r4, sl, sl
 800517e:	4699      	mov	r9, r3
 8005180:	46a2      	mov	sl, r4
 8005182:	eb19 090b 	adds.w	r9, r9, fp
 8005186:	eb4a 0a0c 	adc.w	sl, sl, ip
 800518a:	f04f 0100 	mov.w	r1, #0
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005196:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800519a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800519e:	4689      	mov	r9, r1
 80051a0:	4692      	mov	sl, r2
 80051a2:	eb1b 0509 	adds.w	r5, fp, r9
 80051a6:	eb4c 060a 	adc.w	r6, ip, sl
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	4619      	mov	r1, r3
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	f04f 0400 	mov.w	r4, #0
 80051bc:	0094      	lsls	r4, r2, #2
 80051be:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80051c2:	008b      	lsls	r3, r1, #2
 80051c4:	461a      	mov	r2, r3
 80051c6:	4623      	mov	r3, r4
 80051c8:	4628      	mov	r0, r5
 80051ca:	4631      	mov	r1, r6
 80051cc:	f7fb fcb6 	bl	8000b3c <__aeabi_uldivmod>
 80051d0:	4603      	mov	r3, r0
 80051d2:	460c      	mov	r4, r1
 80051d4:	461a      	mov	r2, r3
 80051d6:	4b32      	ldr	r3, [pc, #200]	; (80052a0 <UART_SetConfig+0x6f4>)
 80051d8:	fba3 1302 	umull	r1, r3, r3, r2
 80051dc:	095b      	lsrs	r3, r3, #5
 80051de:	2164      	movs	r1, #100	; 0x64
 80051e0:	fb01 f303 	mul.w	r3, r1, r3
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	3332      	adds	r3, #50	; 0x32
 80051ea:	4a2d      	ldr	r2, [pc, #180]	; (80052a0 <UART_SetConfig+0x6f4>)
 80051ec:	fba2 2303 	umull	r2, r3, r2, r3
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051f6:	4498      	add	r8, r3
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	469b      	mov	fp, r3
 80051fc:	f04f 0c00 	mov.w	ip, #0
 8005200:	46d9      	mov	r9, fp
 8005202:	46e2      	mov	sl, ip
 8005204:	eb19 0309 	adds.w	r3, r9, r9
 8005208:	eb4a 040a 	adc.w	r4, sl, sl
 800520c:	4699      	mov	r9, r3
 800520e:	46a2      	mov	sl, r4
 8005210:	eb19 090b 	adds.w	r9, r9, fp
 8005214:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005224:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005228:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800522c:	4689      	mov	r9, r1
 800522e:	4692      	mov	sl, r2
 8005230:	eb1b 0509 	adds.w	r5, fp, r9
 8005234:	eb4c 060a 	adc.w	r6, ip, sl
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	4619      	mov	r1, r3
 800523e:	f04f 0200 	mov.w	r2, #0
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	f04f 0400 	mov.w	r4, #0
 800524a:	0094      	lsls	r4, r2, #2
 800524c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005250:	008b      	lsls	r3, r1, #2
 8005252:	461a      	mov	r2, r3
 8005254:	4623      	mov	r3, r4
 8005256:	4628      	mov	r0, r5
 8005258:	4631      	mov	r1, r6
 800525a:	f7fb fc6f 	bl	8000b3c <__aeabi_uldivmod>
 800525e:	4603      	mov	r3, r0
 8005260:	460c      	mov	r4, r1
 8005262:	461a      	mov	r2, r3
 8005264:	4b0e      	ldr	r3, [pc, #56]	; (80052a0 <UART_SetConfig+0x6f4>)
 8005266:	fba3 1302 	umull	r1, r3, r3, r2
 800526a:	095b      	lsrs	r3, r3, #5
 800526c:	2164      	movs	r1, #100	; 0x64
 800526e:	fb01 f303 	mul.w	r3, r1, r3
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	3332      	adds	r3, #50	; 0x32
 8005278:	4a09      	ldr	r2, [pc, #36]	; (80052a0 <UART_SetConfig+0x6f4>)
 800527a:	fba2 2303 	umull	r2, r3, r2, r3
 800527e:	095b      	lsrs	r3, r3, #5
 8005280:	f003 020f 	and.w	r2, r3, #15
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4442      	add	r2, r8
 800528a:	609a      	str	r2, [r3, #8]
}
 800528c:	e7ff      	b.n	800528e <UART_SetConfig+0x6e2>
 800528e:	bf00      	nop
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005298:	40011000 	.word	0x40011000
 800529c:	40011400 	.word	0x40011400
 80052a0:	51eb851f 	.word	0x51eb851f

080052a4 <__libc_init_array>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4e0d      	ldr	r6, [pc, #52]	; (80052dc <__libc_init_array+0x38>)
 80052a8:	4c0d      	ldr	r4, [pc, #52]	; (80052e0 <__libc_init_array+0x3c>)
 80052aa:	1ba4      	subs	r4, r4, r6
 80052ac:	10a4      	asrs	r4, r4, #2
 80052ae:	2500      	movs	r5, #0
 80052b0:	42a5      	cmp	r5, r4
 80052b2:	d109      	bne.n	80052c8 <__libc_init_array+0x24>
 80052b4:	4e0b      	ldr	r6, [pc, #44]	; (80052e4 <__libc_init_array+0x40>)
 80052b6:	4c0c      	ldr	r4, [pc, #48]	; (80052e8 <__libc_init_array+0x44>)
 80052b8:	f001 f834 	bl	8006324 <_init>
 80052bc:	1ba4      	subs	r4, r4, r6
 80052be:	10a4      	asrs	r4, r4, #2
 80052c0:	2500      	movs	r5, #0
 80052c2:	42a5      	cmp	r5, r4
 80052c4:	d105      	bne.n	80052d2 <__libc_init_array+0x2e>
 80052c6:	bd70      	pop	{r4, r5, r6, pc}
 80052c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052cc:	4798      	blx	r3
 80052ce:	3501      	adds	r5, #1
 80052d0:	e7ee      	b.n	80052b0 <__libc_init_array+0xc>
 80052d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052d6:	4798      	blx	r3
 80052d8:	3501      	adds	r5, #1
 80052da:	e7f2      	b.n	80052c2 <__libc_init_array+0x1e>
 80052dc:	08006548 	.word	0x08006548
 80052e0:	08006548 	.word	0x08006548
 80052e4:	08006548 	.word	0x08006548
 80052e8:	0800654c 	.word	0x0800654c

080052ec <memset>:
 80052ec:	4402      	add	r2, r0
 80052ee:	4603      	mov	r3, r0
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d100      	bne.n	80052f6 <memset+0xa>
 80052f4:	4770      	bx	lr
 80052f6:	f803 1b01 	strb.w	r1, [r3], #1
 80052fa:	e7f9      	b.n	80052f0 <memset+0x4>
 80052fc:	0000      	movs	r0, r0
	...

08005300 <sin>:
 8005300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005302:	ec51 0b10 	vmov	r0, r1, d0
 8005306:	4a20      	ldr	r2, [pc, #128]	; (8005388 <sin+0x88>)
 8005308:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800530c:	4293      	cmp	r3, r2
 800530e:	dc07      	bgt.n	8005320 <sin+0x20>
 8005310:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005380 <sin+0x80>
 8005314:	2000      	movs	r0, #0
 8005316:	f000 fe37 	bl	8005f88 <__kernel_sin>
 800531a:	ec51 0b10 	vmov	r0, r1, d0
 800531e:	e007      	b.n	8005330 <sin+0x30>
 8005320:	4a1a      	ldr	r2, [pc, #104]	; (800538c <sin+0x8c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	dd09      	ble.n	800533a <sin+0x3a>
 8005326:	ee10 2a10 	vmov	r2, s0
 800532a:	460b      	mov	r3, r1
 800532c:	f7fa ff6c 	bl	8000208 <__aeabi_dsub>
 8005330:	ec41 0b10 	vmov	d0, r0, r1
 8005334:	b005      	add	sp, #20
 8005336:	f85d fb04 	ldr.w	pc, [sp], #4
 800533a:	4668      	mov	r0, sp
 800533c:	f000 f828 	bl	8005390 <__ieee754_rem_pio2>
 8005340:	f000 0003 	and.w	r0, r0, #3
 8005344:	2801      	cmp	r0, #1
 8005346:	ed9d 1b02 	vldr	d1, [sp, #8]
 800534a:	ed9d 0b00 	vldr	d0, [sp]
 800534e:	d004      	beq.n	800535a <sin+0x5a>
 8005350:	2802      	cmp	r0, #2
 8005352:	d005      	beq.n	8005360 <sin+0x60>
 8005354:	b970      	cbnz	r0, 8005374 <sin+0x74>
 8005356:	2001      	movs	r0, #1
 8005358:	e7dd      	b.n	8005316 <sin+0x16>
 800535a:	f000 fa0d 	bl	8005778 <__kernel_cos>
 800535e:	e7dc      	b.n	800531a <sin+0x1a>
 8005360:	2001      	movs	r0, #1
 8005362:	f000 fe11 	bl	8005f88 <__kernel_sin>
 8005366:	ec53 2b10 	vmov	r2, r3, d0
 800536a:	ee10 0a10 	vmov	r0, s0
 800536e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005372:	e7dd      	b.n	8005330 <sin+0x30>
 8005374:	f000 fa00 	bl	8005778 <__kernel_cos>
 8005378:	e7f5      	b.n	8005366 <sin+0x66>
 800537a:	bf00      	nop
 800537c:	f3af 8000 	nop.w
	...
 8005388:	3fe921fb 	.word	0x3fe921fb
 800538c:	7fefffff 	.word	0x7fefffff

08005390 <__ieee754_rem_pio2>:
 8005390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005394:	ec57 6b10 	vmov	r6, r7, d0
 8005398:	4bc3      	ldr	r3, [pc, #780]	; (80056a8 <__ieee754_rem_pio2+0x318>)
 800539a:	b08d      	sub	sp, #52	; 0x34
 800539c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80053a0:	4598      	cmp	r8, r3
 80053a2:	4604      	mov	r4, r0
 80053a4:	9704      	str	r7, [sp, #16]
 80053a6:	dc07      	bgt.n	80053b8 <__ieee754_rem_pio2+0x28>
 80053a8:	2200      	movs	r2, #0
 80053aa:	2300      	movs	r3, #0
 80053ac:	ed84 0b00 	vstr	d0, [r4]
 80053b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80053b4:	2500      	movs	r5, #0
 80053b6:	e027      	b.n	8005408 <__ieee754_rem_pio2+0x78>
 80053b8:	4bbc      	ldr	r3, [pc, #752]	; (80056ac <__ieee754_rem_pio2+0x31c>)
 80053ba:	4598      	cmp	r8, r3
 80053bc:	dc75      	bgt.n	80054aa <__ieee754_rem_pio2+0x11a>
 80053be:	9b04      	ldr	r3, [sp, #16]
 80053c0:	4dbb      	ldr	r5, [pc, #748]	; (80056b0 <__ieee754_rem_pio2+0x320>)
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	ee10 0a10 	vmov	r0, s0
 80053c8:	a3a9      	add	r3, pc, #676	; (adr r3, 8005670 <__ieee754_rem_pio2+0x2e0>)
 80053ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ce:	4639      	mov	r1, r7
 80053d0:	dd36      	ble.n	8005440 <__ieee754_rem_pio2+0xb0>
 80053d2:	f7fa ff19 	bl	8000208 <__aeabi_dsub>
 80053d6:	45a8      	cmp	r8, r5
 80053d8:	4606      	mov	r6, r0
 80053da:	460f      	mov	r7, r1
 80053dc:	d018      	beq.n	8005410 <__ieee754_rem_pio2+0x80>
 80053de:	a3a6      	add	r3, pc, #664	; (adr r3, 8005678 <__ieee754_rem_pio2+0x2e8>)
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f7fa ff10 	bl	8000208 <__aeabi_dsub>
 80053e8:	4602      	mov	r2, r0
 80053ea:	460b      	mov	r3, r1
 80053ec:	e9c4 2300 	strd	r2, r3, [r4]
 80053f0:	4630      	mov	r0, r6
 80053f2:	4639      	mov	r1, r7
 80053f4:	f7fa ff08 	bl	8000208 <__aeabi_dsub>
 80053f8:	a39f      	add	r3, pc, #636	; (adr r3, 8005678 <__ieee754_rem_pio2+0x2e8>)
 80053fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fe:	f7fa ff03 	bl	8000208 <__aeabi_dsub>
 8005402:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005406:	2501      	movs	r5, #1
 8005408:	4628      	mov	r0, r5
 800540a:	b00d      	add	sp, #52	; 0x34
 800540c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005410:	a39b      	add	r3, pc, #620	; (adr r3, 8005680 <__ieee754_rem_pio2+0x2f0>)
 8005412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005416:	f7fa fef7 	bl	8000208 <__aeabi_dsub>
 800541a:	a39b      	add	r3, pc, #620	; (adr r3, 8005688 <__ieee754_rem_pio2+0x2f8>)
 800541c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005420:	4606      	mov	r6, r0
 8005422:	460f      	mov	r7, r1
 8005424:	f7fa fef0 	bl	8000208 <__aeabi_dsub>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	e9c4 2300 	strd	r2, r3, [r4]
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	f7fa fee8 	bl	8000208 <__aeabi_dsub>
 8005438:	a393      	add	r3, pc, #588	; (adr r3, 8005688 <__ieee754_rem_pio2+0x2f8>)
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	e7de      	b.n	80053fe <__ieee754_rem_pio2+0x6e>
 8005440:	f7fa fee4 	bl	800020c <__adddf3>
 8005444:	45a8      	cmp	r8, r5
 8005446:	4606      	mov	r6, r0
 8005448:	460f      	mov	r7, r1
 800544a:	d016      	beq.n	800547a <__ieee754_rem_pio2+0xea>
 800544c:	a38a      	add	r3, pc, #552	; (adr r3, 8005678 <__ieee754_rem_pio2+0x2e8>)
 800544e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005452:	f7fa fedb 	bl	800020c <__adddf3>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	e9c4 2300 	strd	r2, r3, [r4]
 800545e:	4630      	mov	r0, r6
 8005460:	4639      	mov	r1, r7
 8005462:	f7fa fed1 	bl	8000208 <__aeabi_dsub>
 8005466:	a384      	add	r3, pc, #528	; (adr r3, 8005678 <__ieee754_rem_pio2+0x2e8>)
 8005468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546c:	f7fa fece 	bl	800020c <__adddf3>
 8005470:	f04f 35ff 	mov.w	r5, #4294967295
 8005474:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005478:	e7c6      	b.n	8005408 <__ieee754_rem_pio2+0x78>
 800547a:	a381      	add	r3, pc, #516	; (adr r3, 8005680 <__ieee754_rem_pio2+0x2f0>)
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	f7fa fec4 	bl	800020c <__adddf3>
 8005484:	a380      	add	r3, pc, #512	; (adr r3, 8005688 <__ieee754_rem_pio2+0x2f8>)
 8005486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548a:	4606      	mov	r6, r0
 800548c:	460f      	mov	r7, r1
 800548e:	f7fa febd 	bl	800020c <__adddf3>
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	e9c4 2300 	strd	r2, r3, [r4]
 800549a:	4630      	mov	r0, r6
 800549c:	4639      	mov	r1, r7
 800549e:	f7fa feb3 	bl	8000208 <__aeabi_dsub>
 80054a2:	a379      	add	r3, pc, #484	; (adr r3, 8005688 <__ieee754_rem_pio2+0x2f8>)
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	e7e0      	b.n	800546c <__ieee754_rem_pio2+0xdc>
 80054aa:	4b82      	ldr	r3, [pc, #520]	; (80056b4 <__ieee754_rem_pio2+0x324>)
 80054ac:	4598      	cmp	r8, r3
 80054ae:	f300 80d0 	bgt.w	8005652 <__ieee754_rem_pio2+0x2c2>
 80054b2:	f000 fe23 	bl	80060fc <fabs>
 80054b6:	ec57 6b10 	vmov	r6, r7, d0
 80054ba:	ee10 0a10 	vmov	r0, s0
 80054be:	a374      	add	r3, pc, #464	; (adr r3, 8005690 <__ieee754_rem_pio2+0x300>)
 80054c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c4:	4639      	mov	r1, r7
 80054c6:	f7fb f857 	bl	8000578 <__aeabi_dmul>
 80054ca:	2200      	movs	r2, #0
 80054cc:	4b7a      	ldr	r3, [pc, #488]	; (80056b8 <__ieee754_rem_pio2+0x328>)
 80054ce:	f7fa fe9d 	bl	800020c <__adddf3>
 80054d2:	f7fb faeb 	bl	8000aac <__aeabi_d2iz>
 80054d6:	4605      	mov	r5, r0
 80054d8:	f7fa ffe4 	bl	80004a4 <__aeabi_i2d>
 80054dc:	a364      	add	r3, pc, #400	; (adr r3, 8005670 <__ieee754_rem_pio2+0x2e0>)
 80054de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054e6:	f7fb f847 	bl	8000578 <__aeabi_dmul>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4630      	mov	r0, r6
 80054f0:	4639      	mov	r1, r7
 80054f2:	f7fa fe89 	bl	8000208 <__aeabi_dsub>
 80054f6:	a360      	add	r3, pc, #384	; (adr r3, 8005678 <__ieee754_rem_pio2+0x2e8>)
 80054f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fc:	4682      	mov	sl, r0
 80054fe:	468b      	mov	fp, r1
 8005500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005504:	f7fb f838 	bl	8000578 <__aeabi_dmul>
 8005508:	2d1f      	cmp	r5, #31
 800550a:	4606      	mov	r6, r0
 800550c:	460f      	mov	r7, r1
 800550e:	dc0c      	bgt.n	800552a <__ieee754_rem_pio2+0x19a>
 8005510:	1e6a      	subs	r2, r5, #1
 8005512:	4b6a      	ldr	r3, [pc, #424]	; (80056bc <__ieee754_rem_pio2+0x32c>)
 8005514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005518:	4543      	cmp	r3, r8
 800551a:	d006      	beq.n	800552a <__ieee754_rem_pio2+0x19a>
 800551c:	4632      	mov	r2, r6
 800551e:	463b      	mov	r3, r7
 8005520:	4650      	mov	r0, sl
 8005522:	4659      	mov	r1, fp
 8005524:	f7fa fe70 	bl	8000208 <__aeabi_dsub>
 8005528:	e00e      	b.n	8005548 <__ieee754_rem_pio2+0x1b8>
 800552a:	4632      	mov	r2, r6
 800552c:	463b      	mov	r3, r7
 800552e:	4650      	mov	r0, sl
 8005530:	4659      	mov	r1, fp
 8005532:	f7fa fe69 	bl	8000208 <__aeabi_dsub>
 8005536:	ea4f 5328 	mov.w	r3, r8, asr #20
 800553a:	9305      	str	r3, [sp, #20]
 800553c:	9a05      	ldr	r2, [sp, #20]
 800553e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b10      	cmp	r3, #16
 8005546:	dc02      	bgt.n	800554e <__ieee754_rem_pio2+0x1be>
 8005548:	e9c4 0100 	strd	r0, r1, [r4]
 800554c:	e039      	b.n	80055c2 <__ieee754_rem_pio2+0x232>
 800554e:	a34c      	add	r3, pc, #304	; (adr r3, 8005680 <__ieee754_rem_pio2+0x2f0>)
 8005550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005558:	f7fb f80e 	bl	8000578 <__aeabi_dmul>
 800555c:	4606      	mov	r6, r0
 800555e:	460f      	mov	r7, r1
 8005560:	4602      	mov	r2, r0
 8005562:	460b      	mov	r3, r1
 8005564:	4650      	mov	r0, sl
 8005566:	4659      	mov	r1, fp
 8005568:	f7fa fe4e 	bl	8000208 <__aeabi_dsub>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4680      	mov	r8, r0
 8005572:	4689      	mov	r9, r1
 8005574:	4650      	mov	r0, sl
 8005576:	4659      	mov	r1, fp
 8005578:	f7fa fe46 	bl	8000208 <__aeabi_dsub>
 800557c:	4632      	mov	r2, r6
 800557e:	463b      	mov	r3, r7
 8005580:	f7fa fe42 	bl	8000208 <__aeabi_dsub>
 8005584:	a340      	add	r3, pc, #256	; (adr r3, 8005688 <__ieee754_rem_pio2+0x2f8>)
 8005586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558a:	4606      	mov	r6, r0
 800558c:	460f      	mov	r7, r1
 800558e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005592:	f7fa fff1 	bl	8000578 <__aeabi_dmul>
 8005596:	4632      	mov	r2, r6
 8005598:	463b      	mov	r3, r7
 800559a:	f7fa fe35 	bl	8000208 <__aeabi_dsub>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	4606      	mov	r6, r0
 80055a4:	460f      	mov	r7, r1
 80055a6:	4640      	mov	r0, r8
 80055a8:	4649      	mov	r1, r9
 80055aa:	f7fa fe2d 	bl	8000208 <__aeabi_dsub>
 80055ae:	9a05      	ldr	r2, [sp, #20]
 80055b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b31      	cmp	r3, #49	; 0x31
 80055b8:	dc20      	bgt.n	80055fc <__ieee754_rem_pio2+0x26c>
 80055ba:	e9c4 0100 	strd	r0, r1, [r4]
 80055be:	46c2      	mov	sl, r8
 80055c0:	46cb      	mov	fp, r9
 80055c2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80055c6:	4650      	mov	r0, sl
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	4659      	mov	r1, fp
 80055ce:	f7fa fe1b 	bl	8000208 <__aeabi_dsub>
 80055d2:	463b      	mov	r3, r7
 80055d4:	4632      	mov	r2, r6
 80055d6:	f7fa fe17 	bl	8000208 <__aeabi_dsub>
 80055da:	9b04      	ldr	r3, [sp, #16]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80055e2:	f6bf af11 	bge.w	8005408 <__ieee754_rem_pio2+0x78>
 80055e6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80055ea:	6063      	str	r3, [r4, #4]
 80055ec:	f8c4 8000 	str.w	r8, [r4]
 80055f0:	60a0      	str	r0, [r4, #8]
 80055f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055f6:	60e3      	str	r3, [r4, #12]
 80055f8:	426d      	negs	r5, r5
 80055fa:	e705      	b.n	8005408 <__ieee754_rem_pio2+0x78>
 80055fc:	a326      	add	r3, pc, #152	; (adr r3, 8005698 <__ieee754_rem_pio2+0x308>)
 80055fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005606:	f7fa ffb7 	bl	8000578 <__aeabi_dmul>
 800560a:	4606      	mov	r6, r0
 800560c:	460f      	mov	r7, r1
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4640      	mov	r0, r8
 8005614:	4649      	mov	r1, r9
 8005616:	f7fa fdf7 	bl	8000208 <__aeabi_dsub>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4682      	mov	sl, r0
 8005620:	468b      	mov	fp, r1
 8005622:	4640      	mov	r0, r8
 8005624:	4649      	mov	r1, r9
 8005626:	f7fa fdef 	bl	8000208 <__aeabi_dsub>
 800562a:	4632      	mov	r2, r6
 800562c:	463b      	mov	r3, r7
 800562e:	f7fa fdeb 	bl	8000208 <__aeabi_dsub>
 8005632:	a31b      	add	r3, pc, #108	; (adr r3, 80056a0 <__ieee754_rem_pio2+0x310>)
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	4606      	mov	r6, r0
 800563a:	460f      	mov	r7, r1
 800563c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005640:	f7fa ff9a 	bl	8000578 <__aeabi_dmul>
 8005644:	4632      	mov	r2, r6
 8005646:	463b      	mov	r3, r7
 8005648:	f7fa fdde 	bl	8000208 <__aeabi_dsub>
 800564c:	4606      	mov	r6, r0
 800564e:	460f      	mov	r7, r1
 8005650:	e764      	b.n	800551c <__ieee754_rem_pio2+0x18c>
 8005652:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <__ieee754_rem_pio2+0x330>)
 8005654:	4598      	cmp	r8, r3
 8005656:	dd35      	ble.n	80056c4 <__ieee754_rem_pio2+0x334>
 8005658:	ee10 2a10 	vmov	r2, s0
 800565c:	463b      	mov	r3, r7
 800565e:	4630      	mov	r0, r6
 8005660:	4639      	mov	r1, r7
 8005662:	f7fa fdd1 	bl	8000208 <__aeabi_dsub>
 8005666:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800566a:	e9c4 0100 	strd	r0, r1, [r4]
 800566e:	e6a1      	b.n	80053b4 <__ieee754_rem_pio2+0x24>
 8005670:	54400000 	.word	0x54400000
 8005674:	3ff921fb 	.word	0x3ff921fb
 8005678:	1a626331 	.word	0x1a626331
 800567c:	3dd0b461 	.word	0x3dd0b461
 8005680:	1a600000 	.word	0x1a600000
 8005684:	3dd0b461 	.word	0x3dd0b461
 8005688:	2e037073 	.word	0x2e037073
 800568c:	3ba3198a 	.word	0x3ba3198a
 8005690:	6dc9c883 	.word	0x6dc9c883
 8005694:	3fe45f30 	.word	0x3fe45f30
 8005698:	2e000000 	.word	0x2e000000
 800569c:	3ba3198a 	.word	0x3ba3198a
 80056a0:	252049c1 	.word	0x252049c1
 80056a4:	397b839a 	.word	0x397b839a
 80056a8:	3fe921fb 	.word	0x3fe921fb
 80056ac:	4002d97b 	.word	0x4002d97b
 80056b0:	3ff921fb 	.word	0x3ff921fb
 80056b4:	413921fb 	.word	0x413921fb
 80056b8:	3fe00000 	.word	0x3fe00000
 80056bc:	08006368 	.word	0x08006368
 80056c0:	7fefffff 	.word	0x7fefffff
 80056c4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80056c8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80056cc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80056d0:	4630      	mov	r0, r6
 80056d2:	460f      	mov	r7, r1
 80056d4:	f7fb f9ea 	bl	8000aac <__aeabi_d2iz>
 80056d8:	f7fa fee4 	bl	80004a4 <__aeabi_i2d>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4630      	mov	r0, r6
 80056e2:	4639      	mov	r1, r7
 80056e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056e8:	f7fa fd8e 	bl	8000208 <__aeabi_dsub>
 80056ec:	2200      	movs	r2, #0
 80056ee:	4b1f      	ldr	r3, [pc, #124]	; (800576c <__ieee754_rem_pio2+0x3dc>)
 80056f0:	f7fa ff42 	bl	8000578 <__aeabi_dmul>
 80056f4:	460f      	mov	r7, r1
 80056f6:	4606      	mov	r6, r0
 80056f8:	f7fb f9d8 	bl	8000aac <__aeabi_d2iz>
 80056fc:	f7fa fed2 	bl	80004a4 <__aeabi_i2d>
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	4630      	mov	r0, r6
 8005706:	4639      	mov	r1, r7
 8005708:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800570c:	f7fa fd7c 	bl	8000208 <__aeabi_dsub>
 8005710:	2200      	movs	r2, #0
 8005712:	4b16      	ldr	r3, [pc, #88]	; (800576c <__ieee754_rem_pio2+0x3dc>)
 8005714:	f7fa ff30 	bl	8000578 <__aeabi_dmul>
 8005718:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800571c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8005720:	f04f 0803 	mov.w	r8, #3
 8005724:	2600      	movs	r6, #0
 8005726:	2700      	movs	r7, #0
 8005728:	4632      	mov	r2, r6
 800572a:	463b      	mov	r3, r7
 800572c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005730:	f108 3aff 	add.w	sl, r8, #4294967295
 8005734:	f7fb f988 	bl	8000a48 <__aeabi_dcmpeq>
 8005738:	b9b0      	cbnz	r0, 8005768 <__ieee754_rem_pio2+0x3d8>
 800573a:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <__ieee754_rem_pio2+0x3e0>)
 800573c:	9301      	str	r3, [sp, #4]
 800573e:	2302      	movs	r3, #2
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	462a      	mov	r2, r5
 8005744:	4643      	mov	r3, r8
 8005746:	4621      	mov	r1, r4
 8005748:	a806      	add	r0, sp, #24
 800574a:	f000 f8dd 	bl	8005908 <__kernel_rem_pio2>
 800574e:	9b04      	ldr	r3, [sp, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	4605      	mov	r5, r0
 8005754:	f6bf ae58 	bge.w	8005408 <__ieee754_rem_pio2+0x78>
 8005758:	6863      	ldr	r3, [r4, #4]
 800575a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800575e:	6063      	str	r3, [r4, #4]
 8005760:	68e3      	ldr	r3, [r4, #12]
 8005762:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005766:	e746      	b.n	80055f6 <__ieee754_rem_pio2+0x266>
 8005768:	46d0      	mov	r8, sl
 800576a:	e7dd      	b.n	8005728 <__ieee754_rem_pio2+0x398>
 800576c:	41700000 	.word	0x41700000
 8005770:	080063e8 	.word	0x080063e8
 8005774:	00000000 	.word	0x00000000

08005778 <__kernel_cos>:
 8005778:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	ec59 8b10 	vmov	r8, r9, d0
 8005780:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8005784:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005788:	ed2d 8b02 	vpush	{d8}
 800578c:	eeb0 8a41 	vmov.f32	s16, s2
 8005790:	eef0 8a61 	vmov.f32	s17, s3
 8005794:	da07      	bge.n	80057a6 <__kernel_cos+0x2e>
 8005796:	ee10 0a10 	vmov	r0, s0
 800579a:	4649      	mov	r1, r9
 800579c:	f7fb f986 	bl	8000aac <__aeabi_d2iz>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	f000 8089 	beq.w	80058b8 <__kernel_cos+0x140>
 80057a6:	4642      	mov	r2, r8
 80057a8:	464b      	mov	r3, r9
 80057aa:	4640      	mov	r0, r8
 80057ac:	4649      	mov	r1, r9
 80057ae:	f7fa fee3 	bl	8000578 <__aeabi_dmul>
 80057b2:	2200      	movs	r2, #0
 80057b4:	4b4e      	ldr	r3, [pc, #312]	; (80058f0 <__kernel_cos+0x178>)
 80057b6:	4604      	mov	r4, r0
 80057b8:	460d      	mov	r5, r1
 80057ba:	f7fa fedd 	bl	8000578 <__aeabi_dmul>
 80057be:	a340      	add	r3, pc, #256	; (adr r3, 80058c0 <__kernel_cos+0x148>)
 80057c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c4:	4682      	mov	sl, r0
 80057c6:	468b      	mov	fp, r1
 80057c8:	4620      	mov	r0, r4
 80057ca:	4629      	mov	r1, r5
 80057cc:	f7fa fed4 	bl	8000578 <__aeabi_dmul>
 80057d0:	a33d      	add	r3, pc, #244	; (adr r3, 80058c8 <__kernel_cos+0x150>)
 80057d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d6:	f7fa fd19 	bl	800020c <__adddf3>
 80057da:	4622      	mov	r2, r4
 80057dc:	462b      	mov	r3, r5
 80057de:	f7fa fecb 	bl	8000578 <__aeabi_dmul>
 80057e2:	a33b      	add	r3, pc, #236	; (adr r3, 80058d0 <__kernel_cos+0x158>)
 80057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e8:	f7fa fd0e 	bl	8000208 <__aeabi_dsub>
 80057ec:	4622      	mov	r2, r4
 80057ee:	462b      	mov	r3, r5
 80057f0:	f7fa fec2 	bl	8000578 <__aeabi_dmul>
 80057f4:	a338      	add	r3, pc, #224	; (adr r3, 80058d8 <__kernel_cos+0x160>)
 80057f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fa:	f7fa fd07 	bl	800020c <__adddf3>
 80057fe:	4622      	mov	r2, r4
 8005800:	462b      	mov	r3, r5
 8005802:	f7fa feb9 	bl	8000578 <__aeabi_dmul>
 8005806:	a336      	add	r3, pc, #216	; (adr r3, 80058e0 <__kernel_cos+0x168>)
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	f7fa fcfc 	bl	8000208 <__aeabi_dsub>
 8005810:	4622      	mov	r2, r4
 8005812:	462b      	mov	r3, r5
 8005814:	f7fa feb0 	bl	8000578 <__aeabi_dmul>
 8005818:	a333      	add	r3, pc, #204	; (adr r3, 80058e8 <__kernel_cos+0x170>)
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	f7fa fcf5 	bl	800020c <__adddf3>
 8005822:	4622      	mov	r2, r4
 8005824:	462b      	mov	r3, r5
 8005826:	f7fa fea7 	bl	8000578 <__aeabi_dmul>
 800582a:	4622      	mov	r2, r4
 800582c:	462b      	mov	r3, r5
 800582e:	f7fa fea3 	bl	8000578 <__aeabi_dmul>
 8005832:	ec53 2b18 	vmov	r2, r3, d8
 8005836:	4604      	mov	r4, r0
 8005838:	460d      	mov	r5, r1
 800583a:	4640      	mov	r0, r8
 800583c:	4649      	mov	r1, r9
 800583e:	f7fa fe9b 	bl	8000578 <__aeabi_dmul>
 8005842:	460b      	mov	r3, r1
 8005844:	4602      	mov	r2, r0
 8005846:	4629      	mov	r1, r5
 8005848:	4620      	mov	r0, r4
 800584a:	f7fa fcdd 	bl	8000208 <__aeabi_dsub>
 800584e:	4b29      	ldr	r3, [pc, #164]	; (80058f4 <__kernel_cos+0x17c>)
 8005850:	429e      	cmp	r6, r3
 8005852:	4680      	mov	r8, r0
 8005854:	4689      	mov	r9, r1
 8005856:	dc11      	bgt.n	800587c <__kernel_cos+0x104>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4650      	mov	r0, sl
 800585e:	4659      	mov	r1, fp
 8005860:	f7fa fcd2 	bl	8000208 <__aeabi_dsub>
 8005864:	460b      	mov	r3, r1
 8005866:	4924      	ldr	r1, [pc, #144]	; (80058f8 <__kernel_cos+0x180>)
 8005868:	4602      	mov	r2, r0
 800586a:	2000      	movs	r0, #0
 800586c:	f7fa fccc 	bl	8000208 <__aeabi_dsub>
 8005870:	ecbd 8b02 	vpop	{d8}
 8005874:	ec41 0b10 	vmov	d0, r0, r1
 8005878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587c:	4b1f      	ldr	r3, [pc, #124]	; (80058fc <__kernel_cos+0x184>)
 800587e:	491e      	ldr	r1, [pc, #120]	; (80058f8 <__kernel_cos+0x180>)
 8005880:	429e      	cmp	r6, r3
 8005882:	bfcc      	ite	gt
 8005884:	4d1e      	ldrgt	r5, [pc, #120]	; (8005900 <__kernel_cos+0x188>)
 8005886:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800588a:	2400      	movs	r4, #0
 800588c:	4622      	mov	r2, r4
 800588e:	462b      	mov	r3, r5
 8005890:	2000      	movs	r0, #0
 8005892:	f7fa fcb9 	bl	8000208 <__aeabi_dsub>
 8005896:	4622      	mov	r2, r4
 8005898:	4606      	mov	r6, r0
 800589a:	460f      	mov	r7, r1
 800589c:	462b      	mov	r3, r5
 800589e:	4650      	mov	r0, sl
 80058a0:	4659      	mov	r1, fp
 80058a2:	f7fa fcb1 	bl	8000208 <__aeabi_dsub>
 80058a6:	4642      	mov	r2, r8
 80058a8:	464b      	mov	r3, r9
 80058aa:	f7fa fcad 	bl	8000208 <__aeabi_dsub>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	4630      	mov	r0, r6
 80058b4:	4639      	mov	r1, r7
 80058b6:	e7d9      	b.n	800586c <__kernel_cos+0xf4>
 80058b8:	2000      	movs	r0, #0
 80058ba:	490f      	ldr	r1, [pc, #60]	; (80058f8 <__kernel_cos+0x180>)
 80058bc:	e7d8      	b.n	8005870 <__kernel_cos+0xf8>
 80058be:	bf00      	nop
 80058c0:	be8838d4 	.word	0xbe8838d4
 80058c4:	bda8fae9 	.word	0xbda8fae9
 80058c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80058cc:	3e21ee9e 	.word	0x3e21ee9e
 80058d0:	809c52ad 	.word	0x809c52ad
 80058d4:	3e927e4f 	.word	0x3e927e4f
 80058d8:	19cb1590 	.word	0x19cb1590
 80058dc:	3efa01a0 	.word	0x3efa01a0
 80058e0:	16c15177 	.word	0x16c15177
 80058e4:	3f56c16c 	.word	0x3f56c16c
 80058e8:	5555554c 	.word	0x5555554c
 80058ec:	3fa55555 	.word	0x3fa55555
 80058f0:	3fe00000 	.word	0x3fe00000
 80058f4:	3fd33332 	.word	0x3fd33332
 80058f8:	3ff00000 	.word	0x3ff00000
 80058fc:	3fe90000 	.word	0x3fe90000
 8005900:	3fd20000 	.word	0x3fd20000
 8005904:	00000000 	.word	0x00000000

08005908 <__kernel_rem_pio2>:
 8005908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800590c:	ed2d 8b02 	vpush	{d8}
 8005910:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8005914:	1ed4      	subs	r4, r2, #3
 8005916:	9308      	str	r3, [sp, #32]
 8005918:	9101      	str	r1, [sp, #4]
 800591a:	4bc5      	ldr	r3, [pc, #788]	; (8005c30 <__kernel_rem_pio2+0x328>)
 800591c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800591e:	9009      	str	r0, [sp, #36]	; 0x24
 8005920:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005924:	9304      	str	r3, [sp, #16]
 8005926:	9b08      	ldr	r3, [sp, #32]
 8005928:	3b01      	subs	r3, #1
 800592a:	9307      	str	r3, [sp, #28]
 800592c:	2318      	movs	r3, #24
 800592e:	fb94 f4f3 	sdiv	r4, r4, r3
 8005932:	f06f 0317 	mvn.w	r3, #23
 8005936:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800593a:	fb04 3303 	mla	r3, r4, r3, r3
 800593e:	eb03 0a02 	add.w	sl, r3, r2
 8005942:	9b04      	ldr	r3, [sp, #16]
 8005944:	9a07      	ldr	r2, [sp, #28]
 8005946:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005c20 <__kernel_rem_pio2+0x318>
 800594a:	eb03 0802 	add.w	r8, r3, r2
 800594e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005950:	1aa7      	subs	r7, r4, r2
 8005952:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005956:	ae22      	add	r6, sp, #136	; 0x88
 8005958:	2500      	movs	r5, #0
 800595a:	4545      	cmp	r5, r8
 800595c:	dd13      	ble.n	8005986 <__kernel_rem_pio2+0x7e>
 800595e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005c20 <__kernel_rem_pio2+0x318>
 8005962:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005966:	2600      	movs	r6, #0
 8005968:	9b04      	ldr	r3, [sp, #16]
 800596a:	429e      	cmp	r6, r3
 800596c:	dc32      	bgt.n	80059d4 <__kernel_rem_pio2+0xcc>
 800596e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005970:	9302      	str	r3, [sp, #8]
 8005972:	9b08      	ldr	r3, [sp, #32]
 8005974:	199d      	adds	r5, r3, r6
 8005976:	ab22      	add	r3, sp, #136	; 0x88
 8005978:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800597c:	9306      	str	r3, [sp, #24]
 800597e:	ec59 8b18 	vmov	r8, r9, d8
 8005982:	2700      	movs	r7, #0
 8005984:	e01f      	b.n	80059c6 <__kernel_rem_pio2+0xbe>
 8005986:	42ef      	cmn	r7, r5
 8005988:	d407      	bmi.n	800599a <__kernel_rem_pio2+0x92>
 800598a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800598e:	f7fa fd89 	bl	80004a4 <__aeabi_i2d>
 8005992:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005996:	3501      	adds	r5, #1
 8005998:	e7df      	b.n	800595a <__kernel_rem_pio2+0x52>
 800599a:	ec51 0b18 	vmov	r0, r1, d8
 800599e:	e7f8      	b.n	8005992 <__kernel_rem_pio2+0x8a>
 80059a0:	9906      	ldr	r1, [sp, #24]
 80059a2:	9d02      	ldr	r5, [sp, #8]
 80059a4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80059a8:	9106      	str	r1, [sp, #24]
 80059aa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80059ae:	9502      	str	r5, [sp, #8]
 80059b0:	f7fa fde2 	bl	8000578 <__aeabi_dmul>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	4640      	mov	r0, r8
 80059ba:	4649      	mov	r1, r9
 80059bc:	f7fa fc26 	bl	800020c <__adddf3>
 80059c0:	3701      	adds	r7, #1
 80059c2:	4680      	mov	r8, r0
 80059c4:	4689      	mov	r9, r1
 80059c6:	9b07      	ldr	r3, [sp, #28]
 80059c8:	429f      	cmp	r7, r3
 80059ca:	dde9      	ble.n	80059a0 <__kernel_rem_pio2+0x98>
 80059cc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80059d0:	3601      	adds	r6, #1
 80059d2:	e7c9      	b.n	8005968 <__kernel_rem_pio2+0x60>
 80059d4:	9b04      	ldr	r3, [sp, #16]
 80059d6:	aa0e      	add	r2, sp, #56	; 0x38
 80059d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80059dc:	930c      	str	r3, [sp, #48]	; 0x30
 80059de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80059e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80059e4:	9c04      	ldr	r4, [sp, #16]
 80059e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80059e8:	ab9a      	add	r3, sp, #616	; 0x268
 80059ea:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80059ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059f6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80059fa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80059fe:	ab9a      	add	r3, sp, #616	; 0x268
 8005a00:	445b      	add	r3, fp
 8005a02:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8005a06:	2500      	movs	r5, #0
 8005a08:	1b63      	subs	r3, r4, r5
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	dc78      	bgt.n	8005b00 <__kernel_rem_pio2+0x1f8>
 8005a0e:	4650      	mov	r0, sl
 8005a10:	ec49 8b10 	vmov	d0, r8, r9
 8005a14:	f000 fc00 	bl	8006218 <scalbn>
 8005a18:	ec57 6b10 	vmov	r6, r7, d0
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005a22:	ee10 0a10 	vmov	r0, s0
 8005a26:	4639      	mov	r1, r7
 8005a28:	f7fa fda6 	bl	8000578 <__aeabi_dmul>
 8005a2c:	ec41 0b10 	vmov	d0, r0, r1
 8005a30:	f000 fb6e 	bl	8006110 <floor>
 8005a34:	2200      	movs	r2, #0
 8005a36:	ec51 0b10 	vmov	r0, r1, d0
 8005a3a:	4b7e      	ldr	r3, [pc, #504]	; (8005c34 <__kernel_rem_pio2+0x32c>)
 8005a3c:	f7fa fd9c 	bl	8000578 <__aeabi_dmul>
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	4630      	mov	r0, r6
 8005a46:	4639      	mov	r1, r7
 8005a48:	f7fa fbde 	bl	8000208 <__aeabi_dsub>
 8005a4c:	460f      	mov	r7, r1
 8005a4e:	4606      	mov	r6, r0
 8005a50:	f7fb f82c 	bl	8000aac <__aeabi_d2iz>
 8005a54:	9006      	str	r0, [sp, #24]
 8005a56:	f7fa fd25 	bl	80004a4 <__aeabi_i2d>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4630      	mov	r0, r6
 8005a60:	4639      	mov	r1, r7
 8005a62:	f7fa fbd1 	bl	8000208 <__aeabi_dsub>
 8005a66:	f1ba 0f00 	cmp.w	sl, #0
 8005a6a:	4606      	mov	r6, r0
 8005a6c:	460f      	mov	r7, r1
 8005a6e:	dd6c      	ble.n	8005b4a <__kernel_rem_pio2+0x242>
 8005a70:	1e62      	subs	r2, r4, #1
 8005a72:	ab0e      	add	r3, sp, #56	; 0x38
 8005a74:	f1ca 0118 	rsb	r1, sl, #24
 8005a78:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005a7c:	9d06      	ldr	r5, [sp, #24]
 8005a7e:	fa40 f301 	asr.w	r3, r0, r1
 8005a82:	441d      	add	r5, r3
 8005a84:	408b      	lsls	r3, r1
 8005a86:	1ac0      	subs	r0, r0, r3
 8005a88:	ab0e      	add	r3, sp, #56	; 0x38
 8005a8a:	9506      	str	r5, [sp, #24]
 8005a8c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005a90:	f1ca 0317 	rsb	r3, sl, #23
 8005a94:	fa40 f303 	asr.w	r3, r0, r3
 8005a98:	9302      	str	r3, [sp, #8]
 8005a9a:	9b02      	ldr	r3, [sp, #8]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	dd62      	ble.n	8005b66 <__kernel_rem_pio2+0x25e>
 8005aa0:	9b06      	ldr	r3, [sp, #24]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	9306      	str	r3, [sp, #24]
 8005aa8:	4615      	mov	r5, r2
 8005aaa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005aae:	4294      	cmp	r4, r2
 8005ab0:	f300 8095 	bgt.w	8005bde <__kernel_rem_pio2+0x2d6>
 8005ab4:	f1ba 0f00 	cmp.w	sl, #0
 8005ab8:	dd07      	ble.n	8005aca <__kernel_rem_pio2+0x1c2>
 8005aba:	f1ba 0f01 	cmp.w	sl, #1
 8005abe:	f000 80a2 	beq.w	8005c06 <__kernel_rem_pio2+0x2fe>
 8005ac2:	f1ba 0f02 	cmp.w	sl, #2
 8005ac6:	f000 80c1 	beq.w	8005c4c <__kernel_rem_pio2+0x344>
 8005aca:	9b02      	ldr	r3, [sp, #8]
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d14a      	bne.n	8005b66 <__kernel_rem_pio2+0x25e>
 8005ad0:	4632      	mov	r2, r6
 8005ad2:	463b      	mov	r3, r7
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	4958      	ldr	r1, [pc, #352]	; (8005c38 <__kernel_rem_pio2+0x330>)
 8005ad8:	f7fa fb96 	bl	8000208 <__aeabi_dsub>
 8005adc:	4606      	mov	r6, r0
 8005ade:	460f      	mov	r7, r1
 8005ae0:	2d00      	cmp	r5, #0
 8005ae2:	d040      	beq.n	8005b66 <__kernel_rem_pio2+0x25e>
 8005ae4:	4650      	mov	r0, sl
 8005ae6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005c28 <__kernel_rem_pio2+0x320>
 8005aea:	f000 fb95 	bl	8006218 <scalbn>
 8005aee:	4630      	mov	r0, r6
 8005af0:	4639      	mov	r1, r7
 8005af2:	ec53 2b10 	vmov	r2, r3, d0
 8005af6:	f7fa fb87 	bl	8000208 <__aeabi_dsub>
 8005afa:	4606      	mov	r6, r0
 8005afc:	460f      	mov	r7, r1
 8005afe:	e032      	b.n	8005b66 <__kernel_rem_pio2+0x25e>
 8005b00:	2200      	movs	r2, #0
 8005b02:	4b4e      	ldr	r3, [pc, #312]	; (8005c3c <__kernel_rem_pio2+0x334>)
 8005b04:	4640      	mov	r0, r8
 8005b06:	4649      	mov	r1, r9
 8005b08:	f7fa fd36 	bl	8000578 <__aeabi_dmul>
 8005b0c:	f7fa ffce 	bl	8000aac <__aeabi_d2iz>
 8005b10:	f7fa fcc8 	bl	80004a4 <__aeabi_i2d>
 8005b14:	2200      	movs	r2, #0
 8005b16:	4b4a      	ldr	r3, [pc, #296]	; (8005c40 <__kernel_rem_pio2+0x338>)
 8005b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1c:	f7fa fd2c 	bl	8000578 <__aeabi_dmul>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4640      	mov	r0, r8
 8005b26:	4649      	mov	r1, r9
 8005b28:	f7fa fb6e 	bl	8000208 <__aeabi_dsub>
 8005b2c:	f7fa ffbe 	bl	8000aac <__aeabi_d2iz>
 8005b30:	ab0e      	add	r3, sp, #56	; 0x38
 8005b32:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8005b36:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8005b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b3e:	f7fa fb65 	bl	800020c <__adddf3>
 8005b42:	3501      	adds	r5, #1
 8005b44:	4680      	mov	r8, r0
 8005b46:	4689      	mov	r9, r1
 8005b48:	e75e      	b.n	8005a08 <__kernel_rem_pio2+0x100>
 8005b4a:	d105      	bne.n	8005b58 <__kernel_rem_pio2+0x250>
 8005b4c:	1e63      	subs	r3, r4, #1
 8005b4e:	aa0e      	add	r2, sp, #56	; 0x38
 8005b50:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005b54:	15c3      	asrs	r3, r0, #23
 8005b56:	e79f      	b.n	8005a98 <__kernel_rem_pio2+0x190>
 8005b58:	2200      	movs	r2, #0
 8005b5a:	4b3a      	ldr	r3, [pc, #232]	; (8005c44 <__kernel_rem_pio2+0x33c>)
 8005b5c:	f7fa ff92 	bl	8000a84 <__aeabi_dcmpge>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	d139      	bne.n	8005bd8 <__kernel_rem_pio2+0x2d0>
 8005b64:	9002      	str	r0, [sp, #8]
 8005b66:	2200      	movs	r2, #0
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4630      	mov	r0, r6
 8005b6c:	4639      	mov	r1, r7
 8005b6e:	f7fa ff6b 	bl	8000a48 <__aeabi_dcmpeq>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f000 80c7 	beq.w	8005d06 <__kernel_rem_pio2+0x3fe>
 8005b78:	1e65      	subs	r5, r4, #1
 8005b7a:	462b      	mov	r3, r5
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	9904      	ldr	r1, [sp, #16]
 8005b80:	428b      	cmp	r3, r1
 8005b82:	da6a      	bge.n	8005c5a <__kernel_rem_pio2+0x352>
 8005b84:	2a00      	cmp	r2, #0
 8005b86:	f000 8088 	beq.w	8005c9a <__kernel_rem_pio2+0x392>
 8005b8a:	ab0e      	add	r3, sp, #56	; 0x38
 8005b8c:	f1aa 0a18 	sub.w	sl, sl, #24
 8005b90:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	f000 80b4 	beq.w	8005d02 <__kernel_rem_pio2+0x3fa>
 8005b9a:	4650      	mov	r0, sl
 8005b9c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005c28 <__kernel_rem_pio2+0x320>
 8005ba0:	f000 fb3a 	bl	8006218 <scalbn>
 8005ba4:	00ec      	lsls	r4, r5, #3
 8005ba6:	ab72      	add	r3, sp, #456	; 0x1c8
 8005ba8:	191e      	adds	r6, r3, r4
 8005baa:	ec59 8b10 	vmov	r8, r9, d0
 8005bae:	f106 0a08 	add.w	sl, r6, #8
 8005bb2:	462f      	mov	r7, r5
 8005bb4:	2f00      	cmp	r7, #0
 8005bb6:	f280 80df 	bge.w	8005d78 <__kernel_rem_pio2+0x470>
 8005bba:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005c20 <__kernel_rem_pio2+0x318>
 8005bbe:	f04f 0a00 	mov.w	sl, #0
 8005bc2:	eba5 030a 	sub.w	r3, r5, sl
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f2c0 810a 	blt.w	8005de0 <__kernel_rem_pio2+0x4d8>
 8005bcc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005c48 <__kernel_rem_pio2+0x340>
 8005bd0:	ec59 8b18 	vmov	r8, r9, d8
 8005bd4:	2700      	movs	r7, #0
 8005bd6:	e0f5      	b.n	8005dc4 <__kernel_rem_pio2+0x4bc>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	9302      	str	r3, [sp, #8]
 8005bdc:	e760      	b.n	8005aa0 <__kernel_rem_pio2+0x198>
 8005bde:	ab0e      	add	r3, sp, #56	; 0x38
 8005be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005be4:	b94d      	cbnz	r5, 8005bfa <__kernel_rem_pio2+0x2f2>
 8005be6:	b12b      	cbz	r3, 8005bf4 <__kernel_rem_pio2+0x2ec>
 8005be8:	a80e      	add	r0, sp, #56	; 0x38
 8005bea:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005bee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	3201      	adds	r2, #1
 8005bf6:	461d      	mov	r5, r3
 8005bf8:	e759      	b.n	8005aae <__kernel_rem_pio2+0x1a6>
 8005bfa:	a80e      	add	r0, sp, #56	; 0x38
 8005bfc:	1acb      	subs	r3, r1, r3
 8005bfe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005c02:	462b      	mov	r3, r5
 8005c04:	e7f6      	b.n	8005bf4 <__kernel_rem_pio2+0x2ec>
 8005c06:	1e62      	subs	r2, r4, #1
 8005c08:	ab0e      	add	r3, sp, #56	; 0x38
 8005c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c0e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005c12:	a90e      	add	r1, sp, #56	; 0x38
 8005c14:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005c18:	e757      	b.n	8005aca <__kernel_rem_pio2+0x1c2>
 8005c1a:	bf00      	nop
 8005c1c:	f3af 8000 	nop.w
	...
 8005c2c:	3ff00000 	.word	0x3ff00000
 8005c30:	08006530 	.word	0x08006530
 8005c34:	40200000 	.word	0x40200000
 8005c38:	3ff00000 	.word	0x3ff00000
 8005c3c:	3e700000 	.word	0x3e700000
 8005c40:	41700000 	.word	0x41700000
 8005c44:	3fe00000 	.word	0x3fe00000
 8005c48:	080064f0 	.word	0x080064f0
 8005c4c:	1e62      	subs	r2, r4, #1
 8005c4e:	ab0e      	add	r3, sp, #56	; 0x38
 8005c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c54:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005c58:	e7db      	b.n	8005c12 <__kernel_rem_pio2+0x30a>
 8005c5a:	a90e      	add	r1, sp, #56	; 0x38
 8005c5c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005c60:	3b01      	subs	r3, #1
 8005c62:	430a      	orrs	r2, r1
 8005c64:	e78b      	b.n	8005b7e <__kernel_rem_pio2+0x276>
 8005c66:	3301      	adds	r3, #1
 8005c68:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005c6c:	2900      	cmp	r1, #0
 8005c6e:	d0fa      	beq.n	8005c66 <__kernel_rem_pio2+0x35e>
 8005c70:	9a08      	ldr	r2, [sp, #32]
 8005c72:	4422      	add	r2, r4
 8005c74:	00d2      	lsls	r2, r2, #3
 8005c76:	a922      	add	r1, sp, #136	; 0x88
 8005c78:	18e3      	adds	r3, r4, r3
 8005c7a:	9206      	str	r2, [sp, #24]
 8005c7c:	440a      	add	r2, r1
 8005c7e:	9302      	str	r3, [sp, #8]
 8005c80:	f10b 0108 	add.w	r1, fp, #8
 8005c84:	f102 0308 	add.w	r3, r2, #8
 8005c88:	1c66      	adds	r6, r4, #1
 8005c8a:	910a      	str	r1, [sp, #40]	; 0x28
 8005c8c:	2500      	movs	r5, #0
 8005c8e:	930d      	str	r3, [sp, #52]	; 0x34
 8005c90:	9b02      	ldr	r3, [sp, #8]
 8005c92:	42b3      	cmp	r3, r6
 8005c94:	da04      	bge.n	8005ca0 <__kernel_rem_pio2+0x398>
 8005c96:	461c      	mov	r4, r3
 8005c98:	e6a6      	b.n	80059e8 <__kernel_rem_pio2+0xe0>
 8005c9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e7e3      	b.n	8005c68 <__kernel_rem_pio2+0x360>
 8005ca0:	9b06      	ldr	r3, [sp, #24]
 8005ca2:	18ef      	adds	r7, r5, r3
 8005ca4:	ab22      	add	r3, sp, #136	; 0x88
 8005ca6:	441f      	add	r7, r3
 8005ca8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005caa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005cae:	f7fa fbf9 	bl	80004a4 <__aeabi_i2d>
 8005cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cb4:	461c      	mov	r4, r3
 8005cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cb8:	e9c7 0100 	strd	r0, r1, [r7]
 8005cbc:	eb03 0b05 	add.w	fp, r3, r5
 8005cc0:	2700      	movs	r7, #0
 8005cc2:	f04f 0800 	mov.w	r8, #0
 8005cc6:	f04f 0900 	mov.w	r9, #0
 8005cca:	9b07      	ldr	r3, [sp, #28]
 8005ccc:	429f      	cmp	r7, r3
 8005cce:	dd08      	ble.n	8005ce2 <__kernel_rem_pio2+0x3da>
 8005cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cd2:	aa72      	add	r2, sp, #456	; 0x1c8
 8005cd4:	18eb      	adds	r3, r5, r3
 8005cd6:	4413      	add	r3, r2
 8005cd8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005cdc:	3601      	adds	r6, #1
 8005cde:	3508      	adds	r5, #8
 8005ce0:	e7d6      	b.n	8005c90 <__kernel_rem_pio2+0x388>
 8005ce2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005ce6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005cea:	f7fa fc45 	bl	8000578 <__aeabi_dmul>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4640      	mov	r0, r8
 8005cf4:	4649      	mov	r1, r9
 8005cf6:	f7fa fa89 	bl	800020c <__adddf3>
 8005cfa:	3701      	adds	r7, #1
 8005cfc:	4680      	mov	r8, r0
 8005cfe:	4689      	mov	r9, r1
 8005d00:	e7e3      	b.n	8005cca <__kernel_rem_pio2+0x3c2>
 8005d02:	3d01      	subs	r5, #1
 8005d04:	e741      	b.n	8005b8a <__kernel_rem_pio2+0x282>
 8005d06:	f1ca 0000 	rsb	r0, sl, #0
 8005d0a:	ec47 6b10 	vmov	d0, r6, r7
 8005d0e:	f000 fa83 	bl	8006218 <scalbn>
 8005d12:	ec57 6b10 	vmov	r6, r7, d0
 8005d16:	2200      	movs	r2, #0
 8005d18:	4b99      	ldr	r3, [pc, #612]	; (8005f80 <__kernel_rem_pio2+0x678>)
 8005d1a:	ee10 0a10 	vmov	r0, s0
 8005d1e:	4639      	mov	r1, r7
 8005d20:	f7fa feb0 	bl	8000a84 <__aeabi_dcmpge>
 8005d24:	b1f8      	cbz	r0, 8005d66 <__kernel_rem_pio2+0x45e>
 8005d26:	2200      	movs	r2, #0
 8005d28:	4b96      	ldr	r3, [pc, #600]	; (8005f84 <__kernel_rem_pio2+0x67c>)
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	4639      	mov	r1, r7
 8005d2e:	f7fa fc23 	bl	8000578 <__aeabi_dmul>
 8005d32:	f7fa febb 	bl	8000aac <__aeabi_d2iz>
 8005d36:	4680      	mov	r8, r0
 8005d38:	f7fa fbb4 	bl	80004a4 <__aeabi_i2d>
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	4b90      	ldr	r3, [pc, #576]	; (8005f80 <__kernel_rem_pio2+0x678>)
 8005d40:	f7fa fc1a 	bl	8000578 <__aeabi_dmul>
 8005d44:	460b      	mov	r3, r1
 8005d46:	4602      	mov	r2, r0
 8005d48:	4639      	mov	r1, r7
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f7fa fa5c 	bl	8000208 <__aeabi_dsub>
 8005d50:	f7fa feac 	bl	8000aac <__aeabi_d2iz>
 8005d54:	1c65      	adds	r5, r4, #1
 8005d56:	ab0e      	add	r3, sp, #56	; 0x38
 8005d58:	f10a 0a18 	add.w	sl, sl, #24
 8005d5c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005d60:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005d64:	e719      	b.n	8005b9a <__kernel_rem_pio2+0x292>
 8005d66:	4630      	mov	r0, r6
 8005d68:	4639      	mov	r1, r7
 8005d6a:	f7fa fe9f 	bl	8000aac <__aeabi_d2iz>
 8005d6e:	ab0e      	add	r3, sp, #56	; 0x38
 8005d70:	4625      	mov	r5, r4
 8005d72:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005d76:	e710      	b.n	8005b9a <__kernel_rem_pio2+0x292>
 8005d78:	ab0e      	add	r3, sp, #56	; 0x38
 8005d7a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005d7e:	f7fa fb91 	bl	80004a4 <__aeabi_i2d>
 8005d82:	4642      	mov	r2, r8
 8005d84:	464b      	mov	r3, r9
 8005d86:	f7fa fbf7 	bl	8000578 <__aeabi_dmul>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005d90:	4b7c      	ldr	r3, [pc, #496]	; (8005f84 <__kernel_rem_pio2+0x67c>)
 8005d92:	4640      	mov	r0, r8
 8005d94:	4649      	mov	r1, r9
 8005d96:	f7fa fbef 	bl	8000578 <__aeabi_dmul>
 8005d9a:	3f01      	subs	r7, #1
 8005d9c:	4680      	mov	r8, r0
 8005d9e:	4689      	mov	r9, r1
 8005da0:	e708      	b.n	8005bb4 <__kernel_rem_pio2+0x2ac>
 8005da2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005daa:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005dae:	f7fa fbe3 	bl	8000578 <__aeabi_dmul>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4640      	mov	r0, r8
 8005db8:	4649      	mov	r1, r9
 8005dba:	f7fa fa27 	bl	800020c <__adddf3>
 8005dbe:	3701      	adds	r7, #1
 8005dc0:	4680      	mov	r8, r0
 8005dc2:	4689      	mov	r9, r1
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	429f      	cmp	r7, r3
 8005dc8:	dc01      	bgt.n	8005dce <__kernel_rem_pio2+0x4c6>
 8005dca:	45ba      	cmp	sl, r7
 8005dcc:	dae9      	bge.n	8005da2 <__kernel_rem_pio2+0x49a>
 8005dce:	ab4a      	add	r3, sp, #296	; 0x128
 8005dd0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005dd4:	e9c3 8900 	strd	r8, r9, [r3]
 8005dd8:	f10a 0a01 	add.w	sl, sl, #1
 8005ddc:	3e08      	subs	r6, #8
 8005dde:	e6f0      	b.n	8005bc2 <__kernel_rem_pio2+0x2ba>
 8005de0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005de2:	2b03      	cmp	r3, #3
 8005de4:	d85b      	bhi.n	8005e9e <__kernel_rem_pio2+0x596>
 8005de6:	e8df f003 	tbb	[pc, r3]
 8005dea:	264a      	.short	0x264a
 8005dec:	0226      	.short	0x0226
 8005dee:	ab9a      	add	r3, sp, #616	; 0x268
 8005df0:	441c      	add	r4, r3
 8005df2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005df6:	46a2      	mov	sl, r4
 8005df8:	46ab      	mov	fp, r5
 8005dfa:	f1bb 0f00 	cmp.w	fp, #0
 8005dfe:	dc6c      	bgt.n	8005eda <__kernel_rem_pio2+0x5d2>
 8005e00:	46a2      	mov	sl, r4
 8005e02:	46ab      	mov	fp, r5
 8005e04:	f1bb 0f01 	cmp.w	fp, #1
 8005e08:	f300 8086 	bgt.w	8005f18 <__kernel_rem_pio2+0x610>
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	2100      	movs	r1, #0
 8005e10:	2d01      	cmp	r5, #1
 8005e12:	f300 80a0 	bgt.w	8005f56 <__kernel_rem_pio2+0x64e>
 8005e16:	9b02      	ldr	r3, [sp, #8]
 8005e18:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005e1c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f040 809e 	bne.w	8005f62 <__kernel_rem_pio2+0x65a>
 8005e26:	9b01      	ldr	r3, [sp, #4]
 8005e28:	e9c3 7800 	strd	r7, r8, [r3]
 8005e2c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005e30:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005e34:	e033      	b.n	8005e9e <__kernel_rem_pio2+0x596>
 8005e36:	3408      	adds	r4, #8
 8005e38:	ab4a      	add	r3, sp, #296	; 0x128
 8005e3a:	441c      	add	r4, r3
 8005e3c:	462e      	mov	r6, r5
 8005e3e:	2000      	movs	r0, #0
 8005e40:	2100      	movs	r1, #0
 8005e42:	2e00      	cmp	r6, #0
 8005e44:	da3a      	bge.n	8005ebc <__kernel_rem_pio2+0x5b4>
 8005e46:	9b02      	ldr	r3, [sp, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d03d      	beq.n	8005ec8 <__kernel_rem_pio2+0x5c0>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e52:	9c01      	ldr	r4, [sp, #4]
 8005e54:	e9c4 2300 	strd	r2, r3, [r4]
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005e60:	f7fa f9d2 	bl	8000208 <__aeabi_dsub>
 8005e64:	ae4c      	add	r6, sp, #304	; 0x130
 8005e66:	2401      	movs	r4, #1
 8005e68:	42a5      	cmp	r5, r4
 8005e6a:	da30      	bge.n	8005ece <__kernel_rem_pio2+0x5c6>
 8005e6c:	9b02      	ldr	r3, [sp, #8]
 8005e6e:	b113      	cbz	r3, 8005e76 <__kernel_rem_pio2+0x56e>
 8005e70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e74:	4619      	mov	r1, r3
 8005e76:	9b01      	ldr	r3, [sp, #4]
 8005e78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005e7c:	e00f      	b.n	8005e9e <__kernel_rem_pio2+0x596>
 8005e7e:	ab9a      	add	r3, sp, #616	; 0x268
 8005e80:	441c      	add	r4, r3
 8005e82:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005e86:	2000      	movs	r0, #0
 8005e88:	2100      	movs	r1, #0
 8005e8a:	2d00      	cmp	r5, #0
 8005e8c:	da10      	bge.n	8005eb0 <__kernel_rem_pio2+0x5a8>
 8005e8e:	9b02      	ldr	r3, [sp, #8]
 8005e90:	b113      	cbz	r3, 8005e98 <__kernel_rem_pio2+0x590>
 8005e92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e96:	4619      	mov	r1, r3
 8005e98:	9b01      	ldr	r3, [sp, #4]
 8005e9a:	e9c3 0100 	strd	r0, r1, [r3]
 8005e9e:	9b06      	ldr	r3, [sp, #24]
 8005ea0:	f003 0007 	and.w	r0, r3, #7
 8005ea4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005ea8:	ecbd 8b02 	vpop	{d8}
 8005eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005eb4:	f7fa f9aa 	bl	800020c <__adddf3>
 8005eb8:	3d01      	subs	r5, #1
 8005eba:	e7e6      	b.n	8005e8a <__kernel_rem_pio2+0x582>
 8005ebc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005ec0:	f7fa f9a4 	bl	800020c <__adddf3>
 8005ec4:	3e01      	subs	r6, #1
 8005ec6:	e7bc      	b.n	8005e42 <__kernel_rem_pio2+0x53a>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	460b      	mov	r3, r1
 8005ecc:	e7c1      	b.n	8005e52 <__kernel_rem_pio2+0x54a>
 8005ece:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005ed2:	f7fa f99b 	bl	800020c <__adddf3>
 8005ed6:	3401      	adds	r4, #1
 8005ed8:	e7c6      	b.n	8005e68 <__kernel_rem_pio2+0x560>
 8005eda:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005ede:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005ee2:	4640      	mov	r0, r8
 8005ee4:	ec53 2b17 	vmov	r2, r3, d7
 8005ee8:	4649      	mov	r1, r9
 8005eea:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005eee:	f7fa f98d 	bl	800020c <__adddf3>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	460f      	mov	r7, r1
 8005efa:	4640      	mov	r0, r8
 8005efc:	4649      	mov	r1, r9
 8005efe:	f7fa f983 	bl	8000208 <__aeabi_dsub>
 8005f02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f06:	f7fa f981 	bl	800020c <__adddf3>
 8005f0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f0e:	e9ca 0100 	strd	r0, r1, [sl]
 8005f12:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005f16:	e770      	b.n	8005dfa <__kernel_rem_pio2+0x4f2>
 8005f18:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005f1c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005f20:	4630      	mov	r0, r6
 8005f22:	ec53 2b17 	vmov	r2, r3, d7
 8005f26:	4639      	mov	r1, r7
 8005f28:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005f2c:	f7fa f96e 	bl	800020c <__adddf3>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4680      	mov	r8, r0
 8005f36:	4689      	mov	r9, r1
 8005f38:	4630      	mov	r0, r6
 8005f3a:	4639      	mov	r1, r7
 8005f3c:	f7fa f964 	bl	8000208 <__aeabi_dsub>
 8005f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f44:	f7fa f962 	bl	800020c <__adddf3>
 8005f48:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f4c:	e9ca 0100 	strd	r0, r1, [sl]
 8005f50:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8005f54:	e756      	b.n	8005e04 <__kernel_rem_pio2+0x4fc>
 8005f56:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005f5a:	f7fa f957 	bl	800020c <__adddf3>
 8005f5e:	3d01      	subs	r5, #1
 8005f60:	e756      	b.n	8005e10 <__kernel_rem_pio2+0x508>
 8005f62:	9b01      	ldr	r3, [sp, #4]
 8005f64:	9a01      	ldr	r2, [sp, #4]
 8005f66:	601f      	str	r7, [r3, #0]
 8005f68:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005f6c:	605c      	str	r4, [r3, #4]
 8005f6e:	609d      	str	r5, [r3, #8]
 8005f70:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005f74:	60d3      	str	r3, [r2, #12]
 8005f76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f7a:	6110      	str	r0, [r2, #16]
 8005f7c:	6153      	str	r3, [r2, #20]
 8005f7e:	e78e      	b.n	8005e9e <__kernel_rem_pio2+0x596>
 8005f80:	41700000 	.word	0x41700000
 8005f84:	3e700000 	.word	0x3e700000

08005f88 <__kernel_sin>:
 8005f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f8c:	ec55 4b10 	vmov	r4, r5, d0
 8005f90:	b085      	sub	sp, #20
 8005f92:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005f96:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005f9a:	ed8d 1b00 	vstr	d1, [sp]
 8005f9e:	9002      	str	r0, [sp, #8]
 8005fa0:	da06      	bge.n	8005fb0 <__kernel_sin+0x28>
 8005fa2:	ee10 0a10 	vmov	r0, s0
 8005fa6:	4629      	mov	r1, r5
 8005fa8:	f7fa fd80 	bl	8000aac <__aeabi_d2iz>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d051      	beq.n	8006054 <__kernel_sin+0xcc>
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	462b      	mov	r3, r5
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	4629      	mov	r1, r5
 8005fb8:	f7fa fade 	bl	8000578 <__aeabi_dmul>
 8005fbc:	4682      	mov	sl, r0
 8005fbe:	468b      	mov	fp, r1
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	f7fa fad6 	bl	8000578 <__aeabi_dmul>
 8005fcc:	a341      	add	r3, pc, #260	; (adr r3, 80060d4 <__kernel_sin+0x14c>)
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	4680      	mov	r8, r0
 8005fd4:	4689      	mov	r9, r1
 8005fd6:	4650      	mov	r0, sl
 8005fd8:	4659      	mov	r1, fp
 8005fda:	f7fa facd 	bl	8000578 <__aeabi_dmul>
 8005fde:	a33f      	add	r3, pc, #252	; (adr r3, 80060dc <__kernel_sin+0x154>)
 8005fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe4:	f7fa f910 	bl	8000208 <__aeabi_dsub>
 8005fe8:	4652      	mov	r2, sl
 8005fea:	465b      	mov	r3, fp
 8005fec:	f7fa fac4 	bl	8000578 <__aeabi_dmul>
 8005ff0:	a33c      	add	r3, pc, #240	; (adr r3, 80060e4 <__kernel_sin+0x15c>)
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f7fa f909 	bl	800020c <__adddf3>
 8005ffa:	4652      	mov	r2, sl
 8005ffc:	465b      	mov	r3, fp
 8005ffe:	f7fa fabb 	bl	8000578 <__aeabi_dmul>
 8006002:	a33a      	add	r3, pc, #232	; (adr r3, 80060ec <__kernel_sin+0x164>)
 8006004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006008:	f7fa f8fe 	bl	8000208 <__aeabi_dsub>
 800600c:	4652      	mov	r2, sl
 800600e:	465b      	mov	r3, fp
 8006010:	f7fa fab2 	bl	8000578 <__aeabi_dmul>
 8006014:	a337      	add	r3, pc, #220	; (adr r3, 80060f4 <__kernel_sin+0x16c>)
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	f7fa f8f7 	bl	800020c <__adddf3>
 800601e:	9b02      	ldr	r3, [sp, #8]
 8006020:	4606      	mov	r6, r0
 8006022:	460f      	mov	r7, r1
 8006024:	b9db      	cbnz	r3, 800605e <__kernel_sin+0xd6>
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4650      	mov	r0, sl
 800602c:	4659      	mov	r1, fp
 800602e:	f7fa faa3 	bl	8000578 <__aeabi_dmul>
 8006032:	a325      	add	r3, pc, #148	; (adr r3, 80060c8 <__kernel_sin+0x140>)
 8006034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006038:	f7fa f8e6 	bl	8000208 <__aeabi_dsub>
 800603c:	4642      	mov	r2, r8
 800603e:	464b      	mov	r3, r9
 8006040:	f7fa fa9a 	bl	8000578 <__aeabi_dmul>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	4620      	mov	r0, r4
 800604a:	4629      	mov	r1, r5
 800604c:	f7fa f8de 	bl	800020c <__adddf3>
 8006050:	4604      	mov	r4, r0
 8006052:	460d      	mov	r5, r1
 8006054:	ec45 4b10 	vmov	d0, r4, r5
 8006058:	b005      	add	sp, #20
 800605a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605e:	2200      	movs	r2, #0
 8006060:	4b1b      	ldr	r3, [pc, #108]	; (80060d0 <__kernel_sin+0x148>)
 8006062:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006066:	f7fa fa87 	bl	8000578 <__aeabi_dmul>
 800606a:	4632      	mov	r2, r6
 800606c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006070:	463b      	mov	r3, r7
 8006072:	4640      	mov	r0, r8
 8006074:	4649      	mov	r1, r9
 8006076:	f7fa fa7f 	bl	8000578 <__aeabi_dmul>
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006082:	f7fa f8c1 	bl	8000208 <__aeabi_dsub>
 8006086:	4652      	mov	r2, sl
 8006088:	465b      	mov	r3, fp
 800608a:	f7fa fa75 	bl	8000578 <__aeabi_dmul>
 800608e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006092:	f7fa f8b9 	bl	8000208 <__aeabi_dsub>
 8006096:	a30c      	add	r3, pc, #48	; (adr r3, 80060c8 <__kernel_sin+0x140>)
 8006098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609c:	4606      	mov	r6, r0
 800609e:	460f      	mov	r7, r1
 80060a0:	4640      	mov	r0, r8
 80060a2:	4649      	mov	r1, r9
 80060a4:	f7fa fa68 	bl	8000578 <__aeabi_dmul>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4630      	mov	r0, r6
 80060ae:	4639      	mov	r1, r7
 80060b0:	f7fa f8ac 	bl	800020c <__adddf3>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4620      	mov	r0, r4
 80060ba:	4629      	mov	r1, r5
 80060bc:	f7fa f8a4 	bl	8000208 <__aeabi_dsub>
 80060c0:	e7c6      	b.n	8006050 <__kernel_sin+0xc8>
 80060c2:	bf00      	nop
 80060c4:	f3af 8000 	nop.w
 80060c8:	55555549 	.word	0x55555549
 80060cc:	3fc55555 	.word	0x3fc55555
 80060d0:	3fe00000 	.word	0x3fe00000
 80060d4:	5acfd57c 	.word	0x5acfd57c
 80060d8:	3de5d93a 	.word	0x3de5d93a
 80060dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80060e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80060e4:	57b1fe7d 	.word	0x57b1fe7d
 80060e8:	3ec71de3 	.word	0x3ec71de3
 80060ec:	19c161d5 	.word	0x19c161d5
 80060f0:	3f2a01a0 	.word	0x3f2a01a0
 80060f4:	1110f8a6 	.word	0x1110f8a6
 80060f8:	3f811111 	.word	0x3f811111

080060fc <fabs>:
 80060fc:	ec51 0b10 	vmov	r0, r1, d0
 8006100:	ee10 2a10 	vmov	r2, s0
 8006104:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006108:	ec43 2b10 	vmov	d0, r2, r3
 800610c:	4770      	bx	lr
	...

08006110 <floor>:
 8006110:	ec51 0b10 	vmov	r0, r1, d0
 8006114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006118:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800611c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006120:	2e13      	cmp	r6, #19
 8006122:	460c      	mov	r4, r1
 8006124:	ee10 5a10 	vmov	r5, s0
 8006128:	4680      	mov	r8, r0
 800612a:	dc34      	bgt.n	8006196 <floor+0x86>
 800612c:	2e00      	cmp	r6, #0
 800612e:	da16      	bge.n	800615e <floor+0x4e>
 8006130:	a335      	add	r3, pc, #212	; (adr r3, 8006208 <floor+0xf8>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa f869 	bl	800020c <__adddf3>
 800613a:	2200      	movs	r2, #0
 800613c:	2300      	movs	r3, #0
 800613e:	f7fa fcab 	bl	8000a98 <__aeabi_dcmpgt>
 8006142:	b148      	cbz	r0, 8006158 <floor+0x48>
 8006144:	2c00      	cmp	r4, #0
 8006146:	da59      	bge.n	80061fc <floor+0xec>
 8006148:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800614c:	4a30      	ldr	r2, [pc, #192]	; (8006210 <floor+0x100>)
 800614e:	432b      	orrs	r3, r5
 8006150:	2500      	movs	r5, #0
 8006152:	42ab      	cmp	r3, r5
 8006154:	bf18      	it	ne
 8006156:	4614      	movne	r4, r2
 8006158:	4621      	mov	r1, r4
 800615a:	4628      	mov	r0, r5
 800615c:	e025      	b.n	80061aa <floor+0x9a>
 800615e:	4f2d      	ldr	r7, [pc, #180]	; (8006214 <floor+0x104>)
 8006160:	4137      	asrs	r7, r6
 8006162:	ea01 0307 	and.w	r3, r1, r7
 8006166:	4303      	orrs	r3, r0
 8006168:	d01f      	beq.n	80061aa <floor+0x9a>
 800616a:	a327      	add	r3, pc, #156	; (adr r3, 8006208 <floor+0xf8>)
 800616c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006170:	f7fa f84c 	bl	800020c <__adddf3>
 8006174:	2200      	movs	r2, #0
 8006176:	2300      	movs	r3, #0
 8006178:	f7fa fc8e 	bl	8000a98 <__aeabi_dcmpgt>
 800617c:	2800      	cmp	r0, #0
 800617e:	d0eb      	beq.n	8006158 <floor+0x48>
 8006180:	2c00      	cmp	r4, #0
 8006182:	bfbe      	ittt	lt
 8006184:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006188:	fa43 f606 	asrlt.w	r6, r3, r6
 800618c:	19a4      	addlt	r4, r4, r6
 800618e:	ea24 0407 	bic.w	r4, r4, r7
 8006192:	2500      	movs	r5, #0
 8006194:	e7e0      	b.n	8006158 <floor+0x48>
 8006196:	2e33      	cmp	r6, #51	; 0x33
 8006198:	dd0b      	ble.n	80061b2 <floor+0xa2>
 800619a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800619e:	d104      	bne.n	80061aa <floor+0x9a>
 80061a0:	ee10 2a10 	vmov	r2, s0
 80061a4:	460b      	mov	r3, r1
 80061a6:	f7fa f831 	bl	800020c <__adddf3>
 80061aa:	ec41 0b10 	vmov	d0, r0, r1
 80061ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80061b6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ba:	fa23 f707 	lsr.w	r7, r3, r7
 80061be:	4207      	tst	r7, r0
 80061c0:	d0f3      	beq.n	80061aa <floor+0x9a>
 80061c2:	a311      	add	r3, pc, #68	; (adr r3, 8006208 <floor+0xf8>)
 80061c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c8:	f7fa f820 	bl	800020c <__adddf3>
 80061cc:	2200      	movs	r2, #0
 80061ce:	2300      	movs	r3, #0
 80061d0:	f7fa fc62 	bl	8000a98 <__aeabi_dcmpgt>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	d0bf      	beq.n	8006158 <floor+0x48>
 80061d8:	2c00      	cmp	r4, #0
 80061da:	da02      	bge.n	80061e2 <floor+0xd2>
 80061dc:	2e14      	cmp	r6, #20
 80061de:	d103      	bne.n	80061e8 <floor+0xd8>
 80061e0:	3401      	adds	r4, #1
 80061e2:	ea25 0507 	bic.w	r5, r5, r7
 80061e6:	e7b7      	b.n	8006158 <floor+0x48>
 80061e8:	2301      	movs	r3, #1
 80061ea:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80061ee:	fa03 f606 	lsl.w	r6, r3, r6
 80061f2:	4435      	add	r5, r6
 80061f4:	4545      	cmp	r5, r8
 80061f6:	bf38      	it	cc
 80061f8:	18e4      	addcc	r4, r4, r3
 80061fa:	e7f2      	b.n	80061e2 <floor+0xd2>
 80061fc:	2500      	movs	r5, #0
 80061fe:	462c      	mov	r4, r5
 8006200:	e7aa      	b.n	8006158 <floor+0x48>
 8006202:	bf00      	nop
 8006204:	f3af 8000 	nop.w
 8006208:	8800759c 	.word	0x8800759c
 800620c:	7e37e43c 	.word	0x7e37e43c
 8006210:	bff00000 	.word	0xbff00000
 8006214:	000fffff 	.word	0x000fffff

08006218 <scalbn>:
 8006218:	b570      	push	{r4, r5, r6, lr}
 800621a:	ec55 4b10 	vmov	r4, r5, d0
 800621e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006222:	4606      	mov	r6, r0
 8006224:	462b      	mov	r3, r5
 8006226:	b9aa      	cbnz	r2, 8006254 <scalbn+0x3c>
 8006228:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800622c:	4323      	orrs	r3, r4
 800622e:	d03b      	beq.n	80062a8 <scalbn+0x90>
 8006230:	4b31      	ldr	r3, [pc, #196]	; (80062f8 <scalbn+0xe0>)
 8006232:	4629      	mov	r1, r5
 8006234:	2200      	movs	r2, #0
 8006236:	ee10 0a10 	vmov	r0, s0
 800623a:	f7fa f99d 	bl	8000578 <__aeabi_dmul>
 800623e:	4b2f      	ldr	r3, [pc, #188]	; (80062fc <scalbn+0xe4>)
 8006240:	429e      	cmp	r6, r3
 8006242:	4604      	mov	r4, r0
 8006244:	460d      	mov	r5, r1
 8006246:	da12      	bge.n	800626e <scalbn+0x56>
 8006248:	a327      	add	r3, pc, #156	; (adr r3, 80062e8 <scalbn+0xd0>)
 800624a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624e:	f7fa f993 	bl	8000578 <__aeabi_dmul>
 8006252:	e009      	b.n	8006268 <scalbn+0x50>
 8006254:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006258:	428a      	cmp	r2, r1
 800625a:	d10c      	bne.n	8006276 <scalbn+0x5e>
 800625c:	ee10 2a10 	vmov	r2, s0
 8006260:	4620      	mov	r0, r4
 8006262:	4629      	mov	r1, r5
 8006264:	f7f9 ffd2 	bl	800020c <__adddf3>
 8006268:	4604      	mov	r4, r0
 800626a:	460d      	mov	r5, r1
 800626c:	e01c      	b.n	80062a8 <scalbn+0x90>
 800626e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006272:	460b      	mov	r3, r1
 8006274:	3a36      	subs	r2, #54	; 0x36
 8006276:	4432      	add	r2, r6
 8006278:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800627c:	428a      	cmp	r2, r1
 800627e:	dd0b      	ble.n	8006298 <scalbn+0x80>
 8006280:	ec45 4b11 	vmov	d1, r4, r5
 8006284:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80062f0 <scalbn+0xd8>
 8006288:	f000 f83c 	bl	8006304 <copysign>
 800628c:	a318      	add	r3, pc, #96	; (adr r3, 80062f0 <scalbn+0xd8>)
 800628e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006292:	ec51 0b10 	vmov	r0, r1, d0
 8006296:	e7da      	b.n	800624e <scalbn+0x36>
 8006298:	2a00      	cmp	r2, #0
 800629a:	dd08      	ble.n	80062ae <scalbn+0x96>
 800629c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80062a0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80062a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80062a8:	ec45 4b10 	vmov	d0, r4, r5
 80062ac:	bd70      	pop	{r4, r5, r6, pc}
 80062ae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80062b2:	da0d      	bge.n	80062d0 <scalbn+0xb8>
 80062b4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80062b8:	429e      	cmp	r6, r3
 80062ba:	ec45 4b11 	vmov	d1, r4, r5
 80062be:	dce1      	bgt.n	8006284 <scalbn+0x6c>
 80062c0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80062e8 <scalbn+0xd0>
 80062c4:	f000 f81e 	bl	8006304 <copysign>
 80062c8:	a307      	add	r3, pc, #28	; (adr r3, 80062e8 <scalbn+0xd0>)
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	e7e0      	b.n	8006292 <scalbn+0x7a>
 80062d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80062d4:	3236      	adds	r2, #54	; 0x36
 80062d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80062da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80062de:	4620      	mov	r0, r4
 80062e0:	4629      	mov	r1, r5
 80062e2:	2200      	movs	r2, #0
 80062e4:	4b06      	ldr	r3, [pc, #24]	; (8006300 <scalbn+0xe8>)
 80062e6:	e7b2      	b.n	800624e <scalbn+0x36>
 80062e8:	c2f8f359 	.word	0xc2f8f359
 80062ec:	01a56e1f 	.word	0x01a56e1f
 80062f0:	8800759c 	.word	0x8800759c
 80062f4:	7e37e43c 	.word	0x7e37e43c
 80062f8:	43500000 	.word	0x43500000
 80062fc:	ffff3cb0 	.word	0xffff3cb0
 8006300:	3c900000 	.word	0x3c900000

08006304 <copysign>:
 8006304:	ec51 0b10 	vmov	r0, r1, d0
 8006308:	ee11 0a90 	vmov	r0, s3
 800630c:	ee10 2a10 	vmov	r2, s0
 8006310:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006314:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006318:	ea41 0300 	orr.w	r3, r1, r0
 800631c:	ec43 2b10 	vmov	d0, r2, r3
 8006320:	4770      	bx	lr
	...

08006324 <_init>:
 8006324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006326:	bf00      	nop
 8006328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800632a:	bc08      	pop	{r3}
 800632c:	469e      	mov	lr, r3
 800632e:	4770      	bx	lr

08006330 <_fini>:
 8006330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006332:	bf00      	nop
 8006334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006336:	bc08      	pop	{r3}
 8006338:	469e      	mov	lr, r3
 800633a:	4770      	bx	lr
