
STM32_MES_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066c0  080001e0  080001e0  000101e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  080068a0  080068a0  000168a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fb0  08006fb0  00020260  2**0
                  CONTENTS
  4 .ARM          00000008  08006fb0  08006fb0  00016fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fb8  08006fb8  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fb8  08006fb8  00016fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fbc  08006fbc  00016fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  08006fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a5c  20000260  08007220  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cbc  08007220  00020cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018247  00000000  00000000  000202d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003371  00000000  00000000  0003851a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001570  00000000  00000000  0003b890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010b8  00000000  00000000  0003ce00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024abd  00000000  00000000  0003deb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a52a  00000000  00000000  00062975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e247f  00000000  00000000  0007ce9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d38  00000000  00000000  0015f320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00165058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000260 	.word	0x20000260
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006888 	.word	0x08006888

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000264 	.word	0x20000264
 800021c:	08006888 	.word	0x08006888

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr

08000244 <__aeabi_uldivmod>:
 8000244:	b953      	cbnz	r3, 800025c <__aeabi_uldivmod+0x18>
 8000246:	b94a      	cbnz	r2, 800025c <__aeabi_uldivmod+0x18>
 8000248:	2900      	cmp	r1, #0
 800024a:	bf08      	it	eq
 800024c:	2800      	cmpeq	r0, #0
 800024e:	bf1c      	itt	ne
 8000250:	f04f 31ff 	movne.w	r1, #4294967295
 8000254:	f04f 30ff 	movne.w	r0, #4294967295
 8000258:	f000 b970 	b.w	800053c <__aeabi_idiv0>
 800025c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000260:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	f8dd e004 	ldr.w	lr, [sp, #4]
 800026c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000270:	b004      	add	sp, #16
 8000272:	4770      	bx	lr

08000274 <__udivmoddi4>:
 8000274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000278:	9e08      	ldr	r6, [sp, #32]
 800027a:	460d      	mov	r5, r1
 800027c:	4604      	mov	r4, r0
 800027e:	460f      	mov	r7, r1
 8000280:	2b00      	cmp	r3, #0
 8000282:	d14a      	bne.n	800031a <__udivmoddi4+0xa6>
 8000284:	428a      	cmp	r2, r1
 8000286:	4694      	mov	ip, r2
 8000288:	d965      	bls.n	8000356 <__udivmoddi4+0xe2>
 800028a:	fab2 f382 	clz	r3, r2
 800028e:	b143      	cbz	r3, 80002a2 <__udivmoddi4+0x2e>
 8000290:	fa02 fc03 	lsl.w	ip, r2, r3
 8000294:	f1c3 0220 	rsb	r2, r3, #32
 8000298:	409f      	lsls	r7, r3
 800029a:	fa20 f202 	lsr.w	r2, r0, r2
 800029e:	4317      	orrs	r7, r2
 80002a0:	409c      	lsls	r4, r3
 80002a2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002a6:	fa1f f58c 	uxth.w	r5, ip
 80002aa:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ae:	0c22      	lsrs	r2, r4, #16
 80002b0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002b4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002b8:	fb01 f005 	mul.w	r0, r1, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d90a      	bls.n	80002d6 <__udivmoddi4+0x62>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002c8:	f080 811c 	bcs.w	8000504 <__udivmoddi4+0x290>
 80002cc:	4290      	cmp	r0, r2
 80002ce:	f240 8119 	bls.w	8000504 <__udivmoddi4+0x290>
 80002d2:	3902      	subs	r1, #2
 80002d4:	4462      	add	r2, ip
 80002d6:	1a12      	subs	r2, r2, r0
 80002d8:	b2a4      	uxth	r4, r4
 80002da:	fbb2 f0fe 	udiv	r0, r2, lr
 80002de:	fb0e 2210 	mls	r2, lr, r0, r2
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	fb00 f505 	mul.w	r5, r0, r5
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x90>
 80002ee:	eb1c 0404 	adds.w	r4, ip, r4
 80002f2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f6:	f080 8107 	bcs.w	8000508 <__udivmoddi4+0x294>
 80002fa:	42a5      	cmp	r5, r4
 80002fc:	f240 8104 	bls.w	8000508 <__udivmoddi4+0x294>
 8000300:	4464      	add	r4, ip
 8000302:	3802      	subs	r0, #2
 8000304:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000308:	1b64      	subs	r4, r4, r5
 800030a:	2100      	movs	r1, #0
 800030c:	b11e      	cbz	r6, 8000316 <__udivmoddi4+0xa2>
 800030e:	40dc      	lsrs	r4, r3
 8000310:	2300      	movs	r3, #0
 8000312:	e9c6 4300 	strd	r4, r3, [r6]
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	428b      	cmp	r3, r1
 800031c:	d908      	bls.n	8000330 <__udivmoddi4+0xbc>
 800031e:	2e00      	cmp	r6, #0
 8000320:	f000 80ed 	beq.w	80004fe <__udivmoddi4+0x28a>
 8000324:	2100      	movs	r1, #0
 8000326:	e9c6 0500 	strd	r0, r5, [r6]
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	d149      	bne.n	80003cc <__udivmoddi4+0x158>
 8000338:	42ab      	cmp	r3, r5
 800033a:	d302      	bcc.n	8000342 <__udivmoddi4+0xce>
 800033c:	4282      	cmp	r2, r0
 800033e:	f200 80f8 	bhi.w	8000532 <__udivmoddi4+0x2be>
 8000342:	1a84      	subs	r4, r0, r2
 8000344:	eb65 0203 	sbc.w	r2, r5, r3
 8000348:	2001      	movs	r0, #1
 800034a:	4617      	mov	r7, r2
 800034c:	2e00      	cmp	r6, #0
 800034e:	d0e2      	beq.n	8000316 <__udivmoddi4+0xa2>
 8000350:	e9c6 4700 	strd	r4, r7, [r6]
 8000354:	e7df      	b.n	8000316 <__udivmoddi4+0xa2>
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xe6>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f382 	clz	r3, r2
 800035e:	2b00      	cmp	r3, #0
 8000360:	f040 8090 	bne.w	8000484 <__udivmoddi4+0x210>
 8000364:	1a8a      	subs	r2, r1, r2
 8000366:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800036a:	fa1f fe8c 	uxth.w	lr, ip
 800036e:	2101      	movs	r1, #1
 8000370:	fbb2 f5f7 	udiv	r5, r2, r7
 8000374:	fb07 2015 	mls	r0, r7, r5, r2
 8000378:	0c22      	lsrs	r2, r4, #16
 800037a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800037e:	fb0e f005 	mul.w	r0, lr, r5
 8000382:	4290      	cmp	r0, r2
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x124>
 8000386:	eb1c 0202 	adds.w	r2, ip, r2
 800038a:	f105 38ff 	add.w	r8, r5, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x122>
 8000390:	4290      	cmp	r0, r2
 8000392:	f200 80cb 	bhi.w	800052c <__udivmoddi4+0x2b8>
 8000396:	4645      	mov	r5, r8
 8000398:	1a12      	subs	r2, r2, r0
 800039a:	b2a4      	uxth	r4, r4
 800039c:	fbb2 f0f7 	udiv	r0, r2, r7
 80003a0:	fb07 2210 	mls	r2, r7, r0, r2
 80003a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003a8:	fb0e fe00 	mul.w	lr, lr, r0
 80003ac:	45a6      	cmp	lr, r4
 80003ae:	d908      	bls.n	80003c2 <__udivmoddi4+0x14e>
 80003b0:	eb1c 0404 	adds.w	r4, ip, r4
 80003b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003b8:	d202      	bcs.n	80003c0 <__udivmoddi4+0x14c>
 80003ba:	45a6      	cmp	lr, r4
 80003bc:	f200 80bb 	bhi.w	8000536 <__udivmoddi4+0x2c2>
 80003c0:	4610      	mov	r0, r2
 80003c2:	eba4 040e 	sub.w	r4, r4, lr
 80003c6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ca:	e79f      	b.n	800030c <__udivmoddi4+0x98>
 80003cc:	f1c1 0720 	rsb	r7, r1, #32
 80003d0:	408b      	lsls	r3, r1
 80003d2:	fa22 fc07 	lsr.w	ip, r2, r7
 80003d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80003da:	fa05 f401 	lsl.w	r4, r5, r1
 80003de:	fa20 f307 	lsr.w	r3, r0, r7
 80003e2:	40fd      	lsrs	r5, r7
 80003e4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003e8:	4323      	orrs	r3, r4
 80003ea:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	fb09 5518 	mls	r5, r9, r8, r5
 80003f6:	0c1c      	lsrs	r4, r3, #16
 80003f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003fc:	fb08 f50e 	mul.w	r5, r8, lr
 8000400:	42a5      	cmp	r5, r4
 8000402:	fa02 f201 	lsl.w	r2, r2, r1
 8000406:	fa00 f001 	lsl.w	r0, r0, r1
 800040a:	d90b      	bls.n	8000424 <__udivmoddi4+0x1b0>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f108 3aff 	add.w	sl, r8, #4294967295
 8000414:	f080 8088 	bcs.w	8000528 <__udivmoddi4+0x2b4>
 8000418:	42a5      	cmp	r5, r4
 800041a:	f240 8085 	bls.w	8000528 <__udivmoddi4+0x2b4>
 800041e:	f1a8 0802 	sub.w	r8, r8, #2
 8000422:	4464      	add	r4, ip
 8000424:	1b64      	subs	r4, r4, r5
 8000426:	b29d      	uxth	r5, r3
 8000428:	fbb4 f3f9 	udiv	r3, r4, r9
 800042c:	fb09 4413 	mls	r4, r9, r3, r4
 8000430:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000434:	fb03 fe0e 	mul.w	lr, r3, lr
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x1da>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f103 35ff 	add.w	r5, r3, #4294967295
 8000444:	d26c      	bcs.n	8000520 <__udivmoddi4+0x2ac>
 8000446:	45a6      	cmp	lr, r4
 8000448:	d96a      	bls.n	8000520 <__udivmoddi4+0x2ac>
 800044a:	3b02      	subs	r3, #2
 800044c:	4464      	add	r4, ip
 800044e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000452:	fba3 9502 	umull	r9, r5, r3, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	42ac      	cmp	r4, r5
 800045c:	46c8      	mov	r8, r9
 800045e:	46ae      	mov	lr, r5
 8000460:	d356      	bcc.n	8000510 <__udivmoddi4+0x29c>
 8000462:	d053      	beq.n	800050c <__udivmoddi4+0x298>
 8000464:	b156      	cbz	r6, 800047c <__udivmoddi4+0x208>
 8000466:	ebb0 0208 	subs.w	r2, r0, r8
 800046a:	eb64 040e 	sbc.w	r4, r4, lr
 800046e:	fa04 f707 	lsl.w	r7, r4, r7
 8000472:	40ca      	lsrs	r2, r1
 8000474:	40cc      	lsrs	r4, r1
 8000476:	4317      	orrs	r7, r2
 8000478:	e9c6 7400 	strd	r7, r4, [r6]
 800047c:	4618      	mov	r0, r3
 800047e:	2100      	movs	r1, #0
 8000480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000484:	f1c3 0120 	rsb	r1, r3, #32
 8000488:	fa02 fc03 	lsl.w	ip, r2, r3
 800048c:	fa20 f201 	lsr.w	r2, r0, r1
 8000490:	fa25 f101 	lsr.w	r1, r5, r1
 8000494:	409d      	lsls	r5, r3
 8000496:	432a      	orrs	r2, r5
 8000498:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800049c:	fa1f fe8c 	uxth.w	lr, ip
 80004a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004a4:	fb07 1510 	mls	r5, r7, r0, r1
 80004a8:	0c11      	lsrs	r1, r2, #16
 80004aa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ae:	fb00 f50e 	mul.w	r5, r0, lr
 80004b2:	428d      	cmp	r5, r1
 80004b4:	fa04 f403 	lsl.w	r4, r4, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x258>
 80004ba:	eb1c 0101 	adds.w	r1, ip, r1
 80004be:	f100 38ff 	add.w	r8, r0, #4294967295
 80004c2:	d22f      	bcs.n	8000524 <__udivmoddi4+0x2b0>
 80004c4:	428d      	cmp	r5, r1
 80004c6:	d92d      	bls.n	8000524 <__udivmoddi4+0x2b0>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	1b49      	subs	r1, r1, r5
 80004ce:	b292      	uxth	r2, r2
 80004d0:	fbb1 f5f7 	udiv	r5, r1, r7
 80004d4:	fb07 1115 	mls	r1, r7, r5, r1
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	fb05 f10e 	mul.w	r1, r5, lr
 80004e0:	4291      	cmp	r1, r2
 80004e2:	d908      	bls.n	80004f6 <__udivmoddi4+0x282>
 80004e4:	eb1c 0202 	adds.w	r2, ip, r2
 80004e8:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ec:	d216      	bcs.n	800051c <__udivmoddi4+0x2a8>
 80004ee:	4291      	cmp	r1, r2
 80004f0:	d914      	bls.n	800051c <__udivmoddi4+0x2a8>
 80004f2:	3d02      	subs	r5, #2
 80004f4:	4462      	add	r2, ip
 80004f6:	1a52      	subs	r2, r2, r1
 80004f8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004fc:	e738      	b.n	8000370 <__udivmoddi4+0xfc>
 80004fe:	4631      	mov	r1, r6
 8000500:	4630      	mov	r0, r6
 8000502:	e708      	b.n	8000316 <__udivmoddi4+0xa2>
 8000504:	4639      	mov	r1, r7
 8000506:	e6e6      	b.n	80002d6 <__udivmoddi4+0x62>
 8000508:	4610      	mov	r0, r2
 800050a:	e6fb      	b.n	8000304 <__udivmoddi4+0x90>
 800050c:	4548      	cmp	r0, r9
 800050e:	d2a9      	bcs.n	8000464 <__udivmoddi4+0x1f0>
 8000510:	ebb9 0802 	subs.w	r8, r9, r2
 8000514:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000518:	3b01      	subs	r3, #1
 800051a:	e7a3      	b.n	8000464 <__udivmoddi4+0x1f0>
 800051c:	4645      	mov	r5, r8
 800051e:	e7ea      	b.n	80004f6 <__udivmoddi4+0x282>
 8000520:	462b      	mov	r3, r5
 8000522:	e794      	b.n	800044e <__udivmoddi4+0x1da>
 8000524:	4640      	mov	r0, r8
 8000526:	e7d1      	b.n	80004cc <__udivmoddi4+0x258>
 8000528:	46d0      	mov	r8, sl
 800052a:	e77b      	b.n	8000424 <__udivmoddi4+0x1b0>
 800052c:	3d02      	subs	r5, #2
 800052e:	4462      	add	r2, ip
 8000530:	e732      	b.n	8000398 <__udivmoddi4+0x124>
 8000532:	4608      	mov	r0, r1
 8000534:	e70a      	b.n	800034c <__udivmoddi4+0xd8>
 8000536:	4464      	add	r4, ip
 8000538:	3802      	subs	r0, #2
 800053a:	e742      	b.n	80003c2 <__udivmoddi4+0x14e>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000540:	b480      	push	{r7}
 8000542:	b085      	sub	sp, #20
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 800054a:	2300      	movs	r3, #0
 800054c:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 8000552:	683a      	ldr	r2, [r7, #0]
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	4413      	add	r3, r2
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	6879      	ldr	r1, [r7, #4]
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	440b      	add	r3, r1
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	429a      	cmp	r2, r3
 8000564:	d114      	bne.n	8000590 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 8000566:	2301      	movs	r3, #1
 8000568:	60bb      	str	r3, [r7, #8]
		i++;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	3301      	adds	r3, #1
 800056e:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 8000570:	e00e      	b.n	8000590 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 8000572:	683a      	ldr	r2, [r7, #0]
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	4413      	add	r3, r2
 8000578:	781a      	ldrb	r2, [r3, #0]
 800057a:	6879      	ldr	r1, [r7, #4]
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	440b      	add	r3, r1
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	429a      	cmp	r2, r3
 8000584:	d001      	beq.n	800058a <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
		}
		i++;
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	3301      	adds	r3, #1
 800058e:	60fb      	str	r3, [r7, #12]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d11a      	bne.n	80005cc <ConsoleCommandMatch+0x8c>
	while ( ( 1u == result ) &&
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	2b09      	cmp	r3, #9
 800059a:	d817      	bhi.n	80005cc <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	4413      	add	r3, r2
 80005a2:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005a4:	2b20      	cmp	r3, #32
 80005a6:	d011      	beq.n	80005cc <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005a8:	683a      	ldr	r2, [r7, #0]
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	4413      	add	r3, r2
 80005ae:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005b0:	2b0a      	cmp	r3, #10
 80005b2:	d00b      	beq.n	80005cc <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	4413      	add	r3, r2
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b0d      	cmp	r3, #13
 80005be:	d005      	beq.n	80005cc <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 80005c0:	683a      	ldr	r2, [r7, #0]
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	4413      	add	r3, r2
 80005c6:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d1d2      	bne.n	8000572 <ConsoleCommandMatch+0x32>
	}

	return result;
 80005cc:	68bb      	ldr	r3, [r7, #8]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 80005da:	b480      	push	{r7}
 80005dc:	b087      	sub	sp, #28
 80005de:	af00      	add	r7, sp, #0
 80005e0:	60f8      	str	r0, [r7, #12]
 80005e2:	60b9      	str	r1, [r7, #8]
 80005e4:	607a      	str	r2, [r7, #4]
	uint32_t remaining = (filledLength - usedSoFar);
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	1ad3      	subs	r3, r2, r3
 80005ec:	613b      	str	r3, [r7, #16]
	uint32_t i = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 80005f2:	e00d      	b.n	8000610 <ConsoleResetBuffer+0x36>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 80005f4:	68fa      	ldr	r2, [r7, #12]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	441a      	add	r2, r3
 80005fa:	68f9      	ldr	r1, [r7, #12]
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	440b      	add	r3, r1
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	701a      	strb	r2, [r3, #0]
		i++;
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	3301      	adds	r3, #1
 8000608:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	3301      	adds	r3, #1
 800060e:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	429a      	cmp	r2, r3
 8000616:	d3ed      	bcc.n	80005f4 <ConsoleResetBuffer+0x1a>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000618:	e007      	b.n	800062a <ConsoleResetBuffer+0x50>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	4413      	add	r3, r2
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	3301      	adds	r3, #1
 8000628:	617b      	str	r3, [r7, #20]
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	2bff      	cmp	r3, #255	; 0xff
 800062e:	d9f4      	bls.n	800061a <ConsoleResetBuffer+0x40>
	}
	return remaining;
 8000630:	693b      	ldr	r3, [r7, #16]
}
 8000632:	4618      	mov	r0, r3
 8000634:	371c      	adds	r7, #28
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 800063e:	b480      	push	{r7}
 8000640:	b085      	sub	sp, #20
 8000642:	af00      	add	r7, sp, #0
 8000644:	6078      	str	r0, [r7, #4]
 8000646:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 800064c:	f04f 33ff 	mov.w	r3, #4294967295
 8000650:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 8000652:	e002      	b.n	800065a <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	3301      	adds	r3, #1
 8000658:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	4413      	add	r3, r2
 8000660:	781b      	ldrb	r3, [r3, #0]
			&& ( i < filledLength ) )
 8000662:	2b0d      	cmp	r3, #13
 8000664:	d009      	beq.n	800067a <ConsoleCommandEndline+0x3c>
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	4413      	add	r3, r2
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b0a      	cmp	r3, #10
 8000670:	d003      	beq.n	800067a <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	429a      	cmp	r2, r3
 8000678:	d3ec      	bcc.n	8000654 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	429a      	cmp	r2, r3
 8000680:	d201      	bcs.n	8000686 <ConsoleCommandEndline+0x48>
	{
		result = i;
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	60bb      	str	r3, [r7, #8]
	}
	return result;
 8000686:	68bb      	ldr	r3, [r7, #8]
}
 8000688:	4618      	mov	r0, r3
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
	uint32_t i;

	ConsoleIoInit();
 800069a:	f000 fd17 	bl	80010cc <ConsoleIoInit>
	ConsoleIoSendString("Welcome to Sandeep's console.");
 800069e:	480f      	ldr	r0, [pc, #60]	; (80006dc <ConsoleInit+0x48>)
 80006a0:	f000 fd92 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006a4:	480e      	ldr	r0, [pc, #56]	; (80006e0 <ConsoleInit+0x4c>)
 80006a6:	f000 fd8f 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 80006aa:	480e      	ldr	r0, [pc, #56]	; (80006e4 <ConsoleInit+0x50>)
 80006ac:	f000 fd8c 	bl	80011c8 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 80006b0:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <ConsoleInit+0x54>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 80006b6:	2300      	movs	r3, #0
 80006b8:	607b      	str	r3, [r7, #4]
 80006ba:	e007      	b.n	80006cc <ConsoleInit+0x38>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 80006bc:	4a0b      	ldr	r2, [pc, #44]	; (80006ec <ConsoleInit+0x58>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4413      	add	r3, r2
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	3301      	adds	r3, #1
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2bff      	cmp	r3, #255	; 0xff
 80006d0:	d9f4      	bls.n	80006bc <ConsoleInit+0x28>
	}

}
 80006d2:	bf00      	nop
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	080068a0 	.word	0x080068a0
 80006e0:	080068c0 	.word	0x080068c0
 80006e4:	080068c4 	.word	0x080068c4
 80006e8:	2000037c 	.word	0x2000037c
 80006ec:	2000027c 	.word	0x2000027c

080006f0 <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 80006f6:	4b54      	ldr	r3, [pc, #336]	; (8000848 <ConsoleProcess+0x158>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a54      	ldr	r2, [pc, #336]	; (800084c <ConsoleProcess+0x15c>)
 80006fc:	1898      	adds	r0, r3, r2
 80006fe:	4b52      	ldr	r3, [pc, #328]	; (8000848 <ConsoleProcess+0x158>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8000706:	463a      	mov	r2, r7
 8000708:	4619      	mov	r1, r3
 800070a:	f000 fd29 	bl	8001160 <ConsoleIoReceive>
	if ( received > 0u || mReceiveBufferNeedsChecking)
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d104      	bne.n	800071e <ConsoleProcess+0x2e>
 8000714:	4b4e      	ldr	r3, [pc, #312]	; (8000850 <ConsoleProcess+0x160>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	f000 8091 	beq.w	8000840 <ConsoleProcess+0x150>
	{
		mReceiveBufferNeedsChecking = false;
 800071e:	4b4c      	ldr	r3, [pc, #304]	; (8000850 <ConsoleProcess+0x160>)
 8000720:	2200      	movs	r2, #0
 8000722:	701a      	strb	r2, [r3, #0]
		mReceivedSoFar += received;
 8000724:	4b48      	ldr	r3, [pc, #288]	; (8000848 <ConsoleProcess+0x158>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	4413      	add	r3, r2
 800072c:	4a46      	ldr	r2, [pc, #280]	; (8000848 <ConsoleProcess+0x158>)
 800072e:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000730:	4b45      	ldr	r3, [pc, #276]	; (8000848 <ConsoleProcess+0x158>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4619      	mov	r1, r3
 8000736:	4845      	ldr	r0, [pc, #276]	; (800084c <ConsoleProcess+0x15c>)
 8000738:	f7ff ff81 	bl	800063e <ConsoleCommandEndline>
 800073c:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2b00      	cmp	r3, #0
 8000742:	db7d      	blt.n	8000840 <ConsoleProcess+0x150>
		{
			commandTable = ConsoleCommandsGetTable();
 8000744:	f000 fcb8 	bl	80010b8 <ConsoleCommandsGetTable>
 8000748:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 800074e:	f04f 33ff 	mov.w	r3, #4294967295
 8000752:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 8000754:	e03d      	b.n	80007d2 <ConsoleProcess+0xe2>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 8000756:	697a      	ldr	r2, [r7, #20]
 8000758:	4613      	mov	r3, r2
 800075a:	00db      	lsls	r3, r3, #3
 800075c:	4413      	add	r3, r2
 800075e:	00db      	lsls	r3, r3, #3
 8000760:	461a      	mov	r2, r3
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	4413      	add	r3, r2
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4938      	ldr	r1, [pc, #224]	; (800084c <ConsoleProcess+0x15c>)
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff fee8 	bl	8000540 <ConsoleCommandMatch>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d02a      	beq.n	80007cc <ConsoleProcess+0xdc>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 8000776:	697a      	ldr	r2, [r7, #20]
 8000778:	4613      	mov	r3, r2
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	4413      	add	r3, r2
 800077e:	00db      	lsls	r3, r3, #3
 8000780:	461a      	mov	r2, r3
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	4413      	add	r3, r2
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	4830      	ldr	r0, [pc, #192]	; (800084c <ConsoleProcess+0x15c>)
 800078a:	4798      	blx	r3
 800078c:	4603      	mov	r3, r0
 800078e:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d017      	beq.n	80007c6 <ConsoleProcess+0xd6>
					{
						ConsoleIoSendString("Error: ");
 8000796:	482f      	ldr	r0, [pc, #188]	; (8000854 <ConsoleProcess+0x164>)
 8000798:	f000 fd16 	bl	80011c8 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 800079c:	482b      	ldr	r0, [pc, #172]	; (800084c <ConsoleProcess+0x15c>)
 800079e:	f000 fd13 	bl	80011c8 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007a2:	482d      	ldr	r0, [pc, #180]	; (8000858 <ConsoleProcess+0x168>)
 80007a4:	f000 fd10 	bl	80011c8 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 80007a8:	697a      	ldr	r2, [r7, #20]
 80007aa:	4613      	mov	r3, r2
 80007ac:	00db      	lsls	r3, r3, #3
 80007ae:	4413      	add	r3, r2
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	461a      	mov	r2, r3
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	4413      	add	r3, r2
 80007b8:	3308      	adds	r3, #8
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fd04 	bl	80011c8 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 80007c0:	4826      	ldr	r0, [pc, #152]	; (800085c <ConsoleProcess+0x16c>)
 80007c2:	f000 fd01 	bl	80011c8 <ConsoleIoSendString>

					}
					found = cmdIndex;
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	613b      	str	r3, [r7, #16]
 80007ca:	e002      	b.n	80007d2 <ConsoleProcess+0xe2>
				}
				else
				{
					cmdIndex++;
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	3301      	adds	r3, #1
 80007d0:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 80007d2:	697a      	ldr	r2, [r7, #20]
 80007d4:	4613      	mov	r3, r2
 80007d6:	00db      	lsls	r3, r3, #3
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	461a      	mov	r2, r3
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	4413      	add	r3, r2
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d003      	beq.n	80007f0 <ConsoleProcess+0x100>
 80007e8:	693b      	ldr	r3, [r7, #16]
 80007ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007ee:	d0b2      	beq.n	8000756 <ConsoleProcess+0x66>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d00d      	beq.n	8000812 <ConsoleProcess+0x122>
 80007f6:	693b      	ldr	r3, [r7, #16]
 80007f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007fc:	d109      	bne.n	8000812 <ConsoleProcess+0x122>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <ConsoleProcess+0x158>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b02      	cmp	r3, #2
 8000804:	d905      	bls.n	8000812 <ConsoleProcess+0x122>
				{
					ConsoleIoSendString("Command not found.");
 8000806:	4816      	ldr	r0, [pc, #88]	; (8000860 <ConsoleProcess+0x170>)
 8000808:	f000 fcde 	bl	80011c8 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 800080c:	4813      	ldr	r0, [pc, #76]	; (800085c <ConsoleProcess+0x16c>)
 800080e:	f000 fcdb 	bl	80011c8 <ConsoleIoSendString>
				}
			}
			//reset the buffer by moving over any leftovers and nulling the rest
			// clear up to and including the found end line character
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline + 1);
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <ConsoleProcess+0x158>)
 8000814:	6819      	ldr	r1, [r3, #0]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3301      	adds	r3, #1
 800081a:	461a      	mov	r2, r3
 800081c:	480b      	ldr	r0, [pc, #44]	; (800084c <ConsoleProcess+0x15c>)
 800081e:	f7ff fedc 	bl	80005da <ConsoleResetBuffer>
 8000822:	4603      	mov	r3, r0
 8000824:	4a08      	ldr	r2, [pc, #32]	; (8000848 <ConsoleProcess+0x158>)
 8000826:	6013      	str	r3, [r2, #0]
			mReceiveBufferNeedsChecking = mReceivedSoFar > 0 ? true : false;
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <ConsoleProcess+0x158>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	bf14      	ite	ne
 8000830:	2301      	movne	r3, #1
 8000832:	2300      	moveq	r3, #0
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <ConsoleProcess+0x160>)
 8000838:	701a      	strb	r2, [r3, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 800083a:	480a      	ldr	r0, [pc, #40]	; (8000864 <ConsoleProcess+0x174>)
 800083c:	f000 fcc4 	bl	80011c8 <ConsoleIoSendString>
		}
	}
}
 8000840:	bf00      	nop
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	2000037c 	.word	0x2000037c
 800084c:	2000027c 	.word	0x2000027c
 8000850:	20000380 	.word	0x20000380
 8000854:	080068c8 	.word	0x080068c8
 8000858:	080068d0 	.word	0x080068d0
 800085c:	080068c0 	.word	0x080068c0
 8000860:	080068d8 	.word	0x080068d8
 8000864:	080068c4 	.word	0x080068c4

08000868 <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 8000868:	b480      	push	{r7}
 800086a:	b089      	sub	sp, #36	; 0x24
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	460b      	mov	r3, r1
 8000872:	607a      	str	r2, [r7, #4]
 8000874:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 800087e:	2300      	movs	r3, #0
 8000880:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 8000882:	e00b      	b.n	800089c <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b20      	cmp	r3, #32
 800088e:	d102      	bne.n	8000896 <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 8000890:	69bb      	ldr	r3, [r7, #24]
 8000892:	3301      	adds	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3301      	adds	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 800089c:	7afb      	ldrb	r3, [r7, #11]
 800089e:	69ba      	ldr	r2, [r7, #24]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d002      	beq.n	80008aa <ConsoleParamFindN+0x42>
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	2bff      	cmp	r3, #255	; 0xff
 80008a8:	d9ec      	bls.n	8000884 <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008b0:	d102      	bne.n	80008b8 <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 80008b2:	2310      	movs	r3, #16
 80008b4:	75fb      	strb	r3, [r7, #23]
 80008b6:	e002      	b.n	80008be <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	69fa      	ldr	r2, [r7, #28]
 80008bc:	601a      	str	r2, [r3, #0]
	}
	return result;
 80008be:	7dfb      	ldrb	r3, [r7, #23]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3724      	adds	r7, #36	; 0x24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	; 0x28
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	460b      	mov	r3, r1
 80008d6:	607a      	str	r2, [r7, #4]
 80008d8:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80008de:	f107 021c 	add.w	r2, r7, #28
 80008e2:	7afb      	ldrb	r3, [r7, #11]
 80008e4:	4619      	mov	r1, r3
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffbe 	bl	8000868 <ConsoleParamFindN>
 80008ec:	4603      	mov	r3, r0
 80008ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 80008f6:	69fa      	ldr	r2, [r7, #28]
 80008f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008fa:	4413      	add	r3, r2
 80008fc:	68fa      	ldr	r2, [r7, #12]
 80008fe:	4413      	add	r3, r2
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000906:	e011      	b.n	800092c <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 8000908:	f107 0214 	add.w	r2, r7, #20
 800090c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800090e:	4413      	add	r3, r2
 8000910:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000914:	701a      	strb	r2, [r3, #0]
		i++;
 8000916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000918:	3301      	adds	r3, #1
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 800091c:	69fa      	ldr	r2, [r7, #28]
 800091e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000920:	4413      	add	r3, r2
 8000922:	68fa      	ldr	r2, [r7, #12]
 8000924:	4413      	add	r3, r2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		&& ( i < INT16_MAX_STR_LENGTH ) )
 800092c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000930:	2b0a      	cmp	r3, #10
 8000932:	d00a      	beq.n	800094a <ConsoleReceiveParamInt16+0x7e>
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000934:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000938:	2b0d      	cmp	r3, #13
 800093a:	d006      	beq.n	800094a <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 800093c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000940:	2b20      	cmp	r3, #32
 8000942:	d002      	beq.n	800094a <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 8000944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000946:	2b07      	cmp	r3, #7
 8000948:	d9de      	bls.n	8000908 <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 800094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094c:	2b08      	cmp	r3, #8
 800094e:	d102      	bne.n	8000956 <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 8000950:	2310      	movs	r3, #16
 8000952:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 8000956:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800095a:	2b00      	cmp	r3, #0
 800095c:	d10e      	bne.n	800097c <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 800095e:	f107 0214 	add.w	r2, r7, #20
 8000962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000964:	4413      	add	r3, r2
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4618      	mov	r0, r3
 8000970:	f005 feba 	bl	80066e8 <atoi>
 8000974:	4603      	mov	r3, r0
 8000976:	b21a      	sxth	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	801a      	strh	r2, [r3, #0]
	}
	return result;
 800097c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8000980:	4618      	mov	r0, r3
 8000982:	3728      	adds	r7, #40	; 0x28
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <ConsoleReceiveString>:
// ConsoleReceiveString
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveString(const char * buffer, const uint8_t parameterNumber, char* parameterString)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08e      	sub	sp, #56	; 0x38
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	460b      	mov	r3, r1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t i;
	uint32_t j=0;
 800099a:	2300      	movs	r3, #0
 800099c:	633b      	str	r3, [r7, #48]	; 0x30
	eCommandResult_T result;
	char charVal;
	char str[STRING_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 800099e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80009a2:	7afb      	ldrb	r3, [r7, #11]
 80009a4:	4619      	mov	r1, r3
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f7ff ff5e 	bl	8000868 <ConsoleParamFindN>
 80009ac:	4603      	mov	r3, r0
 80009ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	i = 0;
 80009b2:	2300      	movs	r3, #0
 80009b4:	637b      	str	r3, [r7, #52]	; 0x34
	charVal = buffer[startIndex + i];
 80009b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80009b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009ba:	4413      	add	r3, r2
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	4413      	add	r3, r2
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 80009c6:	e011      	b.n	80009ec <ConsoleReceiveString+0x64>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < STRING_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 80009c8:	f107 0214 	add.w	r2, r7, #20
 80009cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009ce:	4413      	add	r3, r2
 80009d0:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80009d4:	701a      	strb	r2, [r3, #0]
		i++;
 80009d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009d8:	3301      	adds	r3, #1
 80009da:	637b      	str	r3, [r7, #52]	; 0x34
		charVal = buffer[startIndex + i];
 80009dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80009de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009e0:	4413      	add	r3, r2
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	4413      	add	r3, r2
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		&& ( i < STRING_MAX_STR_LENGTH ) )
 80009ec:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009f0:	2b0a      	cmp	r3, #10
 80009f2:	d00a      	beq.n	8000a0a <ConsoleReceiveString+0x82>
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 80009f4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009f8:	2b0d      	cmp	r3, #13
 80009fa:	d006      	beq.n	8000a0a <ConsoleReceiveString+0x82>
			&& ( PARAMETER_SEPARATER != charVal )
 80009fc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a00:	2b20      	cmp	r3, #32
 8000a02:	d002      	beq.n	8000a0a <ConsoleReceiveString+0x82>
		&& ( i < STRING_MAX_STR_LENGTH ) )
 8000a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a06:	2b13      	cmp	r3, #19
 8000a08:	d9de      	bls.n	80009c8 <ConsoleReceiveString+0x40>
	}
	if ( i == STRING_MAX_STR_LENGTH)
 8000a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a0c:	2b14      	cmp	r3, #20
 8000a0e:	d102      	bne.n	8000a16 <ConsoleReceiveString+0x8e>
	{
		result = COMMAND_PARAMETER_ERROR;
 8000a10:	2310      	movs	r3, #16
 8000a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}
	if ( COMMAND_SUCCESS == result )
 8000a16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d11e      	bne.n	8000a5c <ConsoleReceiveString+0xd4>
	{
		str[i] = NULL_CHAR;
 8000a1e:	f107 0214 	add.w	r2, r7, #20
 8000a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a24:	4413      	add	r3, r2
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
		while(str[j] != NULL_CHAR)
 8000a2a:	e00b      	b.n	8000a44 <ConsoleReceiveString+0xbc>
		{
			parameterString[j] = str[j];
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a30:	4413      	add	r3, r2
 8000a32:	f107 0114 	add.w	r1, r7, #20
 8000a36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000a38:	440a      	add	r2, r1
 8000a3a:	7812      	ldrb	r2, [r2, #0]
 8000a3c:	701a      	strb	r2, [r3, #0]
			j++;
 8000a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a40:	3301      	adds	r3, #1
 8000a42:	633b      	str	r3, [r7, #48]	; 0x30
		while(str[j] != NULL_CHAR)
 8000a44:	f107 0214 	add.w	r2, r7, #20
 8000a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4a:	4413      	add	r3, r2
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1ec      	bne.n	8000a2c <ConsoleReceiveString+0xa4>
		}
		parameterString[j] = NULL_CHAR;
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	4413      	add	r3, r2
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
	}
	return result;
 8000a5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3738      	adds	r7, #56	; 0x38
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	460b      	mov	r3, r1
 8000a72:	607a      	str	r2, [r7, #4]
 8000a74:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000a7e:	f107 0218 	add.w	r2, r7, #24
 8000a82:	7afb      	ldrb	r3, [r7, #11]
 8000a84:	4619      	mov	r1, r3
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f7ff feee 	bl	8000868 <ConsoleParamFindN>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 8000a90:	7ffb      	ldrb	r3, [r7, #31]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d12c      	bne.n	8000af0 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a96:	2300      	movs	r3, #0
 8000a98:	623b      	str	r3, [r7, #32]
 8000a9a:	e01e      	b.n	8000ada <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 8000a9c:	7ffb      	ldrb	r3, [r7, #31]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10d      	bne.n	8000abe <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	6a3b      	ldr	r3, [r7, #32]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	68fa      	ldr	r2, [r7, #12]
 8000aaa:	4413      	add	r3, r2
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	f107 0217 	add.w	r2, r7, #23
 8000ab2:	4611      	mov	r1, r2
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 f8c5 	bl	8000c44 <ConsoleUtilHexCharToInt>
 8000aba:	4603      	mov	r3, r0
 8000abc:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000abe:	7ffb      	ldrb	r3, [r7, #31]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d107      	bne.n	8000ad4 <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000ac4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ac6:	011b      	lsls	r3, r3, #4
 8000ac8:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000aca:	7dfb      	ldrb	r3, [r7, #23]
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ad0:	4413      	add	r3, r2
 8000ad2:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000ad4:	6a3b      	ldr	r3, [r7, #32]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	623b      	str	r3, [r7, #32]
 8000ada:	6a3b      	ldr	r3, [r7, #32]
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d9dd      	bls.n	8000a9c <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000ae0:	7ffb      	ldrb	r3, [r7, #31]
 8000ae2:	2b11      	cmp	r3, #17
 8000ae4:	d101      	bne.n	8000aea <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000aee:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000af0:	7ffb      	ldrb	r3, [r7, #31]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3728      	adds	r7, #40	; 0x28
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b086      	sub	sp, #24
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	4603      	mov	r3, r0
 8000b02:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000b04:	2300      	movs	r3, #0
 8000b06:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000b08:	2300      	movs	r3, #0
 8000b0a:	617b      	str	r3, [r7, #20]
 8000b0c:	e01b      	b.n	8000b46 <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000b0e:	7cfb      	ldrb	r3, [r7, #19]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d115      	bne.n	8000b40 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000b14:	88fa      	ldrh	r2, [r7, #6]
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	f1c3 0303 	rsb	r3, r3, #3
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	fa42 f303 	asr.w	r3, r2, r3
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	f003 030f 	and.w	r3, r3, #15
 8000b28:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000b2a:	f107 020c 	add.w	r2, r7, #12
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	441a      	add	r2, r3
 8000b32:	7cbb      	ldrb	r3, [r7, #18]
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 f8c5 	bl	8000cc6 <ConsoleUtilsIntToHexChar>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	d9e0      	bls.n	8000b0e <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000b4c:	f107 020c 	add.w	r2, r7, #12
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	4413      	add	r3, r2
 8000b54:	2200      	movs	r2, #0
 8000b56:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000b58:	f107 030c 	add.w	r3, r7, #12
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 fb33 	bl	80011c8 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000b62:	2300      	movs	r3, #0
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3718      	adds	r7, #24
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <smallItoa>:
#if CONSOLE_USE_BUILTIN_ITOA
#define itoa smallItoa
// The C library itoa is sometimes a complicated function and the library costs aren't worth it
// so this is implements the parts of the function needed for console.
static void smallItoa(int in, char* outBuffer, int radix)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b089      	sub	sp, #36	; 0x24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
	bool isNegative = false;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	77fb      	strb	r3, [r7, #31]
	int tmpIn;
	int stringLen = 1u; // it will be at least as long as the NULL character
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]

	if (in < 0) {
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	da07      	bge.n	8000b96 <smallItoa+0x2a>
		isNegative = true;
 8000b86:	2301      	movs	r3, #1
 8000b88:	77fb      	strb	r3, [r7, #31]
		in = -in;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	425b      	negs	r3, r3
 8000b8e:	60fb      	str	r3, [r7, #12]
		stringLen++;
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	3301      	adds	r3, #1
 8000b94:	617b      	str	r3, [r7, #20]
	}

	tmpIn = in;
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	61bb      	str	r3, [r7, #24]
	while ((int)tmpIn/radix != 0) {
 8000b9a:	e007      	b.n	8000bac <smallItoa+0x40>
		tmpIn = (int)tmpIn/radix;
 8000b9c:	69ba      	ldr	r2, [r7, #24]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ba4:	61bb      	str	r3, [r7, #24]
		stringLen++;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
	while ((int)tmpIn/radix != 0) {
 8000bac:	69ba      	ldr	r2, [r7, #24]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1f1      	bne.n	8000b9c <smallItoa+0x30>
	}
    
    // Now fill it in backwards, starting with the NULL at the end
    *(outBuffer + stringLen) = NULL_CHAR;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	68ba      	ldr	r2, [r7, #8]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
    stringLen--;
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	3b01      	subs	r3, #1
 8000bc6:	617b      	str	r3, [r7, #20]

	tmpIn = in;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	61bb      	str	r3, [r7, #24]
	do {
		*(outBuffer+stringLen) = (tmpIn%radix)+'0';
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	fb93 f2f2 	sdiv	r2, r3, r2
 8000bd4:	6879      	ldr	r1, [r7, #4]
 8000bd6:	fb01 f202 	mul.w	r2, r1, r2
 8000bda:	1a9b      	subs	r3, r3, r2
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	68b9      	ldr	r1, [r7, #8]
 8000be2:	440b      	add	r3, r1
 8000be4:	3230      	adds	r2, #48	; 0x30
 8000be6:	b2d2      	uxtb	r2, r2
 8000be8:	701a      	strb	r2, [r3, #0]
		tmpIn = (int) tmpIn / radix;
 8000bea:	69ba      	ldr	r2, [r7, #24]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bf2:	61bb      	str	r3, [r7, #24]
	} while(stringLen--);
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	1e5a      	subs	r2, r3, #1
 8000bf8:	617a      	str	r2, [r7, #20]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1e6      	bne.n	8000bcc <smallItoa+0x60>

	if (isNegative) {
 8000bfe:	7ffb      	ldrb	r3, [r7, #31]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d002      	beq.n	8000c0a <smallItoa+0x9e>
		*(outBuffer) = '-';
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	222d      	movs	r2, #45	; 0x2d
 8000c08:	701a      	strb	r2, [r3, #0]
	}
}
 8000c0a:	bf00      	nop
 8000c0c:	3724      	adds	r7, #36	; 0x24
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b084      	sub	sp, #16
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	itoa (parameterInt, out, 10);
 8000c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c24:	f107 0108 	add.w	r1, r7, #8
 8000c28:	220a      	movs	r2, #10
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff ff9e 	bl	8000b6c <smallItoa>
	ConsoleIoSendString(out);
 8000c30:	f107 0308 	add.w	r3, r7, #8
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fac7 	bl	80011c8 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <ConsoleUtilHexCharToInt>:
	return COMMAND_SUCCESS;
}
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	6039      	str	r1, [r7, #0]
 8000c4e:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000c50:	2300      	movs	r3, #0
 8000c52:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	2b2f      	cmp	r3, #47	; 0x2f
 8000c58:	d908      	bls.n	8000c6c <ConsoleUtilHexCharToInt+0x28>
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	2b39      	cmp	r3, #57	; 0x39
 8000c5e:	d805      	bhi.n	8000c6c <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	3b30      	subs	r3, #48	; 0x30
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	701a      	strb	r2, [r3, #0]
 8000c6a:	e025      	b.n	8000cb8 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b40      	cmp	r3, #64	; 0x40
 8000c70:	d908      	bls.n	8000c84 <ConsoleUtilHexCharToInt+0x40>
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	2b46      	cmp	r3, #70	; 0x46
 8000c76:	d805      	bhi.n	8000c84 <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	3b37      	subs	r3, #55	; 0x37
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	701a      	strb	r2, [r3, #0]
 8000c82:	e019      	b.n	8000cb8 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b60      	cmp	r3, #96	; 0x60
 8000c88:	d908      	bls.n	8000c9c <ConsoleUtilHexCharToInt+0x58>
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	2b66      	cmp	r3, #102	; 0x66
 8000c8e:	d805      	bhi.n	8000c9c <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	3b57      	subs	r3, #87	; 0x57
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	701a      	strb	r2, [r3, #0]
 8000c9a:	e00d      	b.n	8000cb8 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	2b0a      	cmp	r3, #10
 8000ca0:	d105      	bne.n	8000cae <ConsoleUtilHexCharToInt+0x6a>
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	2b0d      	cmp	r3, #13
 8000ca6:	d102      	bne.n	8000cae <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2b20      	cmp	r3, #32
 8000cac:	d102      	bne.n	8000cb4 <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000cae:	2311      	movs	r3, #17
 8000cb0:	73fb      	strb	r3, [r7, #15]
 8000cb2:	e001      	b.n	8000cb8 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000cb4:	2310      	movs	r3, #16
 8000cb6:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr

08000cc6 <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b085      	sub	sp, #20
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	4603      	mov	r3, r0
 8000cce:	6039      	str	r1, [r7, #0]
 8000cd0:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b09      	cmp	r3, #9
 8000cda:	d805      	bhi.n	8000ce8 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	3330      	adds	r3, #48	; 0x30
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	701a      	strb	r2, [r3, #0]
 8000ce6:	e00d      	b.n	8000d04 <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	2b09      	cmp	r3, #9
 8000cec:	d908      	bls.n	8000d00 <ConsoleUtilsIntToHexChar+0x3a>
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	2b0f      	cmp	r3, #15
 8000cf2:	d805      	bhi.n	8000d00 <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	3337      	adds	r3, #55	; 0x37
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	701a      	strb	r2, [r3, #0]
 8000cfe:	e001      	b.n	8000d04 <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000d00:	2310      	movs	r3, #16
 8000d02:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <ConsoleCommandComment>:
	{"buts",&ConsoleCommandButtonState, HELP("Prints the present state of the Blue user button")},
	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000d12:	b480      	push	{r7}
 8000d14:	b083      	sub	sp, #12
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000d1a:	2300      	movs	r3, #0
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d30:	2300      	movs	r3, #0
 8000d32:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000d34:	230e      	movs	r3, #14
 8000d36:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	e01e      	b.n	8000d7c <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000d3e:	4914      	ldr	r1, [pc, #80]	; (8000d90 <ConsoleCommandHelp+0x68>)
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	4613      	mov	r3, r2
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	4413      	add	r3, r2
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	440b      	add	r3, r1
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fa3a 	bl	80011c8 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000d54:	480f      	ldr	r0, [pc, #60]	; (8000d94 <ConsoleCommandHelp+0x6c>)
 8000d56:	f000 fa37 	bl	80011c8 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	00db      	lsls	r3, r3, #3
 8000d60:	4413      	add	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	3308      	adds	r3, #8
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <ConsoleCommandHelp+0x68>)
 8000d68:	4413      	add	r3, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 fa2c 	bl	80011c8 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000d70:	4809      	ldr	r0, [pc, #36]	; (8000d98 <ConsoleCommandHelp+0x70>)
 8000d72:	f000 fa29 	bl	80011c8 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d3db      	bcc.n	8000d3e <ConsoleCommandHelp+0x16>
	}
	return result;
 8000d86:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	08006aa4 	.word	0x08006aa4
 8000d94:	08006938 	.word	0x08006938
 8000d98:	0800693c 	.word	0x0800693c

08000d9c <ConsoleCommandParamExampleInt16>:

static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	461a      	mov	r2, r3
 8000daa:	2101      	movs	r1, #1
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fd8d 	bl	80008cc <ConsoleReceiveParamInt16>
 8000db2:	4603      	mov	r3, r0
 8000db4:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d116      	bne.n	8000dea <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000dbc:	480d      	ldr	r0, [pc, #52]	; (8000df4 <ConsoleCommandParamExampleInt16+0x58>)
 8000dbe:	f000 fa03 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000dc2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff25 	bl	8000c16 <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000dcc:	480a      	ldr	r0, [pc, #40]	; (8000df8 <ConsoleCommandParamExampleInt16+0x5c>)
 8000dce:	f000 f9fb 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000dd2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fe8e 	bl	8000afa <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000dde:	4807      	ldr	r0, [pc, #28]	; (8000dfc <ConsoleCommandParamExampleInt16+0x60>)
 8000de0:	f000 f9f2 	bl	80011c8 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000de4:	4806      	ldr	r0, [pc, #24]	; (8000e00 <ConsoleCommandParamExampleInt16+0x64>)
 8000de6:	f000 f9ef 	bl	80011c8 <ConsoleIoSendString>
	}
	return result;
 8000dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	08006940 	.word	0x08006940
 8000df8:	08006950 	.word	0x08006950
 8000dfc:	08006958 	.word	0x08006958
 8000e00:	0800693c 	.word	0x0800693c

08000e04 <ConsoleCommandSetWave>:

static eCommandResult_T ConsoleCommandSetWave(const char buffer[])
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result;
	char wave_str[WAVE_MAX_STR_LENGTH];
	result = ConsoleReceiveString(buffer, 1, wave_str);
 8000e0c:	f107 0308 	add.w	r3, r7, #8
 8000e10:	461a      	mov	r2, r3
 8000e12:	2101      	movs	r1, #1
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff fdb7 	bl	8000988 <ConsoleReceiveString>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	75fb      	strb	r3, [r7, #23]
	if (strcmp(wave_str,"sine")==0)
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	491d      	ldr	r1, [pc, #116]	; (8000e98 <ConsoleCommandSetWave+0x94>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff f9fb 	bl	8000220 <strcmp>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d103      	bne.n	8000e38 <ConsoleCommandSetWave+0x34>
	{
		Wave = SINE;
 8000e30:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <ConsoleCommandSetWave+0x98>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	e01b      	b.n	8000e70 <ConsoleCommandSetWave+0x6c>
	}
	else if (strcmp(wave_str,"square")==0)
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	4918      	ldr	r1, [pc, #96]	; (8000ea0 <ConsoleCommandSetWave+0x9c>)
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff f9ee 	bl	8000220 <strcmp>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d103      	bne.n	8000e52 <ConsoleCommandSetWave+0x4e>
	{
		Wave = SQUARE;
 8000e4a:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <ConsoleCommandSetWave+0x98>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	e00e      	b.n	8000e70 <ConsoleCommandSetWave+0x6c>
	}
	else if (strcmp(wave_str,"sawtooth")==0)
 8000e52:	f107 0308 	add.w	r3, r7, #8
 8000e56:	4913      	ldr	r1, [pc, #76]	; (8000ea4 <ConsoleCommandSetWave+0xa0>)
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff f9e1 	bl	8000220 <strcmp>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d103      	bne.n	8000e6c <ConsoleCommandSetWave+0x68>
	{
		Wave = SAWTOOTH;
 8000e64:	4b0d      	ldr	r3, [pc, #52]	; (8000e9c <ConsoleCommandSetWave+0x98>)
 8000e66:	2202      	movs	r2, #2
 8000e68:	701a      	strb	r2, [r3, #0]
 8000e6a:	e001      	b.n	8000e70 <ConsoleCommandSetWave+0x6c>
	}
	else
	{
		result = COMMAND_ERROR;
 8000e6c:	23ff      	movs	r3, #255	; 0xff
 8000e6e:	75fb      	strb	r3, [r7, #23]
	}
	if ( COMMAND_SUCCESS == result )
 8000e70:	7dfb      	ldrb	r3, [r7, #23]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10a      	bne.n	8000e8c <ConsoleCommandSetWave+0x88>
	{
		ConsoleIoSendString("wave is ");
 8000e76:	480c      	ldr	r0, [pc, #48]	; (8000ea8 <ConsoleCommandSetWave+0xa4>)
 8000e78:	f000 f9a6 	bl	80011c8 <ConsoleIoSendString>
		ConsoleIoSendString(wave_str);
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	4618      	mov	r0, r3
 8000e82:	f000 f9a1 	bl	80011c8 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000e86:	4809      	ldr	r0, [pc, #36]	; (8000eac <ConsoleCommandSetWave+0xa8>)
 8000e88:	f000 f99e 	bl	80011c8 <ConsoleIoSendString>
	}
	return result;
 8000e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	0800695c 	.word	0x0800695c
 8000e9c:	20000b7a 	.word	0x20000b7a
 8000ea0:	08006964 	.word	0x08006964
 8000ea4:	0800696c 	.word	0x0800696c
 8000ea8:	08006978 	.word	0x08006978
 8000eac:	0800693c 	.word	0x0800693c

08000eb0 <ConsoleCommandSetFrequency>:

static eCommandResult_T ConsoleCommandSetFrequency(const char buffer[])
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	int16_t frequencyInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &frequencyInt);
 8000eb8:	f107 030c 	add.w	r3, r7, #12
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff fd03 	bl	80008cc <ConsoleReceiveParamInt16>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d10a      	bne.n	8000ee6 <ConsoleCommandSetFrequency+0x36>
	{
		ConsoleIoSendString("Frequency is ");
 8000ed0:	4807      	ldr	r0, [pc, #28]	; (8000ef0 <ConsoleCommandSetFrequency+0x40>)
 8000ed2:	f000 f979 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamInt16(frequencyInt);
 8000ed6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fe9b 	bl	8000c16 <ConsoleSendParamInt16>
		ConsoleIoSendString(STR_ENDLINE);
 8000ee0:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <ConsoleCommandSetFrequency+0x44>)
 8000ee2:	f000 f971 	bl	80011c8 <ConsoleIoSendString>
	}
	return result;
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	08006984 	.word	0x08006984
 8000ef4:	0800693c 	.word	0x0800693c

08000ef8 <ConsoleCommandSetAmplitude>:

static eCommandResult_T ConsoleCommandSetAmplitude(const char buffer[])
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
	int16_t amplitudeInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &amplitudeInt);
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	461a      	mov	r2, r3
 8000f06:	2101      	movs	r1, #1
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fcdf 	bl	80008cc <ConsoleReceiveParamInt16>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10a      	bne.n	8000f2e <ConsoleCommandSetAmplitude+0x36>
	{
		ConsoleIoSendString("Amplitude is ");
 8000f18:	4807      	ldr	r0, [pc, #28]	; (8000f38 <ConsoleCommandSetAmplitude+0x40>)
 8000f1a:	f000 f955 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamInt16(amplitudeInt);
 8000f1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fe77 	bl	8000c16 <ConsoleSendParamInt16>
		ConsoleIoSendString(STR_ENDLINE);
 8000f28:	4804      	ldr	r0, [pc, #16]	; (8000f3c <ConsoleCommandSetAmplitude+0x44>)
 8000f2a:	f000 f94d 	bl	80011c8 <ConsoleIoSendString>
	}
	return result;
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	08006994 	.word	0x08006994
 8000f3c:	0800693c 	.word	0x0800693c

08000f40 <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	2101      	movs	r1, #1
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff fd89 	bl	8000a68 <ConsoleReceiveParamHexUint16>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d114      	bne.n	8000f8a <ConsoleCommandParamExampleHexUint16+0x4a>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000f60:	480c      	ldr	r0, [pc, #48]	; (8000f94 <ConsoleCommandParamExampleHexUint16+0x54>)
 8000f62:	f000 f931 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000f66:	89bb      	ldrh	r3, [r7, #12]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fdc6 	bl	8000afa <ConsoleSendParamHexUint16>

		ConsoleIoSendString(" (");
 8000f6e:	480a      	ldr	r0, [pc, #40]	; (8000f98 <ConsoleCommandParamExampleHexUint16+0x58>)
 8000f70:	f000 f92a 	bl	80011c8 <ConsoleIoSendString>
		ConsoleSendParamInt16((int16_t)parameterUint16);
 8000f74:	89bb      	ldrh	r3, [r7, #12]
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fe4c 	bl	8000c16 <ConsoleSendParamInt16>
		ConsoleIoSendString(")");
 8000f7e:	4807      	ldr	r0, [pc, #28]	; (8000f9c <ConsoleCommandParamExampleHexUint16+0x5c>)
 8000f80:	f000 f922 	bl	80011c8 <ConsoleIoSendString>

		ConsoleIoSendString(STR_ENDLINE);
 8000f84:	4806      	ldr	r0, [pc, #24]	; (8000fa0 <ConsoleCommandParamExampleHexUint16+0x60>)
 8000f86:	f000 f91f 	bl	80011c8 <ConsoleIoSendString>
	}
	return result;
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3710      	adds	r7, #16
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	080069a4 	.word	0x080069a4
 8000f98:	080069b4 	.word	0x080069b4
 8000f9c:	08006958 	.word	0x08006958
 8000fa0:	0800693c 	.word	0x0800693c

08000fa4 <ConsoleCommandVer>:

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000fac:	2300      	movs	r3, #0
 8000fae:	73fb      	strb	r3, [r7, #15]
    IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString(VERSION_STRING);
 8000fb0:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <ConsoleCommandVer+0x24>)
 8000fb2:	f000 f909 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000fb6:	4805      	ldr	r0, [pc, #20]	; (8000fcc <ConsoleCommandVer+0x28>)
 8000fb8:	f000 f906 	bl	80011c8 <ConsoleIoSendString>
	return result;
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	080069b8 	.word	0x080069b8
 8000fcc:	0800693c 	.word	0x0800693c

08000fd0 <ConsoleCommandReadAccelX>:

static eCommandResult_T ConsoleCommandReadAccelX(const char buffer[])
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73fb      	strb	r3, [r7, #15]
	IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString("x = 1");
 8000fdc:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <ConsoleCommandReadAccelX+0x24>)
 8000fde:	f000 f8f3 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <ConsoleCommandReadAccelX+0x28>)
 8000fe4:	f000 f8f0 	bl	80011c8 <ConsoleIoSendString>
	return result;
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	080069d0 	.word	0x080069d0
 8000ff8:	0800693c 	.word	0x0800693c

08000ffc <ConsoleCommandReadAccelY>:

static eCommandResult_T ConsoleCommandReadAccelY(const char buffer[])
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8001004:	2300      	movs	r3, #0
 8001006:	73fb      	strb	r3, [r7, #15]
	IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString("y = 2");
 8001008:	4805      	ldr	r0, [pc, #20]	; (8001020 <ConsoleCommandReadAccelY+0x24>)
 800100a:	f000 f8dd 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <ConsoleCommandReadAccelY+0x28>)
 8001010:	f000 f8da 	bl	80011c8 <ConsoleIoSendString>
	return result;
 8001014:	7bfb      	ldrb	r3, [r7, #15]
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	080069d8 	.word	0x080069d8
 8001024:	0800693c 	.word	0x0800693c

08001028 <ConsoleCommandReadAccelZ>:

static eCommandResult_T ConsoleCommandReadAccelZ(const char buffer[])
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
	IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString("z = 3 ");
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <ConsoleCommandReadAccelZ+0x24>)
 8001036:	f000 f8c7 	bl	80011c8 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <ConsoleCommandReadAccelZ+0x28>)
 800103c:	f000 f8c4 	bl	80011c8 <ConsoleIoSendString>
	return result;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	080069e0 	.word	0x080069e0
 8001050:	0800693c 	.word	0x0800693c

08001054 <ConsoleCommandLedsRose>:

static eCommandResult_T ConsoleCommandLedsRose(const char buffer[])
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 800105c:	2300      	movs	r3, #0
 800105e:	73fb      	strb	r3, [r7, #15]
	IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString("LEDs should light in a circular pattern and then extinguish the same way ");
 8001060:	4806      	ldr	r0, [pc, #24]	; (800107c <ConsoleCommandLedsRose+0x28>)
 8001062:	f000 f8b1 	bl	80011c8 <ConsoleIoSendString>
	//LedRoseSet();
	HAL_Delay(50);
 8001066:	2032      	movs	r0, #50	; 0x32
 8001068:	f000 ff2e 	bl	8001ec8 <HAL_Delay>
	//LedRoseToggle();
	ConsoleIoSendString(STR_ENDLINE);
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <ConsoleCommandLedsRose+0x2c>)
 800106e:	f000 f8ab 	bl	80011c8 <ConsoleIoSendString>
	return result;
 8001072:	7bfb      	ldrb	r3, [r7, #15]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	080069e8 	.word	0x080069e8
 8001080:	0800693c 	.word	0x0800693c

08001084 <ConsoleCommandButtonState>:


static eCommandResult_T ConsoleCommandButtonState(const char buffer[])
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 800108c:	2300      	movs	r3, #0
 800108e:	73fb      	strb	r3, [r7, #15]
	IGNORE_UNUSED_VARIABLE(buffer);
	ConsoleIoSendString("the present state of the Blue user button is: ");
 8001090:	4806      	ldr	r0, [pc, #24]	; (80010ac <ConsoleCommandButtonState+0x28>)
 8001092:	f000 f899 	bl	80011c8 <ConsoleIoSendString>
	if (1) {
		ConsoleIoSendString("DOWN, Depressed ");
 8001096:	4806      	ldr	r0, [pc, #24]	; (80010b0 <ConsoleCommandButtonState+0x2c>)
 8001098:	f000 f896 	bl	80011c8 <ConsoleIoSendString>
	}
	else {
		ConsoleIoSendString("UP, Unpressed ");
	}
	ConsoleIoSendString(STR_ENDLINE);
 800109c:	4805      	ldr	r0, [pc, #20]	; (80010b4 <ConsoleCommandButtonState+0x30>)
 800109e:	f000 f893 	bl	80011c8 <ConsoleIoSendString>
	return result;
 80010a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	08006a34 	.word	0x08006a34
 80010b0:	08006a64 	.word	0x08006a64
 80010b4:	0800693c 	.word	0x0800693c

080010b8 <ConsoleCommandsGetTable>:

const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 80010bc:	4b02      	ldr	r3, [pc, #8]	; (80010c8 <ConsoleCommandsGetTable+0x10>)
}
 80010be:	4618      	mov	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	08006aa4 	.word	0x08006aa4

080010cc <ConsoleIoInit>:
        return EOF;
}*/


eConsoleError ConsoleIoInit(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, &ch, 1); // initiate reception
 80010d0:	2201      	movs	r2, #1
 80010d2:	4903      	ldr	r1, [pc, #12]	; (80010e0 <ConsoleIoInit+0x14>)
 80010d4:	4803      	ldr	r0, [pc, #12]	; (80010e4 <ConsoleIoInit+0x18>)
 80010d6:	f003 fdd2 	bl	8004c7e <HAL_UART_Receive_IT>
	return CONSOLE_SUCCESS;
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000381 	.word	0x20000381
 80010e4:	200005e4 	.word	0x200005e4

080010e8 <HAL_UART_RxCpltCallback>:

/* This RX interrupt gets triggered once x number of bytes are recieved*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

	//HAL_UART_Transmit_IT(&huart3,&ch,1); // echo

    //TODO: handle cases of buffer overflow gracefully
	rx_bufferio[rx_counter++] = ch; // load each character to buffer
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_UART_RxCpltCallback+0x48>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	1c5a      	adds	r2, r3, #1
 80010f6:	b2d1      	uxtb	r1, r2
 80010f8:	4a0d      	ldr	r2, [pc, #52]	; (8001130 <HAL_UART_RxCpltCallback+0x48>)
 80010fa:	7011      	strb	r1, [r2, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <HAL_UART_RxCpltCallback+0x4c>)
 8001100:	7819      	ldrb	r1, [r3, #0]
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <HAL_UART_RxCpltCallback+0x50>)
 8001104:	5499      	strb	r1, [r3, r2]
    if(ch == '\r' || ch == '\n')
 8001106:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <HAL_UART_RxCpltCallback+0x4c>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b0d      	cmp	r3, #13
 800110c:	d003      	beq.n	8001116 <HAL_UART_RxCpltCallback+0x2e>
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <HAL_UART_RxCpltCallback+0x4c>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b0a      	cmp	r3, #10
 8001114:	d102      	bne.n	800111c <HAL_UART_RxCpltCallback+0x34>
        buffer_ready = 1; // if a new-line character or a carriage return character is received, set the relevant flag
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_UART_RxCpltCallback+0x54>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]

    HAL_UART_Receive_IT(huart, &ch, 1); // continue receiving character(s)
 800111c:	2201      	movs	r2, #1
 800111e:	4905      	ldr	r1, [pc, #20]	; (8001134 <HAL_UART_RxCpltCallback+0x4c>)
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f003 fdac 	bl	8004c7e <HAL_UART_Receive_IT>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000484 	.word	0x20000484
 8001134:	20000381 	.word	0x20000381
 8001138:	20000384 	.word	0x20000384
 800113c:	20000485 	.word	0x20000485

08001140 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	uart_tx_complete =1;
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <HAL_UART_TxCpltCallback+0x1c>)
 800114a:	2201      	movs	r2, #1
 800114c:	701a      	strb	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000000 	.word	0x20000000

08001160 <ConsoleIoReceive>:

//this is where the main edits went to make this code portable to STM32:
eConsoleError ConsoleIoReceive(uint8_t* buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
    if(buffer_ready) { // if a complete command is received
 800116c:	4b13      	ldr	r3, [pc, #76]	; (80011bc <ConsoleIoReceive+0x5c>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d018      	beq.n	80011a6 <ConsoleIoReceive+0x46>
        buffer_ready = 0; // unset flag
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <ConsoleIoReceive+0x5c>)
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
        memcpy(buffer,rx_bufferio,rx_counter); // copy the received command to library buffer
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <ConsoleIoReceive+0x60>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	461a      	mov	r2, r3
 8001180:	4910      	ldr	r1, [pc, #64]	; (80011c4 <ConsoleIoReceive+0x64>)
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f005 fb72 	bl	800686c <memcpy>
        *readLength = rx_counter; // set appropriate length
 8001188:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <ConsoleIoReceive+0x60>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]

        memset(rx_bufferio,0,256); // clear receive buffer
 8001192:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001196:	2100      	movs	r1, #0
 8001198:	480a      	ldr	r0, [pc, #40]	; (80011c4 <ConsoleIoReceive+0x64>)
 800119a:	f005 fb35 	bl	8006808 <memset>
        rx_counter = 0; // clear pointer so we can start from the beginning next time around
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <ConsoleIoReceive+0x60>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]
 80011a4:	e005      	b.n	80011b2 <ConsoleIoReceive+0x52>
    } else {
        buffer[0] = '\n'; // if no command is received, send the '>'
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	220a      	movs	r2, #10
 80011aa:	701a      	strb	r2, [r3, #0]
        *readLength = 0;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
    }

    return CONSOLE_SUCCESS;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000485 	.word	0x20000485
 80011c0:	20000484 	.word	0x20000484
 80011c4:	20000384 	.word	0x20000384

080011c8 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(buffer);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff f82f 	bl	8000234 <strlen>
 80011d6:	4603      	mov	r3, r0
 80011d8:	73fb      	strb	r3, [r7, #15]
	//uart_tx_complete = 0;
	//HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, len);
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len,10000);
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f242 7310 	movw	r3, #10000	; 0x2710
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	4803      	ldr	r0, [pc, #12]	; (80011f4 <ConsoleIoSendString+0x2c>)
 80011e6:	f003 fcc7 	bl	8004b78 <HAL_UART_Transmit>
	//while (uart_tx_complete==0);
	return CONSOLE_SUCCESS;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200005e4 	.word	0x200005e4

080011f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fc:	f000 fe07 	bl	8001e0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001200:	f000 f886 	bl	8001310 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001204:	f000 fa3c 	bl	8001680 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001208:	f000 f9da 	bl	80015c0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800120c:	f000 fa08 	bl	8001620 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM13_Init();
 8001210:	f000 f9b2 	bl	8001578 <MX_TIM13_Init>
  MX_DAC_Init();
 8001214:	f000 f8ea 	bl	80013ec <MX_DAC_Init>
  MX_TIM11_Init();
 8001218:	f000 f98a 	bl	8001530 <MX_TIM11_Init>
  MX_SPI1_Init();
 800121c:	f000 f910 	bl	8001440 <MX_SPI1_Init>
  MX_TIM9_Init();
 8001220:	f000 f94c 	bl	80014bc <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_Base_Start_IT(&htim13);
 8001224:	4830      	ldr	r0, [pc, #192]	; (80012e8 <main+0xf0>)
 8001226:	f003 f877 	bl	8004318 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 800122a:	4830      	ldr	r0, [pc, #192]	; (80012ec <main+0xf4>)
 800122c:	f003 f874 	bl	8004318 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim9);
 8001230:	482f      	ldr	r0, [pc, #188]	; (80012f0 <main+0xf8>)
 8001232:	f003 f871 	bl	8004318 <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001236:	2100      	movs	r1, #0
 8001238:	482e      	ldr	r0, [pc, #184]	; (80012f4 <main+0xfc>)
 800123a:	f000 ff9c 	bl	8002176 <HAL_DAC_Start>

  HAL_UART_Transmit(&huart3, "Main function\n\r" , strlen("Main function\n\r"),1000);
 800123e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001242:	220f      	movs	r2, #15
 8001244:	492c      	ldr	r1, [pc, #176]	; (80012f8 <main+0x100>)
 8001246:	482d      	ldr	r0, [pc, #180]	; (80012fc <main+0x104>)
 8001248:	f003 fc96 	bl	8004b78 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ConsoleInit();
 800124c:	f7ff fa22 	bl	8000694 <ConsoleInit>
  while (1)
  {
	  ConsoleProcess();
 8001250:	f7ff fa4e 	bl	80006f0 <ConsoleProcess>

      // Input state variables - Mode,frequency,amplitude
	  //Output state variable - delta phase, LUT, and amplitude(inturn update LUT)
	  switch(Current_state){
 8001254:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <main+0x108>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d002      	beq.n	8001262 <main+0x6a>
 800125c:	2b02      	cmp	r3, #2
 800125e:	d008      	beq.n	8001272 <main+0x7a>
 8001260:	e012      	b.n	8001288 <main+0x90>
	  case STATE_INIT:
		  if (event == CHANGE_MODE)
 8001262:	4b28      	ldr	r3, [pc, #160]	; (8001304 <main+0x10c>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d00b      	beq.n	8001282 <main+0x8a>
		  {
			  //CHANGE_MODE();
		  }
		  else if (event == CHANGE_FREQUENCY)
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <main+0x10c>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
		  }
		  else if (event == CHANGE_AMPLITUDE)
		  {

		  }
		  break;
 8001270:	e007      	b.n	8001282 <main+0x8a>


	  case STATE_SINE_WAVE:
		  if (event == CHANGE_MODE)
 8001272:	4b24      	ldr	r3, [pc, #144]	; (8001304 <main+0x10c>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d005      	beq.n	8001286 <main+0x8e>
		  {

		  }
		  else if (event == CHANGE_FREQUENCY)
 800127a:	4b22      	ldr	r3, [pc, #136]	; (8001304 <main+0x10c>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b01      	cmp	r3, #1
		  }
		  else if (event == CHANGE_AMPLITUDE)
		  {

		  }
		  break;
 8001280:	e001      	b.n	8001286 <main+0x8e>
		  break;
 8001282:	bf00      	nop
 8001284:	e000      	b.n	8001288 <main+0x90>
		  break;
 8001286:	bf00      	nop
	  }


	  if(BlinkSpeed == 0)
 8001288:	4b1f      	ldr	r3, [pc, #124]	; (8001308 <main+0x110>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10a      	bne.n	80012a6 <main+0xae>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001290:	2201      	movs	r2, #1
 8001292:	2101      	movs	r1, #1
 8001294:	481d      	ldr	r0, [pc, #116]	; (800130c <main+0x114>)
 8001296:	f001 fa55 	bl	8002744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	481b      	ldr	r0, [pc, #108]	; (800130c <main+0x114>)
 80012a0:	f001 fa50 	bl	8002744 <HAL_GPIO_WritePin>
 80012a4:	e01c      	b.n	80012e0 <main+0xe8>

	  }
	  else if(BlinkSpeed == 1)
 80012a6:	4b18      	ldr	r3, [pc, #96]	; (8001308 <main+0x110>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d10a      	bne.n	80012c4 <main+0xcc>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2101      	movs	r1, #1
 80012b2:	4816      	ldr	r0, [pc, #88]	; (800130c <main+0x114>)
 80012b4:	f001 fa46 	bl	8002744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80012b8:	2201      	movs	r2, #1
 80012ba:	2180      	movs	r1, #128	; 0x80
 80012bc:	4813      	ldr	r0, [pc, #76]	; (800130c <main+0x114>)
 80012be:	f001 fa41 	bl	8002744 <HAL_GPIO_WritePin>
 80012c2:	e00d      	b.n	80012e0 <main+0xe8>

	  }
	  else if(BlinkSpeed == 2)
 80012c4:	4b10      	ldr	r3, [pc, #64]	; (8001308 <main+0x110>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d109      	bne.n	80012e0 <main+0xe8>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2101      	movs	r1, #1
 80012d0:	480e      	ldr	r0, [pc, #56]	; (800130c <main+0x114>)
 80012d2:	f001 fa37 	bl	8002744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2180      	movs	r1, #128	; 0x80
 80012da:	480c      	ldr	r0, [pc, #48]	; (800130c <main+0x114>)
 80012dc:	f001 fa32 	bl	8002744 <HAL_GPIO_WritePin>
	  }
	  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //red
	  HAL_Delay(50);
 80012e0:	2032      	movs	r0, #50	; 0x32
 80012e2:	f000 fdf1 	bl	8001ec8 <HAL_Delay>
	  ConsoleProcess();
 80012e6:	e7b3      	b.n	8001250 <main+0x58>
 80012e8:	20000598 	.word	0x20000598
 80012ec:	2000054c 	.word	0x2000054c
 80012f0:	20000500 	.word	0x20000500
 80012f4:	20000488 	.word	0x20000488
 80012f8:	08006a78 	.word	0x08006a78
 80012fc:	200005e4 	.word	0x200005e4
 8001300:	20000b7b 	.word	0x20000b7b
 8001304:	20000b7c 	.word	0x20000b7c
 8001308:	20000b74 	.word	0x20000b74
 800130c:	40020400 	.word	0x40020400

08001310 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b094      	sub	sp, #80	; 0x50
 8001314:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001316:	f107 0320 	add.w	r3, r7, #32
 800131a:	2230      	movs	r2, #48	; 0x30
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f005 fa72 	bl	8006808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001324:	f107 030c 	add.w	r3, r7, #12
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001334:	f001 fb82 	bl	8002a3c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001338:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <SystemClock_Config+0xd4>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133c:	4a29      	ldr	r2, [pc, #164]	; (80013e4 <SystemClock_Config+0xd4>)
 800133e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001342:	6413      	str	r3, [r2, #64]	; 0x40
 8001344:	4b27      	ldr	r3, [pc, #156]	; (80013e4 <SystemClock_Config+0xd4>)
 8001346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001350:	4b25      	ldr	r3, [pc, #148]	; (80013e8 <SystemClock_Config+0xd8>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a24      	ldr	r2, [pc, #144]	; (80013e8 <SystemClock_Config+0xd8>)
 8001356:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	4b22      	ldr	r3, [pc, #136]	; (80013e8 <SystemClock_Config+0xd8>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001368:	2301      	movs	r3, #1
 800136a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800136c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001372:	2302      	movs	r3, #2
 8001374:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001376:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800137a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800137c:	2304      	movs	r3, #4
 800137e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001380:	23d8      	movs	r3, #216	; 0xd8
 8001382:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001384:	2302      	movs	r3, #2
 8001386:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001388:	2309      	movs	r3, #9
 800138a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138c:	f107 0320 	add.w	r3, r7, #32
 8001390:	4618      	mov	r0, r3
 8001392:	f001 fbb3 	bl	8002afc <HAL_RCC_OscConfig>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800139c:	f000 fabc 	bl	8001918 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013a0:	f001 fb5c 	bl	8002a5c <HAL_PWREx_EnableOverDrive>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013aa:	f000 fab5 	bl	8001918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ae:	230f      	movs	r3, #15
 80013b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b2:	2302      	movs	r3, #2
 80013b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	2107      	movs	r1, #7
 80013cc:	4618      	mov	r0, r3
 80013ce:	f001 fe39 	bl	8003044 <HAL_RCC_ClockConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80013d8:	f000 fa9e 	bl	8001918 <Error_Handler>
  }
}
 80013dc:	bf00      	nop
 80013de:	3750      	adds	r7, #80	; 0x50
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40007000 	.word	0x40007000

080013ec <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80013f2:	463b      	mov	r3, r7
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <MX_DAC_Init+0x4c>)
 80013fc:	4a0f      	ldr	r2, [pc, #60]	; (800143c <MX_DAC_Init+0x50>)
 80013fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001400:	480d      	ldr	r0, [pc, #52]	; (8001438 <MX_DAC_Init+0x4c>)
 8001402:	f000 fe96 	bl	8002132 <HAL_DAC_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800140c:	f000 fa84 	bl	8001918 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001410:	2300      	movs	r3, #0
 8001412:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	; (8001438 <MX_DAC_Init+0x4c>)
 8001420:	f000 fefb 	bl	800221a <HAL_DAC_ConfigChannel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800142a:	f000 fa75 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000488 	.word	0x20000488
 800143c:	40007400 	.word	0x40007400

08001440 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001444:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001446:	4a1c      	ldr	r2, [pc, #112]	; (80014b8 <MX_SPI1_Init+0x78>)
 8001448:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800144a:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_SPI1_Init+0x74>)
 800144c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001450:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001458:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_SPI1_Init+0x74>)
 800145a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800145e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_SPI1_Init+0x74>)
 800146e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001472:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001476:	2218      	movs	r2, #24
 8001478:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <MX_SPI1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_SPI1_Init+0x74>)
 800148e:	2207      	movs	r2, #7
 8001490:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <MX_SPI1_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_SPI1_Init+0x74>)
 800149a:	2208      	movs	r2, #8
 800149c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	; (80014b4 <MX_SPI1_Init+0x74>)
 80014a0:	f002 fb40 	bl	8003b24 <HAL_SPI_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014aa:	f000 fa35 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000049c 	.word	0x2000049c
 80014b8:	40013000 	.word	0x40013000

080014bc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	463b      	mov	r3, r7
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80014ce:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014d0:	4a16      	ldr	r2, [pc, #88]	; (800152c <MX_TIM9_Init+0x70>)
 80014d2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1-1;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10800-1;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014e2:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80014e6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80014f4:	480c      	ldr	r0, [pc, #48]	; (8001528 <MX_TIM9_Init+0x6c>)
 80014f6:	f002 feb7 	bl	8004268 <HAL_TIM_Base_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001500:	f000 fa0a 	bl	8001918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001504:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001508:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800150a:	463b      	mov	r3, r7
 800150c:	4619      	mov	r1, r3
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <MX_TIM9_Init+0x6c>)
 8001510:	f003 f89a 	bl	8004648 <HAL_TIM_ConfigClockSource>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800151a:	f000 f9fd 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000500 	.word	0x20000500
 800152c:	40014000 	.word	0x40014000

08001530 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <MX_TIM11_Init+0x40>)
 8001536:	4a0f      	ldr	r2, [pc, #60]	; (8001574 <MX_TIM11_Init+0x44>)
 8001538:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 108-1;
 800153a:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <MX_TIM11_Init+0x40>)
 800153c:	226b      	movs	r2, #107	; 0x6b
 800153e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001540:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <MX_TIM11_Init+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2000-1;
 8001546:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <MX_TIM11_Init+0x40>)
 8001548:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800154c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <MX_TIM11_Init+0x40>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_TIM11_Init+0x40>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <MX_TIM11_Init+0x40>)
 800155c:	f002 fe84 	bl	8004268 <HAL_TIM_Base_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001566:	f000 f9d7 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	2000054c 	.word	0x2000054c
 8001574:	40014800 	.word	0x40014800

08001578 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_TIM13_Init+0x40>)
 800157e:	4a0f      	ldr	r2, [pc, #60]	; (80015bc <MX_TIM13_Init+0x44>)
 8001580:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 108-1;
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <MX_TIM13_Init+0x40>)
 8001584:	226b      	movs	r2, #107	; 0x6b
 8001586:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <MX_TIM13_Init+0x40>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 5000-1;
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <MX_TIM13_Init+0x40>)
 8001590:	f241 3287 	movw	r2, #4999	; 0x1387
 8001594:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <MX_TIM13_Init+0x40>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_TIM13_Init+0x40>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_TIM13_Init+0x40>)
 80015a4:	f002 fe60 	bl	8004268 <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80015ae:	f000 f9b3 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000598 	.word	0x20000598
 80015bc:	40001c00 	.word	0x40001c00

080015c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015c6:	4a15      	ldr	r2, [pc, #84]	; (800161c <MX_USART3_UART_Init+0x5c>)
 80015c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_USART3_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_USART3_UART_Init+0x58>)
 8001604:	f003 fa6a 	bl	8004adc <HAL_UART_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800160e:	f000 f983 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200005e4 	.word	0x200005e4
 800161c:	40004800 	.word	0x40004800

08001620 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001624:	4b15      	ldr	r3, [pc, #84]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001626:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800162a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800162c:	4b13      	ldr	r3, [pc, #76]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800162e:	2206      	movs	r2, #6
 8001630:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001632:	4b12      	ldr	r3, [pc, #72]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001634:	2202      	movs	r2, #2
 8001636:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001638:	4b10      	ldr	r3, [pc, #64]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001640:	2202      	movs	r2, #2
 8001642:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001644:	4b0d      	ldr	r3, [pc, #52]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001646:	2201      	movs	r2, #1
 8001648:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800164c:	2200      	movs	r2, #0
 800164e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001650:	4b0a      	ldr	r3, [pc, #40]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001652:	2200      	movs	r2, #0
 8001654:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001658:	2201      	movs	r2, #1
 800165a:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800165e:	2201      	movs	r2, #1
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001664:	2200      	movs	r2, #0
 8001666:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001668:	4804      	ldr	r0, [pc, #16]	; (800167c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800166a:	f001 f89e 	bl	80027aa <HAL_PCD_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8001674:	f000 f950 	bl	8001918 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000066c 	.word	0x2000066c

08001680 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08c      	sub	sp, #48	; 0x30
 8001684:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001686:	f107 031c 	add.w	r3, r7, #28
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001696:	4b47      	ldr	r3, [pc, #284]	; (80017b4 <MX_GPIO_Init+0x134>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a46      	ldr	r2, [pc, #280]	; (80017b4 <MX_GPIO_Init+0x134>)
 800169c:	f043 0304 	orr.w	r3, r3, #4
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b44      	ldr	r3, [pc, #272]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0304 	and.w	r3, r3, #4
 80016aa:	61bb      	str	r3, [r7, #24]
 80016ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ae:	4b41      	ldr	r3, [pc, #260]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a40      	ldr	r2, [pc, #256]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b3e      	ldr	r3, [pc, #248]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	4b3b      	ldr	r3, [pc, #236]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a3a      	ldr	r2, [pc, #232]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b38      	ldr	r3, [pc, #224]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	4b35      	ldr	r3, [pc, #212]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	4a34      	ldr	r2, [pc, #208]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016e4:	f043 0302 	orr.w	r3, r3, #2
 80016e8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ea:	4b32      	ldr	r3, [pc, #200]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f6:	4b2f      	ldr	r3, [pc, #188]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	4a2e      	ldr	r2, [pc, #184]	; (80017b4 <MX_GPIO_Init+0x134>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	; 0x30
 8001702:	4b2c      	ldr	r3, [pc, #176]	; (80017b4 <MX_GPIO_Init+0x134>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800170e:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <MX_GPIO_Init+0x134>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a28      	ldr	r2, [pc, #160]	; (80017b4 <MX_GPIO_Init+0x134>)
 8001714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b26      	ldr	r3, [pc, #152]	; (80017b4 <MX_GPIO_Init+0x134>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|SPI_CS_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	f244 01c1 	movw	r1, #16577	; 0x40c1
 800172c:	4822      	ldr	r0, [pc, #136]	; (80017b8 <MX_GPIO_Init+0x138>)
 800172e:	f001 f809 	bl	8002744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001732:	2200      	movs	r2, #0
 8001734:	2140      	movs	r1, #64	; 0x40
 8001736:	4821      	ldr	r0, [pc, #132]	; (80017bc <MX_GPIO_Init+0x13c>)
 8001738:	f001 f804 	bl	8002744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800173c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001742:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001746:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	4619      	mov	r1, r3
 8001752:	481b      	ldr	r0, [pc, #108]	; (80017c0 <MX_GPIO_Init+0x140>)
 8001754:	f000 fe42 	bl	80023dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin SPI_CS_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|SPI_CS_Pin|LD2_Pin;
 8001758:	f244 03c1 	movw	r3, #16577	; 0x40c1
 800175c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175e:	2301      	movs	r3, #1
 8001760:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	4619      	mov	r1, r3
 8001770:	4811      	ldr	r0, [pc, #68]	; (80017b8 <MX_GPIO_Init+0x138>)
 8001772:	f000 fe33 	bl	80023dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001776:	2340      	movs	r3, #64	; 0x40
 8001778:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 031c 	add.w	r3, r7, #28
 800178a:	4619      	mov	r1, r3
 800178c:	480b      	ldr	r0, [pc, #44]	; (80017bc <MX_GPIO_Init+0x13c>)
 800178e:	f000 fe25 	bl	80023dc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001792:	2380      	movs	r3, #128	; 0x80
 8001794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001796:	2300      	movs	r3, #0
 8001798:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	4619      	mov	r1, r3
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_GPIO_Init+0x13c>)
 80017a6:	f000 fe19 	bl	80023dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017aa:	bf00      	nop
 80017ac:	3730      	adds	r7, #48	; 0x30
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020400 	.word	0x40020400
 80017bc:	40021800 	.word	0x40021800
 80017c0:	40020800 	.word	0x40020800

080017c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* Timer13(APB1 -108Mhz) interupt that fires every 5 ms to check push button press and handle debouncing*/
/* Timer11(APB2 - 216Mhz) interupt that fires every 1 ms */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

	if (htim == &htim13 )/* Timer13 interupt that fires every 5 ms*/
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a43      	ldr	r2, [pc, #268]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d140      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x92>
	{
		if (!debounceRequest)
 80017d4:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d120      	bne.n	800181e <HAL_TIM_PeriodElapsedCallback+0x5a>
		{
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 80017dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017e0:	4840      	ldr	r0, [pc, #256]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017e2:	f000 ff97 	bl	8002714 <HAL_GPIO_ReadPin>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d134      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x92>
			{
				HAL_UART_Transmit(&huart3, "Button Pressed\n\r" , strlen("Button Pressed\n\r"),1000);
 80017ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f0:	2210      	movs	r2, #16
 80017f2:	493d      	ldr	r1, [pc, #244]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80017f4:	483d      	ldr	r0, [pc, #244]	; (80018ec <HAL_TIM_PeriodElapsedCallback+0x128>)
 80017f6:	f003 f9bf 	bl	8004b78 <HAL_UART_Transmit>
				if(BlinkSpeed == 2)
 80017fa:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d103      	bne.n	800180a <HAL_TIM_PeriodElapsedCallback+0x46>
				{
					BlinkSpeed = 0;
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	e005      	b.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x52>
				}
				else
				{
					BlinkSpeed ++;
 800180a:	4b39      	ldr	r3, [pc, #228]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001814:	701a      	strb	r2, [r3, #0]

				}
				debounceRequest = 1;
 8001816:	4b32      	ldr	r3, [pc, #200]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	e01b      	b.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x92>
			}
		}
		// Handle debounce
		else
		{
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 800181e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001822:	4830      	ldr	r0, [pc, #192]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001824:	f000 ff76 	bl	8002714 <HAL_GPIO_ReadPin>
 8001828:	4603      	mov	r3, r0
 800182a:	2b01      	cmp	r3, #1
 800182c:	d103      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0x72>
				debounceCount = 0;
 800182e:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
 8001834:	e00f      	b.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x92>
			else
			{
				debounceCount ++;
 8001836:	4b2f      	ldr	r3, [pc, #188]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b2d      	ldr	r3, [pc, #180]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001840:	701a      	strb	r2, [r3, #0]
				if (debounceCount == 10)
 8001842:	4b2c      	ldr	r3, [pc, #176]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b0a      	cmp	r3, #10
 8001848:	d105      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x92>
				{
					debounceCount = 0;
 800184a:	4b2a      	ldr	r3, [pc, #168]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
					debounceRequest = 0;
 8001850:	4b23      	ldr	r3, [pc, #140]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
	if (htim == &htim11 ) /* Timer11 interupt that fires every 1 ms */
	{

	}

	if (htim == &htim9 ) /* Timer9 interupt that fires every 50 us(20KHz) */
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a27      	ldr	r2, [pc, #156]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d139      	bne.n	80018d2 <HAL_TIM_PeriodElapsedCallback+0x10e>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //red
 800185e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001862:	4826      	ldr	r0, [pc, #152]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001864:	f000 ff87 	bl	8002776 <HAL_GPIO_TogglePin>
		//spi_data = 0x3000|Value_DAC_SPI;
		spi_data = 0x3000|lut1[Value_DAC_SPI];
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	4b25      	ldr	r3, [pc, #148]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001870:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001874:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001878:	b29a      	uxth	r2, r3
 800187a:	4b23      	ldr	r3, [pc, #140]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800187c:	801a      	strh	r2, [r3, #0]

		//spi_data = 0x3333;
		HAL_StatusTypeDef errorcode;
		//spi_data[0]= 0x0F;
		//spi_data[1]= 0x30;
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800187e:	2200      	movs	r2, #0
 8001880:	2140      	movs	r1, #64	; 0x40
 8001882:	481e      	ldr	r0, [pc, #120]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001884:	f000 ff5e 	bl	8002744 <HAL_GPIO_WritePin>
		errorcode = HAL_SPI_Transmit(&hspi1, (uint8_t*)&spi_data, 1, 100000);
 8001888:	4b20      	ldr	r3, [pc, #128]	; (800190c <HAL_TIM_PeriodElapsedCallback+0x148>)
 800188a:	2201      	movs	r2, #1
 800188c:	491e      	ldr	r1, [pc, #120]	; (8001908 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800188e:	4820      	ldr	r0, [pc, #128]	; (8001910 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001890:	f002 f9f3 	bl	8003c7a <HAL_SPI_Transmit>
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
		if (errorcode!= HAL_OK)
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d006      	beq.n	80018ac <HAL_TIM_PeriodElapsedCallback+0xe8>
		{
			HAL_UART_Transmit(&huart3, "error\n\r" , strlen("error\n\r"),1000);
 800189e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018a2:	2207      	movs	r2, #7
 80018a4:	491b      	ldr	r1, [pc, #108]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80018a6:	4811      	ldr	r0, [pc, #68]	; (80018ec <HAL_TIM_PeriodElapsedCallback+0x128>)
 80018a8:	f003 f966 	bl	8004b78 <HAL_UART_Transmit>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	2140      	movs	r1, #64	; 0x40
 80018b0:	4812      	ldr	r0, [pc, #72]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x138>)
 80018b2:	f000 ff47 	bl	8002744 <HAL_GPIO_WritePin>

		if (Value_DAC_SPI<255)
 80018b6:	4b12      	ldr	r3, [pc, #72]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	2bfe      	cmp	r3, #254	; 0xfe
 80018bc:	d806      	bhi.n	80018cc <HAL_TIM_PeriodElapsedCallback+0x108>
		{
			Value_DAC_SPI = Value_DAC_SPI + 6;
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	3306      	adds	r3, #6
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80018c8:	801a      	strh	r2, [r3, #0]
			//HAL_UART_Transmit(&huart3, "DAC Pressed\n\r" , strlen("DAC Pressed\n\r"),HAL_MAX_DELAY);
		}
	}


}
 80018ca:	e002      	b.n	80018d2 <HAL_TIM_PeriodElapsedCallback+0x10e>
			Value_DAC_SPI = 0;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	801a      	strh	r2, [r3, #0]
}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000598 	.word	0x20000598
 80018e0:	20000b75 	.word	0x20000b75
 80018e4:	40020800 	.word	0x40020800
 80018e8:	08006a88 	.word	0x08006a88
 80018ec:	200005e4 	.word	0x200005e4
 80018f0:	20000b74 	.word	0x20000b74
 80018f4:	20000b76 	.word	0x20000b76
 80018f8:	20000500 	.word	0x20000500
 80018fc:	40020400 	.word	0x40020400
 8001900:	20000002 	.word	0x20000002
 8001904:	20000004 	.word	0x20000004
 8001908:	20000b78 	.word	0x20000b78
 800190c:	000186a0 	.word	0x000186a0
 8001910:	2000049c 	.word	0x2000049c
 8001914:	08006a9c 	.word	0x08006a9c

08001918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800191c:	b672      	cpsid	i
}
 800191e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001920:	e7fe      	b.n	8001920 <Error_Handler+0x8>
	...

08001924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800192a:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <HAL_MspInit+0x44>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <HAL_MspInit+0x44>)
 8001930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001934:	6413      	str	r3, [r2, #64]	; 0x40
 8001936:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <HAL_MspInit+0x44>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <HAL_MspInit+0x44>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a08      	ldr	r2, [pc, #32]	; (8001968 <HAL_MspInit+0x44>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_MspInit+0x44>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800

0800196c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08a      	sub	sp, #40	; 0x28
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a15      	ldr	r2, [pc, #84]	; (80019e0 <HAL_DAC_MspInit+0x74>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d123      	bne.n	80019d6 <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 8001994:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <HAL_DAC_MspInit+0x78>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019be:	2310      	movs	r3, #16
 80019c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c2:	2303      	movs	r3, #3
 80019c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	4805      	ldr	r0, [pc, #20]	; (80019e8 <HAL_DAC_MspInit+0x7c>)
 80019d2:	f000 fd03 	bl	80023dc <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40007400 	.word	0x40007400
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020000 	.word	0x40020000

080019ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a17      	ldr	r2, [pc, #92]	; (8001a68 <HAL_SPI_MspInit+0x7c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d127      	bne.n	8001a5e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a18:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1a:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a10      	ldr	r2, [pc, #64]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_SPI_MspInit+0x80>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a3e:	23e0      	movs	r3, #224	; 0xe0
 8001a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a4e:	2305      	movs	r3, #5
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4805      	ldr	r0, [pc, #20]	; (8001a70 <HAL_SPI_MspInit+0x84>)
 8001a5a:	f000 fcbf 	bl	80023dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	; 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40013000 	.word	0x40013000
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020000 	.word	0x40020000

08001a74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a27      	ldr	r2, [pc, #156]	; (8001b20 <HAL_TIM_Base_MspInit+0xac>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d114      	bne.n	8001ab0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001a86:	4b27      	ldr	r3, [pc, #156]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	4a26      	ldr	r2, [pc, #152]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a90:	6453      	str	r3, [r2, #68]	; 0x44
 8001a92:	4b24      	ldr	r3, [pc, #144]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	697b      	ldr	r3, [r7, #20]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2018      	movs	r0, #24
 8001aa4:	f000 fb0f 	bl	80020c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001aa8:	2018      	movs	r0, #24
 8001aaa:	f000 fb28 	bl	80020fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8001aae:	e032      	b.n	8001b16 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM11)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a1c      	ldr	r2, [pc, #112]	; (8001b28 <HAL_TIM_Base_MspInit+0xb4>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d114      	bne.n	8001ae4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001aba:	4b1a      	ldr	r3, [pc, #104]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abe:	4a19      	ldr	r2, [pc, #100]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ac4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac6:	4b17      	ldr	r3, [pc, #92]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	201a      	movs	r0, #26
 8001ad8:	f000 faf5 	bl	80020c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001adc:	201a      	movs	r0, #26
 8001ade:	f000 fb0e 	bl	80020fe <HAL_NVIC_EnableIRQ>
}
 8001ae2:	e018      	b.n	8001b16 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM13)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a10      	ldr	r2, [pc, #64]	; (8001b2c <HAL_TIM_Base_MspInit+0xb8>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d113      	bne.n	8001b16 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001aee:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	4a0c      	ldr	r2, [pc, #48]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af8:	6413      	str	r3, [r2, #64]	; 0x40
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <HAL_TIM_Base_MspInit+0xb0>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2100      	movs	r1, #0
 8001b0a:	202c      	movs	r0, #44	; 0x2c
 8001b0c:	f000 fadb 	bl	80020c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001b10:	202c      	movs	r0, #44	; 0x2c
 8001b12:	f000 faf4 	bl	80020fe <HAL_NVIC_EnableIRQ>
}
 8001b16:	bf00      	nop
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40014000 	.word	0x40014000
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40014800 	.word	0x40014800
 8001b2c:	40001c00 	.word	0x40001c00

08001b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b0aa      	sub	sp, #168	; 0xa8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2280      	movs	r2, #128	; 0x80
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4618      	mov	r0, r3
 8001b52:	f004 fe59 	bl	8006808 <memset>
  if(huart->Instance==USART3)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a26      	ldr	r2, [pc, #152]	; (8001bf4 <HAL_UART_MspInit+0xc4>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d144      	bne.n	8001bea <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b64:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b6a:	f107 0314 	add.w	r3, r7, #20
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f001 fc8e 	bl	8003490 <HAL_RCCEx_PeriphCLKConfig>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b7a:	f7ff fecd 	bl	8001918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b7e:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a1d      	ldr	r2, [pc, #116]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a17      	ldr	r2, [pc, #92]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001b9c:	f043 0308 	orr.w	r3, r3, #8
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_UART_MspInit+0xc8>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001bae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bb2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bc8:	2307      	movs	r3, #7
 8001bca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4809      	ldr	r0, [pc, #36]	; (8001bfc <HAL_UART_MspInit+0xcc>)
 8001bd6:	f000 fc01 	bl	80023dc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2027      	movs	r0, #39	; 0x27
 8001be0:	f000 fa71 	bl	80020c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001be4:	2027      	movs	r0, #39	; 0x27
 8001be6:	f000 fa8a 	bl	80020fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bea:	bf00      	nop
 8001bec:	37a8      	adds	r7, #168	; 0xa8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40004800 	.word	0x40004800
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020c00 	.word	0x40020c00

08001c00 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b0aa      	sub	sp, #168	; 0xa8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	2280      	movs	r2, #128	; 0x80
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f004 fdf1 	bl	8006808 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c2e:	d159      	bne.n	8001ce4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001c30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c34:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4618      	mov	r0, r3
 8001c42:	f001 fc25 	bl	8003490 <HAL_RCCEx_PeriphCLKConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001c4c:	f7ff fe64 	bl	8001918 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c50:	4b26      	ldr	r3, [pc, #152]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c54:	4a25      	ldr	r2, [pc, #148]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5c:	4b23      	ldr	r3, [pc, #140]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001c68:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001c6c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c70:	2302      	movs	r3, #2
 8001c72:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c82:	230a      	movs	r3, #10
 8001c84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c88:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4818      	ldr	r0, [pc, #96]	; (8001cf0 <HAL_PCD_MspInit+0xf0>)
 8001c90:	f000 fba4 	bl	80023dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ca8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001cac:	4619      	mov	r1, r3
 8001cae:	4810      	ldr	r0, [pc, #64]	; (8001cf0 <HAL_PCD_MspInit+0xf0>)
 8001cb0:	f000 fb94 	bl	80023dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb8:	4a0c      	ldr	r2, [pc, #48]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cbe:	6353      	str	r3, [r2, #52]	; 0x34
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	4b07      	ldr	r3, [pc, #28]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd0:	4a06      	ldr	r2, [pc, #24]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cd2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cd6:	6453      	str	r3, [r2, #68]	; 0x44
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <HAL_PCD_MspInit+0xec>)
 8001cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001ce4:	bf00      	nop
 8001ce6:	37a8      	adds	r7, #168	; 0xa8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40020000 	.word	0x40020000

08001cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf8:	e7fe      	b.n	8001cf8 <NMI_Handler+0x4>

08001cfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfe:	e7fe      	b.n	8001cfe <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d04:	e7fe      	b.n	8001d04 <MemManage_Handler+0x4>

08001d06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0a:	e7fe      	b.n	8001d0a <BusFault_Handler+0x4>

08001d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d10:	e7fe      	b.n	8001d10 <UsageFault_Handler+0x4>

08001d12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d40:	f000 f8a2 	bl	8001e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001d4c:	4802      	ldr	r0, [pc, #8]	; (8001d58 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001d4e:	f002 fb5b 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000500 	.word	0x20000500

08001d5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001d60:	4802      	ldr	r0, [pc, #8]	; (8001d6c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001d62:	f002 fb51 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	2000054c 	.word	0x2000054c

08001d70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d74:	4802      	ldr	r0, [pc, #8]	; (8001d80 <USART3_IRQHandler+0x10>)
 8001d76:	f002 ffc7 	bl	8004d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200005e4 	.word	0x200005e4

08001d84 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001d88:	4802      	ldr	r0, [pc, #8]	; (8001d94 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001d8a:	f002 fb3d 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000598 	.word	0x20000598

08001d98 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d9c:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <SystemInit+0x20>)
 8001d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001da2:	4a05      	ldr	r2, [pc, #20]	; (8001db8 <SystemInit+0x20>)
 8001da4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001da8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001dbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001df4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dc0:	480d      	ldr	r0, [pc, #52]	; (8001df8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dc2:	490e      	ldr	r1, [pc, #56]	; (8001dfc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dc4:	4a0e      	ldr	r2, [pc, #56]	; (8001e00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc8:	e002      	b.n	8001dd0 <LoopCopyDataInit>

08001dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dce:	3304      	adds	r3, #4

08001dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd4:	d3f9      	bcc.n	8001dca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd6:	4a0b      	ldr	r2, [pc, #44]	; (8001e04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dd8:	4c0b      	ldr	r4, [pc, #44]	; (8001e08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ddc:	e001      	b.n	8001de2 <LoopFillZerobss>

08001dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001de0:	3204      	adds	r2, #4

08001de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de4:	d3fb      	bcc.n	8001dde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001de6:	f7ff ffd7 	bl	8001d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dea:	f004 fd1b 	bl	8006824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dee:	f7ff fa03 	bl	80011f8 <main>
  bx  lr    
 8001df2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001df4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dfc:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8001e00:	08006fc0 	.word	0x08006fc0
  ldr r2, =_sbss
 8001e04:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8001e08:	20000cbc 	.word	0x20000cbc

08001e0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e0c:	e7fe      	b.n	8001e0c <ADC_IRQHandler>

08001e0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e12:	2003      	movs	r0, #3
 8001e14:	f000 f94c 	bl	80020b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f000 f805 	bl	8001e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e1e:	f7ff fd81 	bl	8001924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <HAL_InitTick+0x54>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_InitTick+0x58>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 f967 	bl	800211a <HAL_SYSTICK_Config>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00e      	b.n	8001e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b0f      	cmp	r3, #15
 8001e5a:	d80a      	bhi.n	8001e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295
 8001e64:	f000 f92f 	bl	80020c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e68:	4a06      	ldr	r2, [pc, #24]	; (8001e84 <HAL_InitTick+0x5c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e000      	b.n	8001e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000204 	.word	0x20000204
 8001e80:	2000020c 	.word	0x2000020c
 8001e84:	20000208 	.word	0x20000208

08001e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_IncTick+0x20>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <HAL_IncTick+0x24>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	4a04      	ldr	r2, [pc, #16]	; (8001eac <HAL_IncTick+0x24>)
 8001e9a:	6013      	str	r3, [r2, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	2000020c 	.word	0x2000020c
 8001eac:	20000b80 	.word	0x20000b80

08001eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <HAL_GetTick+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	20000b80 	.word	0x20000b80

08001ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff ffee 	bl	8001eb0 <HAL_GetTick>
 8001ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d005      	beq.n	8001eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <HAL_Delay+0x44>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eee:	bf00      	nop
 8001ef0:	f7ff ffde 	bl	8001eb0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d8f7      	bhi.n	8001ef0 <HAL_Delay+0x28>
  {
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	2000020c 	.word	0x2000020c

08001f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f20:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <__NVIC_SetPriorityGrouping+0x40>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <__NVIC_SetPriorityGrouping+0x44>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f3e:	4a04      	ldr	r2, [pc, #16]	; (8001f50 <__NVIC_SetPriorityGrouping+0x40>)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	60d3      	str	r3, [r2, #12]
}
 8001f44:	bf00      	nop
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00
 8001f54:	05fa0000 	.word	0x05fa0000

08001f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f5c:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <__NVIC_GetPriorityGrouping+0x18>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	0a1b      	lsrs	r3, r3, #8
 8001f62:	f003 0307 	and.w	r3, r3, #7
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	db0b      	blt.n	8001f9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	f003 021f 	and.w	r2, r3, #31
 8001f8c:	4907      	ldr	r1, [pc, #28]	; (8001fac <__NVIC_EnableIRQ+0x38>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	095b      	lsrs	r3, r3, #5
 8001f94:	2001      	movs	r0, #1
 8001f96:	fa00 f202 	lsl.w	r2, r0, r2
 8001f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000e100 	.word	0xe000e100

08001fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	6039      	str	r1, [r7, #0]
 8001fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	db0a      	blt.n	8001fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	490c      	ldr	r1, [pc, #48]	; (8001ffc <__NVIC_SetPriority+0x4c>)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	0112      	lsls	r2, r2, #4
 8001fd0:	b2d2      	uxtb	r2, r2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd8:	e00a      	b.n	8001ff0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	4908      	ldr	r1, [pc, #32]	; (8002000 <__NVIC_SetPriority+0x50>)
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	3b04      	subs	r3, #4
 8001fe8:	0112      	lsls	r2, r2, #4
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	440b      	add	r3, r1
 8001fee:	761a      	strb	r2, [r3, #24]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	e000e100 	.word	0xe000e100
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	; 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	f1c3 0307 	rsb	r3, r3, #7
 800201e:	2b04      	cmp	r3, #4
 8002020:	bf28      	it	cs
 8002022:	2304      	movcs	r3, #4
 8002024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3304      	adds	r3, #4
 800202a:	2b06      	cmp	r3, #6
 800202c:	d902      	bls.n	8002034 <NVIC_EncodePriority+0x30>
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3b03      	subs	r3, #3
 8002032:	e000      	b.n	8002036 <NVIC_EncodePriority+0x32>
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002038:	f04f 32ff 	mov.w	r2, #4294967295
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	401a      	ands	r2, r3
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800204c:	f04f 31ff 	mov.w	r1, #4294967295
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	fa01 f303 	lsl.w	r3, r1, r3
 8002056:	43d9      	mvns	r1, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	4313      	orrs	r3, r2
         );
}
 800205e:	4618      	mov	r0, r3
 8002060:	3724      	adds	r7, #36	; 0x24
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3b01      	subs	r3, #1
 8002078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800207c:	d301      	bcc.n	8002082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800207e:	2301      	movs	r3, #1
 8002080:	e00f      	b.n	80020a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002082:	4a0a      	ldr	r2, [pc, #40]	; (80020ac <SysTick_Config+0x40>)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800208a:	210f      	movs	r1, #15
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f7ff ff8e 	bl	8001fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <SysTick_Config+0x40>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800209a:	4b04      	ldr	r3, [pc, #16]	; (80020ac <SysTick_Config+0x40>)
 800209c:	2207      	movs	r2, #7
 800209e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	e000e010 	.word	0xe000e010

080020b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f7ff ff29 	bl	8001f10 <__NVIC_SetPriorityGrouping>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d8:	f7ff ff3e 	bl	8001f58 <__NVIC_GetPriorityGrouping>
 80020dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	6978      	ldr	r0, [r7, #20]
 80020e4:	f7ff ff8e 	bl	8002004 <NVIC_EncodePriority>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff5d 	bl	8001fb0 <__NVIC_SetPriority>
}
 80020f6:	bf00      	nop
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	4603      	mov	r3, r0
 8002106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff31 	bl	8001f74 <__NVIC_EnableIRQ>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff ffa2 	bl	800206c <SysTick_Config>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e014      	b.n	800216e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	791b      	ldrb	r3, [r3, #4]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d105      	bne.n	800215a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7ff fc09 	bl	800196c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2202      	movs	r2, #2
 800215e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	795b      	ldrb	r3, [r3, #5]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_DAC_Start+0x16>
 8002188:	2302      	movs	r3, #2
 800218a:	e040      	b.n	800220e <HAL_DAC_Start+0x98>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2202      	movs	r2, #2
 8002196:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6819      	ldr	r1, [r3, #0]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	2201      	movs	r2, #1
 80021a6:	409a      	lsls	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10f      	bne.n	80021d6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80021c0:	2b3c      	cmp	r3, #60	; 0x3c
 80021c2:	d11d      	bne.n	8002200 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	e014      	b.n	8002200 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	f003 0310 	and.w	r3, r3, #16
 80021e6:	213c      	movs	r1, #60	; 0x3c
 80021e8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d107      	bne.n	8002200 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0202 	orr.w	r2, r2, #2
 80021fe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800221a:	b480      	push	{r7}
 800221c:	b087      	sub	sp, #28
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	795b      	ldrb	r3, [r3, #5]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d101      	bne.n	8002232 <HAL_DAC_ConfigChannel+0x18>
 800222e:	2302      	movs	r3, #2
 8002230:	e03c      	b.n	80022ac <HAL_DAC_ConfigChannel+0x92>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2201      	movs	r2, #1
 8002236:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2202      	movs	r2, #2
 800223c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	43db      	mvns	r3, r3
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4013      	ands	r3, r2
 800225a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f003 0310 	and.w	r3, r3, #16
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	4313      	orrs	r3, r2
 8002278:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6819      	ldr	r1, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	22c0      	movs	r2, #192	; 0xc0
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43da      	mvns	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	400a      	ands	r2, r1
 800229c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	371c      	adds	r7, #28
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022c6:	f7ff fdf3 	bl	8001eb0 <HAL_GetTick>
 80022ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d008      	beq.n	80022ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2280      	movs	r2, #128	; 0x80
 80022dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e052      	b.n	8002390 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0216 	bic.w	r2, r2, #22
 80022f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	695a      	ldr	r2, [r3, #20]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002308:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	d103      	bne.n	800231a <HAL_DMA_Abort+0x62>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002316:	2b00      	cmp	r3, #0
 8002318:	d007      	beq.n	800232a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0208 	bic.w	r2, r2, #8
 8002328:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 0201 	bic.w	r2, r2, #1
 8002338:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800233a:	e013      	b.n	8002364 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800233c:	f7ff fdb8 	bl	8001eb0 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b05      	cmp	r3, #5
 8002348:	d90c      	bls.n	8002364 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2220      	movs	r2, #32
 800234e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2203      	movs	r2, #3
 8002354:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e015      	b.n	8002390 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1e4      	bne.n	800233c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002376:	223f      	movs	r2, #63	; 0x3f
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d004      	beq.n	80023b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00c      	b.n	80023d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2205      	movs	r2, #5
 80023ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	; 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	e169      	b.n	80026d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80023fc:	2201      	movs	r2, #1
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	429a      	cmp	r2, r3
 8002416:	f040 8158 	bne.w	80026ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d005      	beq.n	8002432 <HAL_GPIO_Init+0x56>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d130      	bne.n	8002494 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	2203      	movs	r2, #3
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43db      	mvns	r3, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4013      	ands	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	091b      	lsrs	r3, r3, #4
 800247e:	f003 0201 	and.w	r2, r3, #1
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b03      	cmp	r3, #3
 800249e:	d017      	beq.n	80024d0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	2203      	movs	r2, #3
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d123      	bne.n	8002524 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	08da      	lsrs	r2, r3, #3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3208      	adds	r2, #8
 80024e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	08da      	lsrs	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3208      	adds	r2, #8
 800251e:	69b9      	ldr	r1, [r7, #24]
 8002520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	2203      	movs	r2, #3
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0203 	and.w	r2, r3, #3
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80b2 	beq.w	80026ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002566:	4b60      	ldr	r3, [pc, #384]	; (80026e8 <HAL_GPIO_Init+0x30c>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	4a5f      	ldr	r2, [pc, #380]	; (80026e8 <HAL_GPIO_Init+0x30c>)
 800256c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002570:	6453      	str	r3, [r2, #68]	; 0x44
 8002572:	4b5d      	ldr	r3, [pc, #372]	; (80026e8 <HAL_GPIO_Init+0x30c>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800257e:	4a5b      	ldr	r2, [pc, #364]	; (80026ec <HAL_GPIO_Init+0x310>)
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	089b      	lsrs	r3, r3, #2
 8002584:	3302      	adds	r3, #2
 8002586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	220f      	movs	r2, #15
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4013      	ands	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a52      	ldr	r2, [pc, #328]	; (80026f0 <HAL_GPIO_Init+0x314>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d02b      	beq.n	8002602 <HAL_GPIO_Init+0x226>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a51      	ldr	r2, [pc, #324]	; (80026f4 <HAL_GPIO_Init+0x318>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d025      	beq.n	80025fe <HAL_GPIO_Init+0x222>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a50      	ldr	r2, [pc, #320]	; (80026f8 <HAL_GPIO_Init+0x31c>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d01f      	beq.n	80025fa <HAL_GPIO_Init+0x21e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4f      	ldr	r2, [pc, #316]	; (80026fc <HAL_GPIO_Init+0x320>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d019      	beq.n	80025f6 <HAL_GPIO_Init+0x21a>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4e      	ldr	r2, [pc, #312]	; (8002700 <HAL_GPIO_Init+0x324>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d013      	beq.n	80025f2 <HAL_GPIO_Init+0x216>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4d      	ldr	r2, [pc, #308]	; (8002704 <HAL_GPIO_Init+0x328>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d00d      	beq.n	80025ee <HAL_GPIO_Init+0x212>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4c      	ldr	r2, [pc, #304]	; (8002708 <HAL_GPIO_Init+0x32c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d007      	beq.n	80025ea <HAL_GPIO_Init+0x20e>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4b      	ldr	r2, [pc, #300]	; (800270c <HAL_GPIO_Init+0x330>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <HAL_GPIO_Init+0x20a>
 80025e2:	2307      	movs	r3, #7
 80025e4:	e00e      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025e6:	2308      	movs	r3, #8
 80025e8:	e00c      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025ea:	2306      	movs	r3, #6
 80025ec:	e00a      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025ee:	2305      	movs	r3, #5
 80025f0:	e008      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025f2:	2304      	movs	r3, #4
 80025f4:	e006      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025f6:	2303      	movs	r3, #3
 80025f8:	e004      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e002      	b.n	8002604 <HAL_GPIO_Init+0x228>
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <HAL_GPIO_Init+0x228>
 8002602:	2300      	movs	r3, #0
 8002604:	69fa      	ldr	r2, [r7, #28]
 8002606:	f002 0203 	and.w	r2, r2, #3
 800260a:	0092      	lsls	r2, r2, #2
 800260c:	4093      	lsls	r3, r2
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4313      	orrs	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002614:	4935      	ldr	r1, [pc, #212]	; (80026ec <HAL_GPIO_Init+0x310>)
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	089b      	lsrs	r3, r3, #2
 800261a:	3302      	adds	r3, #2
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002622:	4b3b      	ldr	r3, [pc, #236]	; (8002710 <HAL_GPIO_Init+0x334>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002646:	4a32      	ldr	r2, [pc, #200]	; (8002710 <HAL_GPIO_Init+0x334>)
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800264c:	4b30      	ldr	r3, [pc, #192]	; (8002710 <HAL_GPIO_Init+0x334>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	4313      	orrs	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002670:	4a27      	ldr	r2, [pc, #156]	; (8002710 <HAL_GPIO_Init+0x334>)
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002676:	4b26      	ldr	r3, [pc, #152]	; (8002710 <HAL_GPIO_Init+0x334>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	43db      	mvns	r3, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4013      	ands	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	4313      	orrs	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800269a:	4a1d      	ldr	r2, [pc, #116]	; (8002710 <HAL_GPIO_Init+0x334>)
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a0:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <HAL_GPIO_Init+0x334>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	43db      	mvns	r3, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026c4:	4a12      	ldr	r2, [pc, #72]	; (8002710 <HAL_GPIO_Init+0x334>)
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3301      	adds	r3, #1
 80026ce:	61fb      	str	r3, [r7, #28]
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	2b0f      	cmp	r3, #15
 80026d4:	f67f ae92 	bls.w	80023fc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80026d8:	bf00      	nop
 80026da:	bf00      	nop
 80026dc:	3724      	adds	r7, #36	; 0x24
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40013800 	.word	0x40013800
 80026f0:	40020000 	.word	0x40020000
 80026f4:	40020400 	.word	0x40020400
 80026f8:	40020800 	.word	0x40020800
 80026fc:	40020c00 	.word	0x40020c00
 8002700:	40021000 	.word	0x40021000
 8002704:	40021400 	.word	0x40021400
 8002708:	40021800 	.word	0x40021800
 800270c:	40021c00 	.word	0x40021c00
 8002710:	40013c00 	.word	0x40013c00

08002714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	887b      	ldrh	r3, [r7, #2]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e001      	b.n	8002736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	807b      	strh	r3, [r7, #2]
 8002750:	4613      	mov	r3, r2
 8002752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002754:	787b      	ldrb	r3, [r7, #1]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800275a:	887a      	ldrh	r2, [r7, #2]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002760:	e003      	b.n	800276a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002762:	887b      	ldrh	r3, [r7, #2]
 8002764:	041a      	lsls	r2, r3, #16
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	619a      	str	r2, [r3, #24]
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	460b      	mov	r3, r1
 8002780:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002788:	887a      	ldrh	r2, [r7, #2]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4013      	ands	r3, r2
 800278e:	041a      	lsls	r2, r3, #16
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	43d9      	mvns	r1, r3
 8002794:	887b      	ldrh	r3, [r7, #2]
 8002796:	400b      	ands	r3, r1
 8002798:	431a      	orrs	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	619a      	str	r2, [r3, #24]
}
 800279e:	bf00      	nop
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ac:	b08f      	sub	sp, #60	; 0x3c
 80027ae:	af0a      	add	r7, sp, #40	; 0x28
 80027b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e116      	b.n	80029ea <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff fa12 	bl	8001c00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2203      	movs	r2, #3
 80027e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f003 fcc8 	bl	8006190 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	603b      	str	r3, [r7, #0]
 8002806:	687e      	ldr	r6, [r7, #4]
 8002808:	466d      	mov	r5, sp
 800280a:	f106 0410 	add.w	r4, r6, #16
 800280e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002810:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002812:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002814:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002816:	e894 0003 	ldmia.w	r4, {r0, r1}
 800281a:	e885 0003 	stmia.w	r5, {r0, r1}
 800281e:	1d33      	adds	r3, r6, #4
 8002820:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002822:	6838      	ldr	r0, [r7, #0]
 8002824:	f003 fc2c 	bl	8006080 <USB_CoreInit>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2202      	movs	r2, #2
 8002832:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e0d7      	b.n	80029ea <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2100      	movs	r1, #0
 8002840:	4618      	mov	r0, r3
 8002842:	f003 fcb6 	bl	80061b2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002846:	2300      	movs	r3, #0
 8002848:	73fb      	strb	r3, [r7, #15]
 800284a:	e04a      	b.n	80028e2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800284c:	7bfa      	ldrb	r2, [r7, #15]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	333d      	adds	r3, #61	; 0x3d
 800285c:	2201      	movs	r2, #1
 800285e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	333c      	adds	r3, #60	; 0x3c
 8002870:	7bfa      	ldrb	r2, [r7, #15]
 8002872:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002874:	7bfa      	ldrb	r2, [r7, #15]
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	b298      	uxth	r0, r3
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	4413      	add	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	3344      	adds	r3, #68	; 0x44
 8002888:	4602      	mov	r2, r0
 800288a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800288c:	7bfa      	ldrb	r2, [r7, #15]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3340      	adds	r3, #64	; 0x40
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3348      	adds	r3, #72	; 0x48
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	334c      	adds	r3, #76	; 0x4c
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4613      	mov	r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	4413      	add	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	3354      	adds	r3, #84	; 0x54
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	3301      	adds	r3, #1
 80028e0:	73fb      	strb	r3, [r7, #15]
 80028e2:	7bfa      	ldrb	r2, [r7, #15]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d3af      	bcc.n	800284c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028ec:	2300      	movs	r3, #0
 80028ee:	73fb      	strb	r3, [r7, #15]
 80028f0:	e044      	b.n	800297c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028f2:	7bfa      	ldrb	r2, [r7, #15]
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	440b      	add	r3, r1
 8002900:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002904:	2200      	movs	r2, #0
 8002906:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002908:	7bfa      	ldrb	r2, [r7, #15]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	4413      	add	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800291a:	7bfa      	ldrb	r2, [r7, #15]
 800291c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800291e:	7bfa      	ldrb	r2, [r7, #15]
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	4413      	add	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002934:	7bfa      	ldrb	r2, [r7, #15]
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	4613      	mov	r3, r2
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	440b      	add	r3, r1
 8002942:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800294a:	7bfa      	ldrb	r2, [r7, #15]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002960:	7bfa      	ldrb	r2, [r7, #15]
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002976:	7bfb      	ldrb	r3, [r7, #15]
 8002978:	3301      	adds	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	7bfa      	ldrb	r2, [r7, #15]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	429a      	cmp	r2, r3
 8002984:	d3b5      	bcc.n	80028f2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	687e      	ldr	r6, [r7, #4]
 800298e:	466d      	mov	r5, sp
 8002990:	f106 0410 	add.w	r4, r6, #16
 8002994:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002996:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002998:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800299a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800299c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80029a4:	1d33      	adds	r3, r6, #4
 80029a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029a8:	6838      	ldr	r0, [r7, #0]
 80029aa:	f003 fc4f 	bl	800624c <USB_DevInit>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e014      	b.n	80029ea <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d102      	bne.n	80029de <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f80b 	bl	80029f4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f003 fe1d 	bl	8006622 <USB_DevDisconnect>

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080029f4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a22:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_PCDEx_ActivateLPM+0x44>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	10000003 	.word	0x10000003

08002a3c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a04      	ldr	r2, [pc, #16]	; (8002a58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a4a:	6013      	str	r3, [r2, #0]
}
 8002a4c:	bf00      	nop
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40007000 	.word	0x40007000

08002a5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	4b23      	ldr	r3, [pc, #140]	; (8002af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	4a22      	ldr	r2, [pc, #136]	; (8002af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a70:	6413      	str	r3, [r2, #64]	; 0x40
 8002a72:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	603b      	str	r3, [r7, #0]
 8002a7c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a1d      	ldr	r2, [pc, #116]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a8a:	f7ff fa11 	bl	8001eb0 <HAL_GetTick>
 8002a8e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a90:	e009      	b.n	8002aa6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a92:	f7ff fa0d 	bl	8001eb0 <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002aa0:	d901      	bls.n	8002aa6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e022      	b.n	8002aec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002aa6:	4b14      	ldr	r3, [pc, #80]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab2:	d1ee      	bne.n	8002a92 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ab4:	4b10      	ldr	r3, [pc, #64]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a0f      	ldr	r2, [pc, #60]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ac0:	f7ff f9f6 	bl	8001eb0 <HAL_GetTick>
 8002ac4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ac6:	e009      	b.n	8002adc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ac8:	f7ff f9f2 	bl	8001eb0 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ad6:	d901      	bls.n	8002adc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e007      	b.n	8002aec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002adc:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ae8:	d1ee      	bne.n	8002ac8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40007000 	.word	0x40007000

08002afc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002b04:	2300      	movs	r3, #0
 8002b06:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e291      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8087 	beq.w	8002c2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b20:	4b96      	ldr	r3, [pc, #600]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 030c 	and.w	r3, r3, #12
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d00c      	beq.n	8002b46 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b2c:	4b93      	ldr	r3, [pc, #588]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 030c 	and.w	r3, r3, #12
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d112      	bne.n	8002b5e <HAL_RCC_OscConfig+0x62>
 8002b38:	4b90      	ldr	r3, [pc, #576]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b44:	d10b      	bne.n	8002b5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b46:	4b8d      	ldr	r3, [pc, #564]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d06c      	beq.n	8002c2c <HAL_RCC_OscConfig+0x130>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d168      	bne.n	8002c2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e26b      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b66:	d106      	bne.n	8002b76 <HAL_RCC_OscConfig+0x7a>
 8002b68:	4b84      	ldr	r3, [pc, #528]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a83      	ldr	r2, [pc, #524]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	e02e      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd8>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x9c>
 8002b7e:	4b7f      	ldr	r3, [pc, #508]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a7e      	ldr	r2, [pc, #504]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	4b7c      	ldr	r3, [pc, #496]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a7b      	ldr	r2, [pc, #492]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002b90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e01d      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd8>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ba0:	d10c      	bne.n	8002bbc <HAL_RCC_OscConfig+0xc0>
 8002ba2:	4b76      	ldr	r3, [pc, #472]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a75      	ldr	r2, [pc, #468]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b73      	ldr	r3, [pc, #460]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a72      	ldr	r2, [pc, #456]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	e00b      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd8>
 8002bbc:	4b6f      	ldr	r3, [pc, #444]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a6e      	ldr	r2, [pc, #440]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b6c      	ldr	r3, [pc, #432]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a6b      	ldr	r2, [pc, #428]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d013      	beq.n	8002c04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bdc:	f7ff f968 	bl	8001eb0 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be4:	f7ff f964 	bl	8001eb0 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b64      	cmp	r3, #100	; 0x64
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e21f      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	4b61      	ldr	r3, [pc, #388]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0xe8>
 8002c02:	e014      	b.n	8002c2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c04:	f7ff f954 	bl	8001eb0 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c0c:	f7ff f950 	bl	8001eb0 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	; 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e20b      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1e:	4b57      	ldr	r3, [pc, #348]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f0      	bne.n	8002c0c <HAL_RCC_OscConfig+0x110>
 8002c2a:	e000      	b.n	8002c2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d069      	beq.n	8002d0e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c3a:	4b50      	ldr	r3, [pc, #320]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00b      	beq.n	8002c5e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c46:	4b4d      	ldr	r3, [pc, #308]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d11c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x190>
 8002c52:	4b4a      	ldr	r3, [pc, #296]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d116      	bne.n	8002c8c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5e:	4b47      	ldr	r3, [pc, #284]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d005      	beq.n	8002c76 <HAL_RCC_OscConfig+0x17a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d001      	beq.n	8002c76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e1df      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c76:	4b41      	ldr	r3, [pc, #260]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	493d      	ldr	r1, [pc, #244]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8a:	e040      	b.n	8002d0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d023      	beq.n	8002cdc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c94:	4b39      	ldr	r3, [pc, #228]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a38      	ldr	r2, [pc, #224]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002c9a:	f043 0301 	orr.w	r3, r3, #1
 8002c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7ff f906 	bl	8001eb0 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca8:	f7ff f902 	bl	8001eb0 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e1bd      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cba:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f0      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc6:	4b2d      	ldr	r3, [pc, #180]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	4929      	ldr	r1, [pc, #164]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]
 8002cda:	e018      	b.n	8002d0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cdc:	4b27      	ldr	r3, [pc, #156]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a26      	ldr	r2, [pc, #152]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002ce2:	f023 0301 	bic.w	r3, r3, #1
 8002ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce8:	f7ff f8e2 	bl	8001eb0 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf0:	f7ff f8de 	bl	8001eb0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e199      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d02:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f0      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0308 	and.w	r3, r3, #8
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d038      	beq.n	8002d8c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d019      	beq.n	8002d56 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d22:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d26:	4a15      	ldr	r2, [pc, #84]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2e:	f7ff f8bf 	bl	8001eb0 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d34:	e008      	b.n	8002d48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d36:	f7ff f8bb 	bl	8001eb0 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e176      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0f0      	beq.n	8002d36 <HAL_RCC_OscConfig+0x23a>
 8002d54:	e01a      	b.n	8002d8c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d56:	4b09      	ldr	r3, [pc, #36]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d5a:	4a08      	ldr	r2, [pc, #32]	; (8002d7c <HAL_RCC_OscConfig+0x280>)
 8002d5c:	f023 0301 	bic.w	r3, r3, #1
 8002d60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d62:	f7ff f8a5 	bl	8001eb0 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d68:	e00a      	b.n	8002d80 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d6a:	f7ff f8a1 	bl	8001eb0 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d903      	bls.n	8002d80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e15c      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
 8002d7c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d80:	4b91      	ldr	r3, [pc, #580]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1ee      	bne.n	8002d6a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 80a4 	beq.w	8002ee2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9a:	4b8b      	ldr	r3, [pc, #556]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10d      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	4b88      	ldr	r3, [pc, #544]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4a87      	ldr	r2, [pc, #540]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	; 0x40
 8002db2:	4b85      	ldr	r3, [pc, #532]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc2:	4b82      	ldr	r3, [pc, #520]	; (8002fcc <HAL_RCC_OscConfig+0x4d0>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d118      	bne.n	8002e00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002dce:	4b7f      	ldr	r3, [pc, #508]	; (8002fcc <HAL_RCC_OscConfig+0x4d0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a7e      	ldr	r2, [pc, #504]	; (8002fcc <HAL_RCC_OscConfig+0x4d0>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dda:	f7ff f869 	bl	8001eb0 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de2:	f7ff f865 	bl	8001eb0 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b64      	cmp	r3, #100	; 0x64
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e120      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002df4:	4b75      	ldr	r3, [pc, #468]	; (8002fcc <HAL_RCC_OscConfig+0x4d0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d106      	bne.n	8002e16 <HAL_RCC_OscConfig+0x31a>
 8002e08:	4b6f      	ldr	r3, [pc, #444]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0c:	4a6e      	ldr	r2, [pc, #440]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6713      	str	r3, [r2, #112]	; 0x70
 8002e14:	e02d      	b.n	8002e72 <HAL_RCC_OscConfig+0x376>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x33c>
 8002e1e:	4b6a      	ldr	r3, [pc, #424]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e22:	4a69      	ldr	r2, [pc, #420]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e24:	f023 0301 	bic.w	r3, r3, #1
 8002e28:	6713      	str	r3, [r2, #112]	; 0x70
 8002e2a:	4b67      	ldr	r3, [pc, #412]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	4a66      	ldr	r2, [pc, #408]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e30:	f023 0304 	bic.w	r3, r3, #4
 8002e34:	6713      	str	r3, [r2, #112]	; 0x70
 8002e36:	e01c      	b.n	8002e72 <HAL_RCC_OscConfig+0x376>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	2b05      	cmp	r3, #5
 8002e3e:	d10c      	bne.n	8002e5a <HAL_RCC_OscConfig+0x35e>
 8002e40:	4b61      	ldr	r3, [pc, #388]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e44:	4a60      	ldr	r2, [pc, #384]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4c:	4b5e      	ldr	r3, [pc, #376]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e50:	4a5d      	ldr	r2, [pc, #372]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6713      	str	r3, [r2, #112]	; 0x70
 8002e58:	e00b      	b.n	8002e72 <HAL_RCC_OscConfig+0x376>
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5e:	4a5a      	ldr	r2, [pc, #360]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	6713      	str	r3, [r2, #112]	; 0x70
 8002e66:	4b58      	ldr	r3, [pc, #352]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e6a:	4a57      	ldr	r2, [pc, #348]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e6c:	f023 0304 	bic.w	r3, r3, #4
 8002e70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d015      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7a:	f7ff f819 	bl	8001eb0 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7ff f815 	bl	8001eb0 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0ce      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e98:	4b4b      	ldr	r3, [pc, #300]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0ee      	beq.n	8002e82 <HAL_RCC_OscConfig+0x386>
 8002ea4:	e014      	b.n	8002ed0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea6:	f7ff f803 	bl	8001eb0 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	e00a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eae:	f7fe ffff 	bl	8001eb0 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e0b8      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec4:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1ee      	bne.n	8002eae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d105      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ed6:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	4a3b      	ldr	r2, [pc, #236]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 80a4 	beq.w	8003034 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eec:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d06b      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d149      	bne.n	8002f94 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f00:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a30      	ldr	r2, [pc, #192]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe ffd0 	bl	8001eb0 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f14:	f7fe ffcc 	bl	8001eb0 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e087      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f26:	4b28      	ldr	r3, [pc, #160]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f0      	bne.n	8002f14 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69da      	ldr	r2, [r3, #28]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	019b      	lsls	r3, r3, #6
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f48:	085b      	lsrs	r3, r3, #1
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	041b      	lsls	r3, r3, #16
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f54:	061b      	lsls	r3, r3, #24
 8002f56:	4313      	orrs	r3, r2
 8002f58:	4a1b      	ldr	r2, [pc, #108]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f5a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f5e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f60:	4b19      	ldr	r3, [pc, #100]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a18      	ldr	r2, [pc, #96]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6c:	f7fe ffa0 	bl	8001eb0 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fe ff9c 	bl	8001eb0 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e057      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f86:	4b10      	ldr	r3, [pc, #64]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x478>
 8002f92:	e04f      	b.n	8003034 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f94:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a0b      	ldr	r2, [pc, #44]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa0:	f7fe ff86 	bl	8001eb0 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa8:	f7fe ff82 	bl	8001eb0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e03d      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fba:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <HAL_RCC_OscConfig+0x4cc>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x4ac>
 8002fc6:	e035      	b.n	8003034 <HAL_RCC_OscConfig+0x538>
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	; (8003040 <HAL_RCC_OscConfig+0x544>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d028      	beq.n	8003030 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d121      	bne.n	8003030 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d11a      	bne.n	8003030 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003000:	4013      	ands	r3, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003006:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003008:	4293      	cmp	r3, r2
 800300a:	d111      	bne.n	8003030 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003016:	085b      	lsrs	r3, r3, #1
 8003018:	3b01      	subs	r3, #1
 800301a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800301c:	429a      	cmp	r2, r3
 800301e:	d107      	bne.n	8003030 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e000      	b.n	8003036 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40023800 	.word	0x40023800

08003044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0d0      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800305c:	4b6a      	ldr	r3, [pc, #424]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	429a      	cmp	r2, r3
 8003068:	d910      	bls.n	800308c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306a:	4b67      	ldr	r3, [pc, #412]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f023 020f 	bic.w	r2, r3, #15
 8003072:	4965      	ldr	r1, [pc, #404]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	4313      	orrs	r3, r2
 8003078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800307a:	4b63      	ldr	r3, [pc, #396]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d001      	beq.n	800308c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e0b8      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d020      	beq.n	80030da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d005      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030a4:	4b59      	ldr	r3, [pc, #356]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4a58      	ldr	r2, [pc, #352]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030bc:	4b53      	ldr	r3, [pc, #332]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	4a52      	ldr	r2, [pc, #328]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c8:	4b50      	ldr	r3, [pc, #320]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	494d      	ldr	r1, [pc, #308]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d040      	beq.n	8003168 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d107      	bne.n	80030fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ee:	4b47      	ldr	r3, [pc, #284]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d115      	bne.n	8003126 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e07f      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2b02      	cmp	r3, #2
 8003104:	d107      	bne.n	8003116 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003106:	4b41      	ldr	r3, [pc, #260]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d109      	bne.n	8003126 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e073      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003116:	4b3d      	ldr	r3, [pc, #244]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e06b      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f023 0203 	bic.w	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	4936      	ldr	r1, [pc, #216]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 8003134:	4313      	orrs	r3, r2
 8003136:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003138:	f7fe feba 	bl	8001eb0 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313e:	e00a      	b.n	8003156 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003140:	f7fe feb6 	bl	8001eb0 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	; 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e053      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003156:	4b2d      	ldr	r3, [pc, #180]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 020c 	and.w	r2, r3, #12
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	429a      	cmp	r2, r3
 8003166:	d1eb      	bne.n	8003140 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003168:	4b27      	ldr	r3, [pc, #156]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d210      	bcs.n	8003198 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003176:	4b24      	ldr	r3, [pc, #144]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 020f 	bic.w	r2, r3, #15
 800317e:	4922      	ldr	r1, [pc, #136]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003186:	4b20      	ldr	r3, [pc, #128]	; (8003208 <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d001      	beq.n	8003198 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e032      	b.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d008      	beq.n	80031b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031a4:	4b19      	ldr	r3, [pc, #100]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	4916      	ldr	r1, [pc, #88]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d009      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031c2:	4b12      	ldr	r3, [pc, #72]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	490e      	ldr	r1, [pc, #56]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031d6:	f000 f821 	bl	800321c <HAL_RCC_GetSysClockFreq>
 80031da:	4602      	mov	r2, r0
 80031dc:	4b0b      	ldr	r3, [pc, #44]	; (800320c <HAL_RCC_ClockConfig+0x1c8>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	490a      	ldr	r1, [pc, #40]	; (8003210 <HAL_RCC_ClockConfig+0x1cc>)
 80031e8:	5ccb      	ldrb	r3, [r1, r3]
 80031ea:	fa22 f303 	lsr.w	r3, r2, r3
 80031ee:	4a09      	ldr	r2, [pc, #36]	; (8003214 <HAL_RCC_ClockConfig+0x1d0>)
 80031f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031f2:	4b09      	ldr	r3, [pc, #36]	; (8003218 <HAL_RCC_ClockConfig+0x1d4>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fe16 	bl	8001e28 <HAL_InitTick>

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40023c00 	.word	0x40023c00
 800320c:	40023800 	.word	0x40023800
 8003210:	08006e94 	.word	0x08006e94
 8003214:	20000204 	.word	0x20000204
 8003218:	20000208 	.word	0x20000208

0800321c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800321c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003220:	b094      	sub	sp, #80	; 0x50
 8003222:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003224:	2300      	movs	r3, #0
 8003226:	647b      	str	r3, [r7, #68]	; 0x44
 8003228:	2300      	movs	r3, #0
 800322a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800322c:	2300      	movs	r3, #0
 800322e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003234:	4b79      	ldr	r3, [pc, #484]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 030c 	and.w	r3, r3, #12
 800323c:	2b08      	cmp	r3, #8
 800323e:	d00d      	beq.n	800325c <HAL_RCC_GetSysClockFreq+0x40>
 8003240:	2b08      	cmp	r3, #8
 8003242:	f200 80e1 	bhi.w	8003408 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003246:	2b00      	cmp	r3, #0
 8003248:	d002      	beq.n	8003250 <HAL_RCC_GetSysClockFreq+0x34>
 800324a:	2b04      	cmp	r3, #4
 800324c:	d003      	beq.n	8003256 <HAL_RCC_GetSysClockFreq+0x3a>
 800324e:	e0db      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003250:	4b73      	ldr	r3, [pc, #460]	; (8003420 <HAL_RCC_GetSysClockFreq+0x204>)
 8003252:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003254:	e0db      	b.n	800340e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003256:	4b73      	ldr	r3, [pc, #460]	; (8003424 <HAL_RCC_GetSysClockFreq+0x208>)
 8003258:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800325a:	e0d8      	b.n	800340e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800325c:	4b6f      	ldr	r3, [pc, #444]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003264:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003266:	4b6d      	ldr	r3, [pc, #436]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d063      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003272:	4b6a      	ldr	r3, [pc, #424]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	099b      	lsrs	r3, r3, #6
 8003278:	2200      	movs	r2, #0
 800327a:	63bb      	str	r3, [r7, #56]	; 0x38
 800327c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800327e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003284:	633b      	str	r3, [r7, #48]	; 0x30
 8003286:	2300      	movs	r3, #0
 8003288:	637b      	str	r3, [r7, #52]	; 0x34
 800328a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800328e:	4622      	mov	r2, r4
 8003290:	462b      	mov	r3, r5
 8003292:	f04f 0000 	mov.w	r0, #0
 8003296:	f04f 0100 	mov.w	r1, #0
 800329a:	0159      	lsls	r1, r3, #5
 800329c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032a0:	0150      	lsls	r0, r2, #5
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4621      	mov	r1, r4
 80032a8:	1a51      	subs	r1, r2, r1
 80032aa:	6139      	str	r1, [r7, #16]
 80032ac:	4629      	mov	r1, r5
 80032ae:	eb63 0301 	sbc.w	r3, r3, r1
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032c0:	4659      	mov	r1, fp
 80032c2:	018b      	lsls	r3, r1, #6
 80032c4:	4651      	mov	r1, sl
 80032c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032ca:	4651      	mov	r1, sl
 80032cc:	018a      	lsls	r2, r1, #6
 80032ce:	4651      	mov	r1, sl
 80032d0:	ebb2 0801 	subs.w	r8, r2, r1
 80032d4:	4659      	mov	r1, fp
 80032d6:	eb63 0901 	sbc.w	r9, r3, r1
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032ee:	4690      	mov	r8, r2
 80032f0:	4699      	mov	r9, r3
 80032f2:	4623      	mov	r3, r4
 80032f4:	eb18 0303 	adds.w	r3, r8, r3
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	462b      	mov	r3, r5
 80032fc:	eb49 0303 	adc.w	r3, r9, r3
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800330e:	4629      	mov	r1, r5
 8003310:	024b      	lsls	r3, r1, #9
 8003312:	4621      	mov	r1, r4
 8003314:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003318:	4621      	mov	r1, r4
 800331a:	024a      	lsls	r2, r1, #9
 800331c:	4610      	mov	r0, r2
 800331e:	4619      	mov	r1, r3
 8003320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003322:	2200      	movs	r2, #0
 8003324:	62bb      	str	r3, [r7, #40]	; 0x28
 8003326:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003328:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800332c:	f7fc ff8a 	bl	8000244 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4613      	mov	r3, r2
 8003336:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003338:	e058      	b.n	80033ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800333a:	4b38      	ldr	r3, [pc, #224]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	099b      	lsrs	r3, r3, #6
 8003340:	2200      	movs	r2, #0
 8003342:	4618      	mov	r0, r3
 8003344:	4611      	mov	r1, r2
 8003346:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800334a:	623b      	str	r3, [r7, #32]
 800334c:	2300      	movs	r3, #0
 800334e:	627b      	str	r3, [r7, #36]	; 0x24
 8003350:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003354:	4642      	mov	r2, r8
 8003356:	464b      	mov	r3, r9
 8003358:	f04f 0000 	mov.w	r0, #0
 800335c:	f04f 0100 	mov.w	r1, #0
 8003360:	0159      	lsls	r1, r3, #5
 8003362:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003366:	0150      	lsls	r0, r2, #5
 8003368:	4602      	mov	r2, r0
 800336a:	460b      	mov	r3, r1
 800336c:	4641      	mov	r1, r8
 800336e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003372:	4649      	mov	r1, r9
 8003374:	eb63 0b01 	sbc.w	fp, r3, r1
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	f04f 0300 	mov.w	r3, #0
 8003380:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003384:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003388:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800338c:	ebb2 040a 	subs.w	r4, r2, sl
 8003390:	eb63 050b 	sbc.w	r5, r3, fp
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	00eb      	lsls	r3, r5, #3
 800339e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033a2:	00e2      	lsls	r2, r4, #3
 80033a4:	4614      	mov	r4, r2
 80033a6:	461d      	mov	r5, r3
 80033a8:	4643      	mov	r3, r8
 80033aa:	18e3      	adds	r3, r4, r3
 80033ac:	603b      	str	r3, [r7, #0]
 80033ae:	464b      	mov	r3, r9
 80033b0:	eb45 0303 	adc.w	r3, r5, r3
 80033b4:	607b      	str	r3, [r7, #4]
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80033c2:	4629      	mov	r1, r5
 80033c4:	028b      	lsls	r3, r1, #10
 80033c6:	4621      	mov	r1, r4
 80033c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033cc:	4621      	mov	r1, r4
 80033ce:	028a      	lsls	r2, r1, #10
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033d6:	2200      	movs	r2, #0
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	61fa      	str	r2, [r7, #28]
 80033dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033e0:	f7fc ff30 	bl	8000244 <__aeabi_uldivmod>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	4613      	mov	r3, r2
 80033ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80033ec:	4b0b      	ldr	r3, [pc, #44]	; (800341c <HAL_RCC_GetSysClockFreq+0x200>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	0c1b      	lsrs	r3, r3, #16
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	3301      	adds	r3, #1
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80033fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003400:	fbb2 f3f3 	udiv	r3, r2, r3
 8003404:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003406:	e002      	b.n	800340e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <HAL_RCC_GetSysClockFreq+0x204>)
 800340a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800340c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800340e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003410:	4618      	mov	r0, r3
 8003412:	3750      	adds	r7, #80	; 0x50
 8003414:	46bd      	mov	sp, r7
 8003416:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	00f42400 	.word	0x00f42400
 8003424:	007a1200 	.word	0x007a1200

08003428 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800342c:	4b03      	ldr	r3, [pc, #12]	; (800343c <HAL_RCC_GetHCLKFreq+0x14>)
 800342e:	681b      	ldr	r3, [r3, #0]
}
 8003430:	4618      	mov	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	20000204 	.word	0x20000204

08003440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003444:	f7ff fff0 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 8003448:	4602      	mov	r2, r0
 800344a:	4b05      	ldr	r3, [pc, #20]	; (8003460 <HAL_RCC_GetPCLK1Freq+0x20>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	0a9b      	lsrs	r3, r3, #10
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	4903      	ldr	r1, [pc, #12]	; (8003464 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003456:	5ccb      	ldrb	r3, [r1, r3]
 8003458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800345c:	4618      	mov	r0, r3
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40023800 	.word	0x40023800
 8003464:	08006ea4 	.word	0x08006ea4

08003468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800346c:	f7ff ffdc 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 8003470:	4602      	mov	r2, r0
 8003472:	4b05      	ldr	r3, [pc, #20]	; (8003488 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	0b5b      	lsrs	r3, r3, #13
 8003478:	f003 0307 	and.w	r3, r3, #7
 800347c:	4903      	ldr	r1, [pc, #12]	; (800348c <HAL_RCC_GetPCLK2Freq+0x24>)
 800347e:	5ccb      	ldrb	r3, [r1, r3]
 8003480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003484:	4618      	mov	r0, r3
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40023800 	.word	0x40023800
 800348c:	08006ea4 	.word	0x08006ea4

08003490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800349c:	2300      	movs	r3, #0
 800349e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80034a0:	2300      	movs	r3, #0
 80034a2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034a4:	2300      	movs	r3, #0
 80034a6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d012      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034b4:	4b65      	ldr	r3, [pc, #404]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	4a64      	ldr	r2, [pc, #400]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80034be:	6093      	str	r3, [r2, #8]
 80034c0:	4b62      	ldr	r3, [pc, #392]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c8:	4960      	ldr	r1, [pc, #384]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80034d6:	2301      	movs	r3, #1
 80034d8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d017      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034e6:	4b59      	ldr	r3, [pc, #356]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f4:	4955      	ldr	r1, [pc, #340]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003500:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003504:	d101      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003506:	2301      	movs	r3, #1
 8003508:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003512:	2301      	movs	r3, #1
 8003514:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d017      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003522:	4b4a      	ldr	r3, [pc, #296]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003524:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003528:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003530:	4946      	ldr	r1, [pc, #280]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003540:	d101      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003542:	2301      	movs	r3, #1
 8003544:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800354e:	2301      	movs	r3, #1
 8003550:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0320 	and.w	r3, r3, #32
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 808b 	beq.w	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003560:	4b3a      	ldr	r3, [pc, #232]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	4a39      	ldr	r2, [pc, #228]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800356a:	6413      	str	r3, [r2, #64]	; 0x40
 800356c:	4b37      	ldr	r3, [pc, #220]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003578:	4b35      	ldr	r3, [pc, #212]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a34      	ldr	r2, [pc, #208]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800357e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003584:	f7fe fc94 	bl	8001eb0 <HAL_GetTick>
 8003588:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800358a:	e008      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800358c:	f7fe fc90 	bl	8001eb0 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b64      	cmp	r3, #100	; 0x64
 8003598:	d901      	bls.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e2bc      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800359e:	4b2c      	ldr	r3, [pc, #176]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035aa:	4b28      	ldr	r3, [pc, #160]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d035      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d02e      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035c8:	4b20      	ldr	r3, [pc, #128]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035d2:	4b1e      	ldr	r3, [pc, #120]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d6:	4a1d      	ldr	r2, [pc, #116]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035de:	4b1b      	ldr	r3, [pc, #108]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e2:	4a1a      	ldr	r2, [pc, #104]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80035ea:	4a18      	ldr	r2, [pc, #96]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80035f0:	4b16      	ldr	r3, [pc, #88]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d114      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7fe fc58 	bl	8001eb0 <HAL_GetTick>
 8003600:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003602:	e00a      	b.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003604:	f7fe fc54 	bl	8001eb0 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003612:	4293      	cmp	r3, r2
 8003614:	d901      	bls.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e27e      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361a:	4b0c      	ldr	r3, [pc, #48]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800361c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0ee      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003632:	d111      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003634:	4b05      	ldr	r3, [pc, #20]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003642:	400b      	ands	r3, r1
 8003644:	4901      	ldr	r1, [pc, #4]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]
 800364a:	e00b      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800364c:	40023800 	.word	0x40023800
 8003650:	40007000 	.word	0x40007000
 8003654:	0ffffcff 	.word	0x0ffffcff
 8003658:	4ba4      	ldr	r3, [pc, #656]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	4aa3      	ldr	r2, [pc, #652]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800365e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003662:	6093      	str	r3, [r2, #8]
 8003664:	4ba1      	ldr	r3, [pc, #644]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003666:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	499e      	ldr	r1, [pc, #632]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003672:	4313      	orrs	r3, r2
 8003674:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0310 	and.w	r3, r3, #16
 800367e:	2b00      	cmp	r3, #0
 8003680:	d010      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003682:	4b9a      	ldr	r3, [pc, #616]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003684:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003688:	4a98      	ldr	r2, [pc, #608]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800368a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800368e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003692:	4b96      	ldr	r3, [pc, #600]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003694:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369c:	4993      	ldr	r1, [pc, #588]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036b0:	4b8e      	ldr	r3, [pc, #568]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036be:	498b      	ldr	r1, [pc, #556]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036d2:	4b86      	ldr	r3, [pc, #536]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036e0:	4982      	ldr	r1, [pc, #520]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036f4:	4b7d      	ldr	r3, [pc, #500]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003702:	497a      	ldr	r1, [pc, #488]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003716:	4b75      	ldr	r3, [pc, #468]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371c:	f023 0203 	bic.w	r2, r3, #3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003724:	4971      	ldr	r1, [pc, #452]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00a      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003738:	4b6c      	ldr	r3, [pc, #432]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800373a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373e:	f023 020c 	bic.w	r2, r3, #12
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	4969      	ldr	r1, [pc, #420]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003748:	4313      	orrs	r3, r2
 800374a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00a      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800375a:	4b64      	ldr	r3, [pc, #400]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003760:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003768:	4960      	ldr	r1, [pc, #384]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00a      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800377c:	4b5b      	ldr	r3, [pc, #364]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800377e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003782:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800378a:	4958      	ldr	r1, [pc, #352]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00a      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800379e:	4b53      	ldr	r3, [pc, #332]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ac:	494f      	ldr	r1, [pc, #316]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00a      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80037c0:	4b4a      	ldr	r3, [pc, #296]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037ce:	4947      	ldr	r1, [pc, #284]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00a      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80037e2:	4b42      	ldr	r3, [pc, #264]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f0:	493e      	ldr	r1, [pc, #248]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00a      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003804:	4b39      	ldr	r3, [pc, #228]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003812:	4936      	ldr	r1, [pc, #216]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d011      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003826:	4b31      	ldr	r3, [pc, #196]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003834:	492d      	ldr	r1, [pc, #180]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003840:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003844:	d101      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003846:	2301      	movs	r3, #1
 8003848:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003856:	4b25      	ldr	r3, [pc, #148]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003864:	4921      	ldr	r1, [pc, #132]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00a      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003878:	4b1c      	ldr	r3, [pc, #112]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800387a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003886:	4919      	ldr	r1, [pc, #100]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800389a:	4b14      	ldr	r3, [pc, #80]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800389c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038a8:	4910      	ldr	r1, [pc, #64]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d006      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 809d 	beq.w	80039fe <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a08      	ldr	r2, [pc, #32]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80038ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d0:	f7fe faee 	bl	8001eb0 <HAL_GetTick>
 80038d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038d6:	e00b      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038d8:	f7fe faea 	bl	8001eb0 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d904      	bls.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e116      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038f0:	4b8b      	ldr	r3, [pc, #556]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1ed      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d017      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	2b00      	cmp	r3, #0
 800390e:	d113      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003910:	4b83      	ldr	r3, [pc, #524]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003912:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003916:	0e1b      	lsrs	r3, r3, #24
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	019a      	lsls	r2, r3, #6
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	061b      	lsls	r3, r3, #24
 8003928:	431a      	orrs	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	071b      	lsls	r3, r3, #28
 8003930:	497b      	ldr	r1, [pc, #492]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003932:	4313      	orrs	r3, r2
 8003934:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d004      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003956:	2b00      	cmp	r3, #0
 8003958:	d024      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003962:	d11f      	bne.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003964:	4b6e      	ldr	r3, [pc, #440]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003966:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800396a:	0f1b      	lsrs	r3, r3, #28
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	019a      	lsls	r2, r3, #6
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	061b      	lsls	r3, r3, #24
 800397e:	431a      	orrs	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	071b      	lsls	r3, r3, #28
 8003984:	4966      	ldr	r1, [pc, #408]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003986:	4313      	orrs	r3, r2
 8003988:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800398c:	4b64      	ldr	r3, [pc, #400]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800398e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003992:	f023 021f 	bic.w	r2, r3, #31
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69db      	ldr	r3, [r3, #28]
 800399a:	3b01      	subs	r3, #1
 800399c:	4960      	ldr	r1, [pc, #384]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00d      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	019a      	lsls	r2, r3, #6
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	061b      	lsls	r3, r3, #24
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	071b      	lsls	r3, r3, #28
 80039c4:	4956      	ldr	r1, [pc, #344]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039cc:	4b54      	ldr	r3, [pc, #336]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a53      	ldr	r2, [pc, #332]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80039d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d8:	f7fe fa6a 	bl	8001eb0 <HAL_GetTick>
 80039dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039de:	e008      	b.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039e0:	f7fe fa66 	bl	8001eb0 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b64      	cmp	r3, #100	; 0x64
 80039ec:	d901      	bls.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e092      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039f2:	4b4b      	ldr	r3, [pc, #300]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0f0      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	f040 8088 	bne.w	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a06:	4b46      	ldr	r3, [pc, #280]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a45      	ldr	r2, [pc, #276]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a12:	f7fe fa4d 	bl	8001eb0 <HAL_GetTick>
 8003a16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a18:	e008      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a1a:	f7fe fa49 	bl	8001eb0 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b64      	cmp	r3, #100	; 0x64
 8003a26:	d901      	bls.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e075      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a2c:	4b3c      	ldr	r3, [pc, #240]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a38:	d0ef      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d009      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d024      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d120      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a62:	4b2f      	ldr	r3, [pc, #188]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a68:	0c1b      	lsrs	r3, r3, #16
 8003a6a:	f003 0303 	and.w	r3, r3, #3
 8003a6e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	019a      	lsls	r2, r3, #6
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	061b      	lsls	r3, r3, #24
 8003a82:	4927      	ldr	r1, [pc, #156]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a8a:	4b25      	ldr	r3, [pc, #148]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a90:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	4920      	ldr	r1, [pc, #128]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d018      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ab4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ab8:	d113      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003aba:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac0:	0e1b      	lsrs	r3, r3, #24
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	019a      	lsls	r2, r3, #6
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	041b      	lsls	r3, r3, #16
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	4911      	ldr	r1, [pc, #68]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a0e      	ldr	r2, [pc, #56]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aee:	f7fe f9df 	bl	8001eb0 <HAL_GetTick>
 8003af2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003af4:	e008      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003af6:	f7fe f9db 	bl	8001eb0 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b64      	cmp	r3, #100	; 0x64
 8003b02:	d901      	bls.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e007      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b08:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b14:	d1ef      	bne.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3720      	adds	r7, #32
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40023800 	.word	0x40023800

08003b24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e09d      	b.n	8003c72 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d108      	bne.n	8003b50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b46:	d009      	beq.n	8003b5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	61da      	str	r2, [r3, #28]
 8003b4e:	e005      	b.n	8003b5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d106      	bne.n	8003b7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7fd ff38 	bl	80019ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b9c:	d902      	bls.n	8003ba4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	e002      	b.n	8003baa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ba8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003bb2:	d007      	beq.n	8003bc4 <HAL_SPI_Init+0xa0>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bbc:	d002      	beq.n	8003bc4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c06:	ea42 0103 	orr.w	r1, r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	0c1b      	lsrs	r3, r3, #16
 8003c20:	f003 0204 	and.w	r2, r3, #4
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c32:	f003 0308 	and.w	r3, r3, #8
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003c40:	ea42 0103 	orr.w	r1, r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69da      	ldr	r2, [r3, #28]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b088      	sub	sp, #32
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	60f8      	str	r0, [r7, #12]
 8003c82:	60b9      	str	r1, [r7, #8]
 8003c84:	603b      	str	r3, [r7, #0]
 8003c86:	4613      	mov	r3, r2
 8003c88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_SPI_Transmit+0x22>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e158      	b.n	8003f4e <HAL_SPI_Transmit+0x2d4>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ca4:	f7fe f904 	bl	8001eb0 <HAL_GetTick>
 8003ca8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d002      	beq.n	8003cc0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cbe:	e13d      	b.n	8003f3c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_SPI_Transmit+0x52>
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cd0:	e134      	b.n	8003f3c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	68ba      	ldr	r2, [r7, #8]
 8003ce4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	88fa      	ldrh	r2, [r7, #6]
 8003cea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	88fa      	ldrh	r2, [r7, #6]
 8003cf0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d1c:	d10f      	bne.n	8003d3e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d48:	2b40      	cmp	r3, #64	; 0x40
 8003d4a:	d007      	beq.n	8003d5c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d64:	d94b      	bls.n	8003dfe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_SPI_Transmit+0xfa>
 8003d6e:	8afb      	ldrh	r3, [r7, #22]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d13e      	bne.n	8003df2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d78:	881a      	ldrh	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d84:	1c9a      	adds	r2, r3, #2
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	3b01      	subs	r3, #1
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d98:	e02b      	b.n	8003df2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d112      	bne.n	8003dce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dac:	881a      	ldrh	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db8:	1c9a      	adds	r2, r3, #2
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003dcc:	e011      	b.n	8003df2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dce:	f7fe f86f 	bl	8001eb0 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d803      	bhi.n	8003de6 <HAL_SPI_Transmit+0x16c>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de4:	d102      	bne.n	8003dec <HAL_SPI_Transmit+0x172>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d102      	bne.n	8003df2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003df0:	e0a4      	b.n	8003f3c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1ce      	bne.n	8003d9a <HAL_SPI_Transmit+0x120>
 8003dfc:	e07c      	b.n	8003ef8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <HAL_SPI_Transmit+0x192>
 8003e06:	8afb      	ldrh	r3, [r7, #22]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d170      	bne.n	8003eee <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d912      	bls.n	8003e3c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1a:	881a      	ldrh	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e26:	1c9a      	adds	r2, r3, #2
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	3b02      	subs	r3, #2
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e3a:	e058      	b.n	8003eee <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	330c      	adds	r3, #12
 8003e46:	7812      	ldrb	r2, [r2, #0]
 8003e48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e62:	e044      	b.n	8003eee <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d12b      	bne.n	8003eca <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d912      	bls.n	8003ea2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e80:	881a      	ldrh	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b02      	subs	r3, #2
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ea0:	e025      	b.n	8003eee <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	7812      	ldrb	r2, [r2, #0]
 8003eae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ec8:	e011      	b.n	8003eee <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eca:	f7fd fff1 	bl	8001eb0 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d803      	bhi.n	8003ee2 <HAL_SPI_Transmit+0x268>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee0:	d102      	bne.n	8003ee8 <HAL_SPI_Transmit+0x26e>
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d102      	bne.n	8003eee <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003eec:	e026      	b.n	8003f3c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1b5      	bne.n	8003e64 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	6839      	ldr	r1, [r7, #0]
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f949 	bl	8004194 <SPI_EndRxTxTransaction>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10a      	bne.n	8003f2c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f16:	2300      	movs	r3, #0
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	77fb      	strb	r3, [r7, #31]
 8003f38:	e000      	b.n	8003f3c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003f3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	603b      	str	r3, [r7, #0]
 8003f64:	4613      	mov	r3, r2
 8003f66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f68:	f7fd ffa2 	bl	8001eb0 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	4413      	add	r3, r2
 8003f76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f78:	f7fd ff9a 	bl	8001eb0 <HAL_GetTick>
 8003f7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f7e:	4b39      	ldr	r3, [pc, #228]	; (8004064 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	015b      	lsls	r3, r3, #5
 8003f84:	0d1b      	lsrs	r3, r3, #20
 8003f86:	69fa      	ldr	r2, [r7, #28]
 8003f88:	fb02 f303 	mul.w	r3, r2, r3
 8003f8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f8e:	e054      	b.n	800403a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f96:	d050      	beq.n	800403a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f98:	f7fd ff8a 	bl	8001eb0 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	69fa      	ldr	r2, [r7, #28]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d902      	bls.n	8003fae <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d13d      	bne.n	800402a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fc6:	d111      	bne.n	8003fec <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fd0:	d004      	beq.n	8003fdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fda:	d107      	bne.n	8003fec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff4:	d10f      	bne.n	8004016 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004014:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e017      	b.n	800405a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	3b01      	subs	r3, #1
 8004038:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	4013      	ands	r3, r2
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	429a      	cmp	r2, r3
 8004048:	bf0c      	ite	eq
 800404a:	2301      	moveq	r3, #1
 800404c:	2300      	movne	r3, #0
 800404e:	b2db      	uxtb	r3, r3
 8004050:	461a      	mov	r2, r3
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	429a      	cmp	r2, r3
 8004056:	d19b      	bne.n	8003f90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3720      	adds	r7, #32
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	20000204 	.word	0x20000204

08004068 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08a      	sub	sp, #40	; 0x28
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800407a:	f7fd ff19 	bl	8001eb0 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004082:	1a9b      	subs	r3, r3, r2
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	4413      	add	r3, r2
 8004088:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800408a:	f7fd ff11 	bl	8001eb0 <HAL_GetTick>
 800408e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	330c      	adds	r3, #12
 8004096:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004098:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	00da      	lsls	r2, r3, #3
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	0d1b      	lsrs	r3, r3, #20
 80040a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040aa:	fb02 f303 	mul.w	r3, r2, r3
 80040ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040b0:	e060      	b.n	8004174 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040b8:	d107      	bne.n	80040ca <SPI_WaitFifoStateUntilTimeout+0x62>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d104      	bne.n	80040ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80040c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d0:	d050      	beq.n	8004174 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040d2:	f7fd feed 	bl	8001eb0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040de:	429a      	cmp	r2, r3
 80040e0:	d902      	bls.n	80040e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d13d      	bne.n	8004164 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004100:	d111      	bne.n	8004126 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800410a:	d004      	beq.n	8004116 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004114:	d107      	bne.n	8004126 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004124:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800412e:	d10f      	bne.n	8004150 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800414e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e010      	b.n	8004186 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800416a:	2300      	movs	r3, #0
 800416c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	3b01      	subs	r3, #1
 8004172:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	4013      	ands	r3, r2
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	429a      	cmp	r2, r3
 8004182:	d196      	bne.n	80040b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3728      	adds	r7, #40	; 0x28
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	20000204 	.word	0x20000204

08004194 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f7ff ff5b 	bl	8004068 <SPI_WaitFifoStateUntilTimeout>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d007      	beq.n	80041c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041bc:	f043 0220 	orr.w	r2, r3, #32
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e046      	b.n	8004256 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041c8:	4b25      	ldr	r3, [pc, #148]	; (8004260 <SPI_EndRxTxTransaction+0xcc>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a25      	ldr	r2, [pc, #148]	; (8004264 <SPI_EndRxTxTransaction+0xd0>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	0d5b      	lsrs	r3, r3, #21
 80041d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041d8:	fb02 f303 	mul.w	r3, r2, r3
 80041dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041e6:	d112      	bne.n	800420e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2200      	movs	r2, #0
 80041f0:	2180      	movs	r1, #128	; 0x80
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f7ff feb0 	bl	8003f58 <SPI_WaitFlagStateUntilTimeout>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d016      	beq.n	800422c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004202:	f043 0220 	orr.w	r2, r3, #32
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e023      	b.n	8004256 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	3b01      	subs	r3, #1
 8004218:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004224:	2b80      	cmp	r3, #128	; 0x80
 8004226:	d0f2      	beq.n	800420e <SPI_EndRxTxTransaction+0x7a>
 8004228:	e000      	b.n	800422c <SPI_EndRxTxTransaction+0x98>
        break;
 800422a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2200      	movs	r2, #0
 8004234:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f7ff ff15 	bl	8004068 <SPI_WaitFifoStateUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d007      	beq.n	8004254 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004248:	f043 0220 	orr.w	r2, r3, #32
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e000      	b.n	8004256 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3718      	adds	r7, #24
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	20000204 	.word	0x20000204
 8004264:	165e9f81 	.word	0x165e9f81

08004268 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e049      	b.n	800430e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d106      	bne.n	8004294 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7fd fbf0 	bl	8001a74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	3304      	adds	r3, #4
 80042a4:	4619      	mov	r1, r3
 80042a6:	4610      	mov	r0, r2
 80042a8:	f000 fac0 	bl	800482c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
	...

08004318 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d001      	beq.n	8004330 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e054      	b.n	80043da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f042 0201 	orr.w	r2, r2, #1
 8004346:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a26      	ldr	r2, [pc, #152]	; (80043e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d022      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800435a:	d01d      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a22      	ldr	r2, [pc, #136]	; (80043ec <HAL_TIM_Base_Start_IT+0xd4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d018      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a21      	ldr	r2, [pc, #132]	; (80043f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d013      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a1f      	ldr	r2, [pc, #124]	; (80043f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d00e      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a1e      	ldr	r2, [pc, #120]	; (80043f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d009      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1c      	ldr	r2, [pc, #112]	; (80043fc <HAL_TIM_Base_Start_IT+0xe4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d004      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x80>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1b      	ldr	r2, [pc, #108]	; (8004400 <HAL_TIM_Base_Start_IT+0xe8>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d115      	bne.n	80043c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	4b19      	ldr	r3, [pc, #100]	; (8004404 <HAL_TIM_Base_Start_IT+0xec>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b06      	cmp	r3, #6
 80043a8:	d015      	beq.n	80043d6 <HAL_TIM_Base_Start_IT+0xbe>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b0:	d011      	beq.n	80043d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0201 	orr.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c2:	e008      	b.n	80043d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	e000      	b.n	80043d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40010000 	.word	0x40010000
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	40010400 	.word	0x40010400
 80043fc:	40014000 	.word	0x40014000
 8004400:	40001800 	.word	0x40001800
 8004404:	00010007 	.word	0x00010007

08004408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b02      	cmp	r3, #2
 800441c:	d122      	bne.n	8004464 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b02      	cmp	r3, #2
 800442a:	d11b      	bne.n	8004464 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0202 	mvn.w	r2, #2
 8004434:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f9d0 	bl	80047f0 <HAL_TIM_IC_CaptureCallback>
 8004450:	e005      	b.n	800445e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f9c2 	bl	80047dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f9d3 	bl	8004804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	2b04      	cmp	r3, #4
 8004470:	d122      	bne.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b04      	cmp	r3, #4
 800447e:	d11b      	bne.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0204 	mvn.w	r2, #4
 8004488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f9a6 	bl	80047f0 <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f998 	bl	80047dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 f9a9 	bl	8004804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d122      	bne.n	800450c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d11b      	bne.n	800450c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0208 	mvn.w	r2, #8
 80044dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2204      	movs	r2, #4
 80044e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f97c 	bl	80047f0 <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f96e 	bl	80047dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f97f 	bl	8004804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	f003 0310 	and.w	r3, r3, #16
 8004516:	2b10      	cmp	r3, #16
 8004518:	d122      	bne.n	8004560 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0310 	and.w	r3, r3, #16
 8004524:	2b10      	cmp	r3, #16
 8004526:	d11b      	bne.n	8004560 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0210 	mvn.w	r2, #16
 8004530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2208      	movs	r2, #8
 8004536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f952 	bl	80047f0 <HAL_TIM_IC_CaptureCallback>
 800454c:	e005      	b.n	800455a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f944 	bl	80047dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f955 	bl	8004804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b01      	cmp	r3, #1
 800456c:	d10e      	bne.n	800458c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d107      	bne.n	800458c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0201 	mvn.w	r2, #1
 8004584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7fd f91c 	bl	80017c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004596:	2b80      	cmp	r3, #128	; 0x80
 8004598:	d10e      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a4:	2b80      	cmp	r3, #128	; 0x80
 80045a6:	d107      	bne.n	80045b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 fa7e 	bl	8004ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045c6:	d10e      	bne.n	80045e6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045d2:	2b80      	cmp	r3, #128	; 0x80
 80045d4:	d107      	bne.n	80045e6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80045de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 fa71 	bl	8004ac8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f0:	2b40      	cmp	r3, #64	; 0x40
 80045f2:	d10e      	bne.n	8004612 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045fe:	2b40      	cmp	r3, #64	; 0x40
 8004600:	d107      	bne.n	8004612 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800460a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f903 	bl	8004818 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f003 0320 	and.w	r3, r3, #32
 800461c:	2b20      	cmp	r3, #32
 800461e:	d10e      	bne.n	800463e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f003 0320 	and.w	r3, r3, #32
 800462a:	2b20      	cmp	r3, #32
 800462c:	d107      	bne.n	800463e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f06f 0220 	mvn.w	r2, #32
 8004636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 fa31 	bl	8004aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800463e:	bf00      	nop
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_TIM_ConfigClockSource+0x1c>
 8004660:	2302      	movs	r3, #2
 8004662:	e0b4      	b.n	80047ce <HAL_TIM_ConfigClockSource+0x186>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4b56      	ldr	r3, [pc, #344]	; (80047d8 <HAL_TIM_ConfigClockSource+0x190>)
 8004680:	4013      	ands	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800468a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800469c:	d03e      	beq.n	800471c <HAL_TIM_ConfigClockSource+0xd4>
 800469e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046a2:	f200 8087 	bhi.w	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046aa:	f000 8086 	beq.w	80047ba <HAL_TIM_ConfigClockSource+0x172>
 80046ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b2:	d87f      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046b4:	2b70      	cmp	r3, #112	; 0x70
 80046b6:	d01a      	beq.n	80046ee <HAL_TIM_ConfigClockSource+0xa6>
 80046b8:	2b70      	cmp	r3, #112	; 0x70
 80046ba:	d87b      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046bc:	2b60      	cmp	r3, #96	; 0x60
 80046be:	d050      	beq.n	8004762 <HAL_TIM_ConfigClockSource+0x11a>
 80046c0:	2b60      	cmp	r3, #96	; 0x60
 80046c2:	d877      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046c4:	2b50      	cmp	r3, #80	; 0x50
 80046c6:	d03c      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0xfa>
 80046c8:	2b50      	cmp	r3, #80	; 0x50
 80046ca:	d873      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d058      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x13a>
 80046d0:	2b40      	cmp	r3, #64	; 0x40
 80046d2:	d86f      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046d4:	2b30      	cmp	r3, #48	; 0x30
 80046d6:	d064      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15a>
 80046d8:	2b30      	cmp	r3, #48	; 0x30
 80046da:	d86b      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046dc:	2b20      	cmp	r3, #32
 80046de:	d060      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15a>
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d867      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d05c      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15a>
 80046e8:	2b10      	cmp	r3, #16
 80046ea:	d05a      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15a>
 80046ec:	e062      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046fe:	f000 f9af 	bl	8004a60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004710:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	609a      	str	r2, [r3, #8]
      break;
 800471a:	e04f      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800472c:	f000 f998 	bl	8004a60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800473e:	609a      	str	r2, [r3, #8]
      break;
 8004740:	e03c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800474e:	461a      	mov	r2, r3
 8004750:	f000 f90c 	bl	800496c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2150      	movs	r1, #80	; 0x50
 800475a:	4618      	mov	r0, r3
 800475c:	f000 f965 	bl	8004a2a <TIM_ITRx_SetConfig>
      break;
 8004760:	e02c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800476e:	461a      	mov	r2, r3
 8004770:	f000 f92b 	bl	80049ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2160      	movs	r1, #96	; 0x60
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f955 	bl	8004a2a <TIM_ITRx_SetConfig>
      break;
 8004780:	e01c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800478e:	461a      	mov	r2, r3
 8004790:	f000 f8ec 	bl	800496c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2140      	movs	r1, #64	; 0x40
 800479a:	4618      	mov	r0, r3
 800479c:	f000 f945 	bl	8004a2a <TIM_ITRx_SetConfig>
      break;
 80047a0:	e00c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4619      	mov	r1, r3
 80047ac:	4610      	mov	r0, r2
 80047ae:	f000 f93c 	bl	8004a2a <TIM_ITRx_SetConfig>
      break;
 80047b2:	e003      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e000      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	fffeff88 	.word	0xfffeff88

080047dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a40      	ldr	r2, [pc, #256]	; (8004940 <TIM_Base_SetConfig+0x114>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d013      	beq.n	800486c <TIM_Base_SetConfig+0x40>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800484a:	d00f      	beq.n	800486c <TIM_Base_SetConfig+0x40>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a3d      	ldr	r2, [pc, #244]	; (8004944 <TIM_Base_SetConfig+0x118>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d00b      	beq.n	800486c <TIM_Base_SetConfig+0x40>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a3c      	ldr	r2, [pc, #240]	; (8004948 <TIM_Base_SetConfig+0x11c>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d007      	beq.n	800486c <TIM_Base_SetConfig+0x40>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a3b      	ldr	r2, [pc, #236]	; (800494c <TIM_Base_SetConfig+0x120>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d003      	beq.n	800486c <TIM_Base_SetConfig+0x40>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a3a      	ldr	r2, [pc, #232]	; (8004950 <TIM_Base_SetConfig+0x124>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d108      	bne.n	800487e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a2f      	ldr	r2, [pc, #188]	; (8004940 <TIM_Base_SetConfig+0x114>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d02b      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800488c:	d027      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a2c      	ldr	r2, [pc, #176]	; (8004944 <TIM_Base_SetConfig+0x118>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d023      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a2b      	ldr	r2, [pc, #172]	; (8004948 <TIM_Base_SetConfig+0x11c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d01f      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a2a      	ldr	r2, [pc, #168]	; (800494c <TIM_Base_SetConfig+0x120>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01b      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a29      	ldr	r2, [pc, #164]	; (8004950 <TIM_Base_SetConfig+0x124>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d017      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a28      	ldr	r2, [pc, #160]	; (8004954 <TIM_Base_SetConfig+0x128>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a27      	ldr	r2, [pc, #156]	; (8004958 <TIM_Base_SetConfig+0x12c>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00f      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a26      	ldr	r2, [pc, #152]	; (800495c <TIM_Base_SetConfig+0x130>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00b      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a25      	ldr	r2, [pc, #148]	; (8004960 <TIM_Base_SetConfig+0x134>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d007      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a24      	ldr	r2, [pc, #144]	; (8004964 <TIM_Base_SetConfig+0x138>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d003      	beq.n	80048de <TIM_Base_SetConfig+0xb2>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a23      	ldr	r2, [pc, #140]	; (8004968 <TIM_Base_SetConfig+0x13c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a0a      	ldr	r2, [pc, #40]	; (8004940 <TIM_Base_SetConfig+0x114>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d003      	beq.n	8004924 <TIM_Base_SetConfig+0xf8>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a0c      	ldr	r2, [pc, #48]	; (8004950 <TIM_Base_SetConfig+0x124>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d103      	bne.n	800492c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	691a      	ldr	r2, [r3, #16]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	615a      	str	r2, [r3, #20]
}
 8004932:	bf00      	nop
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40010000 	.word	0x40010000
 8004944:	40000400 	.word	0x40000400
 8004948:	40000800 	.word	0x40000800
 800494c:	40000c00 	.word	0x40000c00
 8004950:	40010400 	.word	0x40010400
 8004954:	40014000 	.word	0x40014000
 8004958:	40014400 	.word	0x40014400
 800495c:	40014800 	.word	0x40014800
 8004960:	40001800 	.word	0x40001800
 8004964:	40001c00 	.word	0x40001c00
 8004968:	40002000 	.word	0x40002000

0800496c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	f023 0201 	bic.w	r2, r3, #1
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f023 030a 	bic.w	r3, r3, #10
 80049a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b087      	sub	sp, #28
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	60f8      	str	r0, [r7, #12]
 80049d2:	60b9      	str	r1, [r7, #8]
 80049d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	f023 0210 	bic.w	r2, r3, #16
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	031b      	lsls	r3, r3, #12
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	621a      	str	r2, [r3, #32]
}
 8004a1e:	bf00      	nop
 8004a20:	371c      	adds	r7, #28
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b085      	sub	sp, #20
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	f043 0307 	orr.w	r3, r3, #7
 8004a4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	609a      	str	r2, [r3, #8]
}
 8004a54:	bf00      	nop
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
 8004a6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	021a      	lsls	r2, r3, #8
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	431a      	orrs	r2, r3
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	609a      	str	r2, [r3, #8]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e040      	b.n	8004b70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d106      	bne.n	8004b04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7fd f816 	bl	8001b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2224      	movs	r2, #36	; 0x24
 8004b08:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0201 	bic.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fbdc 	bl	80052d8 <UART_SetConfig>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e022      	b.n	8004b70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fe34 	bl	80057a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689a      	ldr	r2, [r3, #8]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 febb 	bl	80058e4 <UART_CheckIdleState>
 8004b6e:	4603      	mov	r3, r0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b08a      	sub	sp, #40	; 0x28
 8004b7c:	af02      	add	r7, sp, #8
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	603b      	str	r3, [r7, #0]
 8004b84:	4613      	mov	r3, r2
 8004b86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	d171      	bne.n	8004c74 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_UART_Transmit+0x24>
 8004b96:	88fb      	ldrh	r3, [r7, #6]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d101      	bne.n	8004ba0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e06a      	b.n	8004c76 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2221      	movs	r2, #33	; 0x21
 8004bac:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bae:	f7fd f97f 	bl	8001eb0 <HAL_GetTick>
 8004bb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	88fa      	ldrh	r2, [r7, #6]
 8004bb8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	88fa      	ldrh	r2, [r7, #6]
 8004bc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bcc:	d108      	bne.n	8004be0 <HAL_UART_Transmit+0x68>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d104      	bne.n	8004be0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	e003      	b.n	8004be8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004be4:	2300      	movs	r3, #0
 8004be6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004be8:	e02c      	b.n	8004c44 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2180      	movs	r1, #128	; 0x80
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 feac 	bl	8005952 <UART_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e038      	b.n	8004c76 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10b      	bne.n	8004c22 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	881b      	ldrh	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	e007      	b.n	8004c32 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	781a      	ldrb	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1cc      	bne.n	8004bea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2200      	movs	r2, #0
 8004c58:	2140      	movs	r1, #64	; 0x40
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 fe79 	bl	8005952 <UART_WaitOnFlagUntilTimeout>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e005      	b.n	8004c76 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	e000      	b.n	8004c76 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
  }
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3720      	adds	r7, #32
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b08a      	sub	sp, #40	; 0x28
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d132      	bne.n	8004cfc <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <HAL_UART_Receive_IT+0x24>
 8004c9c:	88fb      	ldrh	r3, [r7, #6]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e02b      	b.n	8004cfe <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d018      	beq.n	8004cec <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	e853 3f00 	ldrex	r3, [r3]
 8004cc6:	613b      	str	r3, [r7, #16]
   return(result);
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004cce:	627b      	str	r3, [r7, #36]	; 0x24
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd8:	623b      	str	r3, [r7, #32]
 8004cda:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cdc:	69f9      	ldr	r1, [r7, #28]
 8004cde:	6a3a      	ldr	r2, [r7, #32]
 8004ce0:	e841 2300 	strex	r3, r2, [r1]
 8004ce4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1e6      	bne.n	8004cba <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f000 fef4 	bl	8005ae0 <UART_Start_Receive_IT>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	e000      	b.n	8004cfe <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004cfc:	2302      	movs	r3, #2
  }
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3728      	adds	r7, #40	; 0x28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b0ba      	sub	sp, #232	; 0xe8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004d32:	f640 030f 	movw	r3, #2063	; 0x80f
 8004d36:	4013      	ands	r3, r2
 8004d38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004d3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d115      	bne.n	8004d70 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d48:	f003 0320 	and.w	r3, r3, #32
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00f      	beq.n	8004d70 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d54:	f003 0320 	and.w	r3, r3, #32
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d009      	beq.n	8004d70 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8297 	beq.w	8005294 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	4798      	blx	r3
      }
      return;
 8004d6e:	e291      	b.n	8005294 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004d70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8117 	beq.w	8004fa8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004d7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d106      	bne.n	8004d94 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004d86:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004d8a:	4b85      	ldr	r3, [pc, #532]	; (8004fa0 <HAL_UART_IRQHandler+0x298>)
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 810a 	beq.w	8004fa8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d011      	beq.n	8004dc4 <HAL_UART_IRQHandler+0xbc>
 8004da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00b      	beq.n	8004dc4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2201      	movs	r2, #1
 8004db2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dba:	f043 0201 	orr.w	r2, r3, #1
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d011      	beq.n	8004df4 <HAL_UART_IRQHandler+0xec>
 8004dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00b      	beq.n	8004df4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2202      	movs	r2, #2
 8004de2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dea:	f043 0204 	orr.w	r2, r3, #4
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d011      	beq.n	8004e24 <HAL_UART_IRQHandler+0x11c>
 8004e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00b      	beq.n	8004e24 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2204      	movs	r2, #4
 8004e12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e1a:	f043 0202 	orr.w	r2, r3, #2
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d017      	beq.n	8004e60 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d105      	bne.n	8004e48 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004e3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e40:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00b      	beq.n	8004e60 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2208      	movs	r2, #8
 8004e4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e56:	f043 0208 	orr.w	r2, r3, #8
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d012      	beq.n	8004e92 <HAL_UART_IRQHandler+0x18a>
 8004e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00c      	beq.n	8004e92 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e88:	f043 0220 	orr.w	r2, r3, #32
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 81fd 	beq.w	8005298 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00d      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eae:	f003 0320 	and.w	r3, r3, #32
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d007      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ecc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eda:	2b40      	cmp	r3, #64	; 0x40
 8004edc:	d005      	beq.n	8004eea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ede:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ee2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d04f      	beq.n	8004f8a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 febe 	bl	8005c6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efa:	2b40      	cmp	r3, #64	; 0x40
 8004efc:	d141      	bne.n	8004f82 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3308      	adds	r3, #8
 8004f04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f0c:	e853 3f00 	ldrex	r3, [r3]
 8004f10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3308      	adds	r3, #8
 8004f26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004f2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f3a:	e841 2300 	strex	r3, r2, [r1]
 8004f3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1d9      	bne.n	8004efe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d013      	beq.n	8004f7a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f56:	4a13      	ldr	r2, [pc, #76]	; (8004fa4 <HAL_UART_IRQHandler+0x29c>)
 8004f58:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fd fa1a 	bl	8002398 <HAL_DMA_Abort_IT>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d017      	beq.n	8004f9a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004f74:	4610      	mov	r0, r2
 8004f76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f78:	e00f      	b.n	8004f9a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f996 	bl	80052ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f80:	e00b      	b.n	8004f9a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f992 	bl	80052ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f88:	e007      	b.n	8004f9a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f98e 	bl	80052ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004f98:	e17e      	b.n	8005298 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f9a:	bf00      	nop
    return;
 8004f9c:	e17c      	b.n	8005298 <HAL_UART_IRQHandler+0x590>
 8004f9e:	bf00      	nop
 8004fa0:	04000120 	.word	0x04000120
 8004fa4:	08005d35 	.word	0x08005d35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	f040 814c 	bne.w	800524a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 8145 	beq.w	800524a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 813e 	beq.w	800524a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2210      	movs	r2, #16
 8004fd4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b40      	cmp	r3, #64	; 0x40
 8004fe2:	f040 80b6 	bne.w	8005152 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ff2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 8150 	beq.w	800529c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005006:	429a      	cmp	r2, r3
 8005008:	f080 8148 	bcs.w	800529c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005012:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005020:	f000 8086 	beq.w	8005130 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005030:	e853 3f00 	ldrex	r3, [r3]
 8005034:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005038:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800503c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	461a      	mov	r2, r3
 800504a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800504e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005052:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800505a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800505e:	e841 2300 	strex	r3, r2, [r1]
 8005062:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005066:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1da      	bne.n	8005024 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3308      	adds	r3, #8
 8005074:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005078:	e853 3f00 	ldrex	r3, [r3]
 800507c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800507e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	3308      	adds	r3, #8
 800508e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005092:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005096:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005098:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800509a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800509e:	e841 2300 	strex	r3, r2, [r1]
 80050a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80050a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1e1      	bne.n	800506e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	3308      	adds	r3, #8
 80050b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050b4:	e853 3f00 	ldrex	r3, [r3]
 80050b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80050ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3308      	adds	r3, #8
 80050ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80050ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80050d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80050dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e3      	bne.n	80050aa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050f8:	e853 3f00 	ldrex	r3, [r3]
 80050fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80050fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005100:	f023 0310 	bic.w	r3, r3, #16
 8005104:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	461a      	mov	r2, r3
 800510e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005112:	65bb      	str	r3, [r7, #88]	; 0x58
 8005114:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005118:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e4      	bne.n	80050f0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800512a:	4618      	mov	r0, r3
 800512c:	f7fd f8c4 	bl	80022b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005142:	b29b      	uxth	r3, r3
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	b29b      	uxth	r3, r3
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f8b8 	bl	80052c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005150:	e0a4      	b.n	800529c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800515e:	b29b      	uxth	r3, r3
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8096 	beq.w	80052a0 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8005174:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 8091 	beq.w	80052a0 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005186:	e853 3f00 	ldrex	r3, [r3]
 800518a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800518c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800518e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005192:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80051a0:	647b      	str	r3, [r7, #68]	; 0x44
 80051a2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80051a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051a8:	e841 2300 	strex	r3, r2, [r1]
 80051ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80051ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1e4      	bne.n	800517e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3308      	adds	r3, #8
 80051ba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	623b      	str	r3, [r7, #32]
   return(result);
 80051c4:	6a3b      	ldr	r3, [r7, #32]
 80051c6:	f023 0301 	bic.w	r3, r3, #1
 80051ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	3308      	adds	r3, #8
 80051d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80051d8:	633a      	str	r2, [r7, #48]	; 0x30
 80051da:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051e0:	e841 2300 	strex	r3, r2, [r1]
 80051e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1e3      	bne.n	80051b4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	e853 3f00 	ldrex	r3, [r3]
 800520c:	60fb      	str	r3, [r7, #12]
   return(result);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f023 0310 	bic.w	r3, r3, #16
 8005214:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	461a      	mov	r2, r3
 800521e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005222:	61fb      	str	r3, [r7, #28]
 8005224:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005226:	69b9      	ldr	r1, [r7, #24]
 8005228:	69fa      	ldr	r2, [r7, #28]
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	617b      	str	r3, [r7, #20]
   return(result);
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1e4      	bne.n	8005200 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2202      	movs	r2, #2
 800523a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800523c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005240:	4619      	mov	r1, r3
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f83c 	bl	80052c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005248:	e02a      	b.n	80052a0 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800524a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800524e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00e      	beq.n	8005274 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800525a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525e:	2b00      	cmp	r3, #0
 8005260:	d008      	beq.n	8005274 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01c      	beq.n	80052a4 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	4798      	blx	r3
    }
    return;
 8005272:	e017      	b.n	80052a4 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527c:	2b00      	cmp	r3, #0
 800527e:	d012      	beq.n	80052a6 <HAL_UART_IRQHandler+0x59e>
 8005280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00c      	beq.n	80052a6 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 fd67 	bl	8005d60 <UART_EndTransmit_IT>
    return;
 8005292:	e008      	b.n	80052a6 <HAL_UART_IRQHandler+0x59e>
      return;
 8005294:	bf00      	nop
 8005296:	e006      	b.n	80052a6 <HAL_UART_IRQHandler+0x59e>
    return;
 8005298:	bf00      	nop
 800529a:	e004      	b.n	80052a6 <HAL_UART_IRQHandler+0x59e>
      return;
 800529c:	bf00      	nop
 800529e:	e002      	b.n	80052a6 <HAL_UART_IRQHandler+0x59e>
      return;
 80052a0:	bf00      	nop
 80052a2:	e000      	b.n	80052a6 <HAL_UART_IRQHandler+0x59e>
    return;
 80052a4:	bf00      	nop
  }

}
 80052a6:	37e8      	adds	r7, #232	; 0xe8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	460b      	mov	r3, r1
 80052ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b088      	sub	sp, #32
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052e0:	2300      	movs	r3, #0
 80052e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	4ba6      	ldr	r3, [pc, #664]	; (800559c <UART_SetConfig+0x2c4>)
 8005304:	4013      	ands	r3, r2
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6812      	ldr	r2, [r2, #0]
 800530a:	6979      	ldr	r1, [r7, #20]
 800530c:	430b      	orrs	r3, r1
 800530e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68da      	ldr	r2, [r3, #12]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a94      	ldr	r2, [pc, #592]	; (80055a0 <UART_SetConfig+0x2c8>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d120      	bne.n	8005396 <UART_SetConfig+0xbe>
 8005354:	4b93      	ldr	r3, [pc, #588]	; (80055a4 <UART_SetConfig+0x2cc>)
 8005356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535a:	f003 0303 	and.w	r3, r3, #3
 800535e:	2b03      	cmp	r3, #3
 8005360:	d816      	bhi.n	8005390 <UART_SetConfig+0xb8>
 8005362:	a201      	add	r2, pc, #4	; (adr r2, 8005368 <UART_SetConfig+0x90>)
 8005364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005368:	08005379 	.word	0x08005379
 800536c:	08005385 	.word	0x08005385
 8005370:	0800537f 	.word	0x0800537f
 8005374:	0800538b 	.word	0x0800538b
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]
 800537c:	e150      	b.n	8005620 <UART_SetConfig+0x348>
 800537e:	2302      	movs	r3, #2
 8005380:	77fb      	strb	r3, [r7, #31]
 8005382:	e14d      	b.n	8005620 <UART_SetConfig+0x348>
 8005384:	2304      	movs	r3, #4
 8005386:	77fb      	strb	r3, [r7, #31]
 8005388:	e14a      	b.n	8005620 <UART_SetConfig+0x348>
 800538a:	2308      	movs	r3, #8
 800538c:	77fb      	strb	r3, [r7, #31]
 800538e:	e147      	b.n	8005620 <UART_SetConfig+0x348>
 8005390:	2310      	movs	r3, #16
 8005392:	77fb      	strb	r3, [r7, #31]
 8005394:	e144      	b.n	8005620 <UART_SetConfig+0x348>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a83      	ldr	r2, [pc, #524]	; (80055a8 <UART_SetConfig+0x2d0>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d132      	bne.n	8005406 <UART_SetConfig+0x12e>
 80053a0:	4b80      	ldr	r3, [pc, #512]	; (80055a4 <UART_SetConfig+0x2cc>)
 80053a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b0c      	cmp	r3, #12
 80053ac:	d828      	bhi.n	8005400 <UART_SetConfig+0x128>
 80053ae:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <UART_SetConfig+0xdc>)
 80053b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b4:	080053e9 	.word	0x080053e9
 80053b8:	08005401 	.word	0x08005401
 80053bc:	08005401 	.word	0x08005401
 80053c0:	08005401 	.word	0x08005401
 80053c4:	080053f5 	.word	0x080053f5
 80053c8:	08005401 	.word	0x08005401
 80053cc:	08005401 	.word	0x08005401
 80053d0:	08005401 	.word	0x08005401
 80053d4:	080053ef 	.word	0x080053ef
 80053d8:	08005401 	.word	0x08005401
 80053dc:	08005401 	.word	0x08005401
 80053e0:	08005401 	.word	0x08005401
 80053e4:	080053fb 	.word	0x080053fb
 80053e8:	2300      	movs	r3, #0
 80053ea:	77fb      	strb	r3, [r7, #31]
 80053ec:	e118      	b.n	8005620 <UART_SetConfig+0x348>
 80053ee:	2302      	movs	r3, #2
 80053f0:	77fb      	strb	r3, [r7, #31]
 80053f2:	e115      	b.n	8005620 <UART_SetConfig+0x348>
 80053f4:	2304      	movs	r3, #4
 80053f6:	77fb      	strb	r3, [r7, #31]
 80053f8:	e112      	b.n	8005620 <UART_SetConfig+0x348>
 80053fa:	2308      	movs	r3, #8
 80053fc:	77fb      	strb	r3, [r7, #31]
 80053fe:	e10f      	b.n	8005620 <UART_SetConfig+0x348>
 8005400:	2310      	movs	r3, #16
 8005402:	77fb      	strb	r3, [r7, #31]
 8005404:	e10c      	b.n	8005620 <UART_SetConfig+0x348>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a68      	ldr	r2, [pc, #416]	; (80055ac <UART_SetConfig+0x2d4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d120      	bne.n	8005452 <UART_SetConfig+0x17a>
 8005410:	4b64      	ldr	r3, [pc, #400]	; (80055a4 <UART_SetConfig+0x2cc>)
 8005412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005416:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800541a:	2b30      	cmp	r3, #48	; 0x30
 800541c:	d013      	beq.n	8005446 <UART_SetConfig+0x16e>
 800541e:	2b30      	cmp	r3, #48	; 0x30
 8005420:	d814      	bhi.n	800544c <UART_SetConfig+0x174>
 8005422:	2b20      	cmp	r3, #32
 8005424:	d009      	beq.n	800543a <UART_SetConfig+0x162>
 8005426:	2b20      	cmp	r3, #32
 8005428:	d810      	bhi.n	800544c <UART_SetConfig+0x174>
 800542a:	2b00      	cmp	r3, #0
 800542c:	d002      	beq.n	8005434 <UART_SetConfig+0x15c>
 800542e:	2b10      	cmp	r3, #16
 8005430:	d006      	beq.n	8005440 <UART_SetConfig+0x168>
 8005432:	e00b      	b.n	800544c <UART_SetConfig+0x174>
 8005434:	2300      	movs	r3, #0
 8005436:	77fb      	strb	r3, [r7, #31]
 8005438:	e0f2      	b.n	8005620 <UART_SetConfig+0x348>
 800543a:	2302      	movs	r3, #2
 800543c:	77fb      	strb	r3, [r7, #31]
 800543e:	e0ef      	b.n	8005620 <UART_SetConfig+0x348>
 8005440:	2304      	movs	r3, #4
 8005442:	77fb      	strb	r3, [r7, #31]
 8005444:	e0ec      	b.n	8005620 <UART_SetConfig+0x348>
 8005446:	2308      	movs	r3, #8
 8005448:	77fb      	strb	r3, [r7, #31]
 800544a:	e0e9      	b.n	8005620 <UART_SetConfig+0x348>
 800544c:	2310      	movs	r3, #16
 800544e:	77fb      	strb	r3, [r7, #31]
 8005450:	e0e6      	b.n	8005620 <UART_SetConfig+0x348>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a56      	ldr	r2, [pc, #344]	; (80055b0 <UART_SetConfig+0x2d8>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d120      	bne.n	800549e <UART_SetConfig+0x1c6>
 800545c:	4b51      	ldr	r3, [pc, #324]	; (80055a4 <UART_SetConfig+0x2cc>)
 800545e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005462:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005466:	2bc0      	cmp	r3, #192	; 0xc0
 8005468:	d013      	beq.n	8005492 <UART_SetConfig+0x1ba>
 800546a:	2bc0      	cmp	r3, #192	; 0xc0
 800546c:	d814      	bhi.n	8005498 <UART_SetConfig+0x1c0>
 800546e:	2b80      	cmp	r3, #128	; 0x80
 8005470:	d009      	beq.n	8005486 <UART_SetConfig+0x1ae>
 8005472:	2b80      	cmp	r3, #128	; 0x80
 8005474:	d810      	bhi.n	8005498 <UART_SetConfig+0x1c0>
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <UART_SetConfig+0x1a8>
 800547a:	2b40      	cmp	r3, #64	; 0x40
 800547c:	d006      	beq.n	800548c <UART_SetConfig+0x1b4>
 800547e:	e00b      	b.n	8005498 <UART_SetConfig+0x1c0>
 8005480:	2300      	movs	r3, #0
 8005482:	77fb      	strb	r3, [r7, #31]
 8005484:	e0cc      	b.n	8005620 <UART_SetConfig+0x348>
 8005486:	2302      	movs	r3, #2
 8005488:	77fb      	strb	r3, [r7, #31]
 800548a:	e0c9      	b.n	8005620 <UART_SetConfig+0x348>
 800548c:	2304      	movs	r3, #4
 800548e:	77fb      	strb	r3, [r7, #31]
 8005490:	e0c6      	b.n	8005620 <UART_SetConfig+0x348>
 8005492:	2308      	movs	r3, #8
 8005494:	77fb      	strb	r3, [r7, #31]
 8005496:	e0c3      	b.n	8005620 <UART_SetConfig+0x348>
 8005498:	2310      	movs	r3, #16
 800549a:	77fb      	strb	r3, [r7, #31]
 800549c:	e0c0      	b.n	8005620 <UART_SetConfig+0x348>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a44      	ldr	r2, [pc, #272]	; (80055b4 <UART_SetConfig+0x2dc>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d125      	bne.n	80054f4 <UART_SetConfig+0x21c>
 80054a8:	4b3e      	ldr	r3, [pc, #248]	; (80055a4 <UART_SetConfig+0x2cc>)
 80054aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054b6:	d017      	beq.n	80054e8 <UART_SetConfig+0x210>
 80054b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054bc:	d817      	bhi.n	80054ee <UART_SetConfig+0x216>
 80054be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054c2:	d00b      	beq.n	80054dc <UART_SetConfig+0x204>
 80054c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054c8:	d811      	bhi.n	80054ee <UART_SetConfig+0x216>
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <UART_SetConfig+0x1fe>
 80054ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d2:	d006      	beq.n	80054e2 <UART_SetConfig+0x20a>
 80054d4:	e00b      	b.n	80054ee <UART_SetConfig+0x216>
 80054d6:	2300      	movs	r3, #0
 80054d8:	77fb      	strb	r3, [r7, #31]
 80054da:	e0a1      	b.n	8005620 <UART_SetConfig+0x348>
 80054dc:	2302      	movs	r3, #2
 80054de:	77fb      	strb	r3, [r7, #31]
 80054e0:	e09e      	b.n	8005620 <UART_SetConfig+0x348>
 80054e2:	2304      	movs	r3, #4
 80054e4:	77fb      	strb	r3, [r7, #31]
 80054e6:	e09b      	b.n	8005620 <UART_SetConfig+0x348>
 80054e8:	2308      	movs	r3, #8
 80054ea:	77fb      	strb	r3, [r7, #31]
 80054ec:	e098      	b.n	8005620 <UART_SetConfig+0x348>
 80054ee:	2310      	movs	r3, #16
 80054f0:	77fb      	strb	r3, [r7, #31]
 80054f2:	e095      	b.n	8005620 <UART_SetConfig+0x348>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a2f      	ldr	r2, [pc, #188]	; (80055b8 <UART_SetConfig+0x2e0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d125      	bne.n	800554a <UART_SetConfig+0x272>
 80054fe:	4b29      	ldr	r3, [pc, #164]	; (80055a4 <UART_SetConfig+0x2cc>)
 8005500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005504:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005508:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800550c:	d017      	beq.n	800553e <UART_SetConfig+0x266>
 800550e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005512:	d817      	bhi.n	8005544 <UART_SetConfig+0x26c>
 8005514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005518:	d00b      	beq.n	8005532 <UART_SetConfig+0x25a>
 800551a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800551e:	d811      	bhi.n	8005544 <UART_SetConfig+0x26c>
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <UART_SetConfig+0x254>
 8005524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005528:	d006      	beq.n	8005538 <UART_SetConfig+0x260>
 800552a:	e00b      	b.n	8005544 <UART_SetConfig+0x26c>
 800552c:	2301      	movs	r3, #1
 800552e:	77fb      	strb	r3, [r7, #31]
 8005530:	e076      	b.n	8005620 <UART_SetConfig+0x348>
 8005532:	2302      	movs	r3, #2
 8005534:	77fb      	strb	r3, [r7, #31]
 8005536:	e073      	b.n	8005620 <UART_SetConfig+0x348>
 8005538:	2304      	movs	r3, #4
 800553a:	77fb      	strb	r3, [r7, #31]
 800553c:	e070      	b.n	8005620 <UART_SetConfig+0x348>
 800553e:	2308      	movs	r3, #8
 8005540:	77fb      	strb	r3, [r7, #31]
 8005542:	e06d      	b.n	8005620 <UART_SetConfig+0x348>
 8005544:	2310      	movs	r3, #16
 8005546:	77fb      	strb	r3, [r7, #31]
 8005548:	e06a      	b.n	8005620 <UART_SetConfig+0x348>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a1b      	ldr	r2, [pc, #108]	; (80055bc <UART_SetConfig+0x2e4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d138      	bne.n	80055c6 <UART_SetConfig+0x2ee>
 8005554:	4b13      	ldr	r3, [pc, #76]	; (80055a4 <UART_SetConfig+0x2cc>)
 8005556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800555a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800555e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005562:	d017      	beq.n	8005594 <UART_SetConfig+0x2bc>
 8005564:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005568:	d82a      	bhi.n	80055c0 <UART_SetConfig+0x2e8>
 800556a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800556e:	d00b      	beq.n	8005588 <UART_SetConfig+0x2b0>
 8005570:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005574:	d824      	bhi.n	80055c0 <UART_SetConfig+0x2e8>
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <UART_SetConfig+0x2aa>
 800557a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800557e:	d006      	beq.n	800558e <UART_SetConfig+0x2b6>
 8005580:	e01e      	b.n	80055c0 <UART_SetConfig+0x2e8>
 8005582:	2300      	movs	r3, #0
 8005584:	77fb      	strb	r3, [r7, #31]
 8005586:	e04b      	b.n	8005620 <UART_SetConfig+0x348>
 8005588:	2302      	movs	r3, #2
 800558a:	77fb      	strb	r3, [r7, #31]
 800558c:	e048      	b.n	8005620 <UART_SetConfig+0x348>
 800558e:	2304      	movs	r3, #4
 8005590:	77fb      	strb	r3, [r7, #31]
 8005592:	e045      	b.n	8005620 <UART_SetConfig+0x348>
 8005594:	2308      	movs	r3, #8
 8005596:	77fb      	strb	r3, [r7, #31]
 8005598:	e042      	b.n	8005620 <UART_SetConfig+0x348>
 800559a:	bf00      	nop
 800559c:	efff69f3 	.word	0xefff69f3
 80055a0:	40011000 	.word	0x40011000
 80055a4:	40023800 	.word	0x40023800
 80055a8:	40004400 	.word	0x40004400
 80055ac:	40004800 	.word	0x40004800
 80055b0:	40004c00 	.word	0x40004c00
 80055b4:	40005000 	.word	0x40005000
 80055b8:	40011400 	.word	0x40011400
 80055bc:	40007800 	.word	0x40007800
 80055c0:	2310      	movs	r3, #16
 80055c2:	77fb      	strb	r3, [r7, #31]
 80055c4:	e02c      	b.n	8005620 <UART_SetConfig+0x348>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a72      	ldr	r2, [pc, #456]	; (8005794 <UART_SetConfig+0x4bc>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d125      	bne.n	800561c <UART_SetConfig+0x344>
 80055d0:	4b71      	ldr	r3, [pc, #452]	; (8005798 <UART_SetConfig+0x4c0>)
 80055d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80055da:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80055de:	d017      	beq.n	8005610 <UART_SetConfig+0x338>
 80055e0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80055e4:	d817      	bhi.n	8005616 <UART_SetConfig+0x33e>
 80055e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ea:	d00b      	beq.n	8005604 <UART_SetConfig+0x32c>
 80055ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055f0:	d811      	bhi.n	8005616 <UART_SetConfig+0x33e>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <UART_SetConfig+0x326>
 80055f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055fa:	d006      	beq.n	800560a <UART_SetConfig+0x332>
 80055fc:	e00b      	b.n	8005616 <UART_SetConfig+0x33e>
 80055fe:	2300      	movs	r3, #0
 8005600:	77fb      	strb	r3, [r7, #31]
 8005602:	e00d      	b.n	8005620 <UART_SetConfig+0x348>
 8005604:	2302      	movs	r3, #2
 8005606:	77fb      	strb	r3, [r7, #31]
 8005608:	e00a      	b.n	8005620 <UART_SetConfig+0x348>
 800560a:	2304      	movs	r3, #4
 800560c:	77fb      	strb	r3, [r7, #31]
 800560e:	e007      	b.n	8005620 <UART_SetConfig+0x348>
 8005610:	2308      	movs	r3, #8
 8005612:	77fb      	strb	r3, [r7, #31]
 8005614:	e004      	b.n	8005620 <UART_SetConfig+0x348>
 8005616:	2310      	movs	r3, #16
 8005618:	77fb      	strb	r3, [r7, #31]
 800561a:	e001      	b.n	8005620 <UART_SetConfig+0x348>
 800561c:	2310      	movs	r3, #16
 800561e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005628:	d15b      	bne.n	80056e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800562a:	7ffb      	ldrb	r3, [r7, #31]
 800562c:	2b08      	cmp	r3, #8
 800562e:	d828      	bhi.n	8005682 <UART_SetConfig+0x3aa>
 8005630:	a201      	add	r2, pc, #4	; (adr r2, 8005638 <UART_SetConfig+0x360>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	0800565d 	.word	0x0800565d
 800563c:	08005665 	.word	0x08005665
 8005640:	0800566d 	.word	0x0800566d
 8005644:	08005683 	.word	0x08005683
 8005648:	08005673 	.word	0x08005673
 800564c:	08005683 	.word	0x08005683
 8005650:	08005683 	.word	0x08005683
 8005654:	08005683 	.word	0x08005683
 8005658:	0800567b 	.word	0x0800567b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800565c:	f7fd fef0 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8005660:	61b8      	str	r0, [r7, #24]
        break;
 8005662:	e013      	b.n	800568c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005664:	f7fd ff00 	bl	8003468 <HAL_RCC_GetPCLK2Freq>
 8005668:	61b8      	str	r0, [r7, #24]
        break;
 800566a:	e00f      	b.n	800568c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800566c:	4b4b      	ldr	r3, [pc, #300]	; (800579c <UART_SetConfig+0x4c4>)
 800566e:	61bb      	str	r3, [r7, #24]
        break;
 8005670:	e00c      	b.n	800568c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005672:	f7fd fdd3 	bl	800321c <HAL_RCC_GetSysClockFreq>
 8005676:	61b8      	str	r0, [r7, #24]
        break;
 8005678:	e008      	b.n	800568c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800567a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800567e:	61bb      	str	r3, [r7, #24]
        break;
 8005680:	e004      	b.n	800568c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005682:	2300      	movs	r3, #0
 8005684:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	77bb      	strb	r3, [r7, #30]
        break;
 800568a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d074      	beq.n	800577c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	005a      	lsls	r2, r3, #1
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	085b      	lsrs	r3, r3, #1
 800569c:	441a      	add	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	2b0f      	cmp	r3, #15
 80056ac:	d916      	bls.n	80056dc <UART_SetConfig+0x404>
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056b4:	d212      	bcs.n	80056dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	f023 030f 	bic.w	r3, r3, #15
 80056be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	085b      	lsrs	r3, r3, #1
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	89fb      	ldrh	r3, [r7, #14]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	89fa      	ldrh	r2, [r7, #14]
 80056d8:	60da      	str	r2, [r3, #12]
 80056da:	e04f      	b.n	800577c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	77bb      	strb	r3, [r7, #30]
 80056e0:	e04c      	b.n	800577c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056e2:	7ffb      	ldrb	r3, [r7, #31]
 80056e4:	2b08      	cmp	r3, #8
 80056e6:	d828      	bhi.n	800573a <UART_SetConfig+0x462>
 80056e8:	a201      	add	r2, pc, #4	; (adr r2, 80056f0 <UART_SetConfig+0x418>)
 80056ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ee:	bf00      	nop
 80056f0:	08005715 	.word	0x08005715
 80056f4:	0800571d 	.word	0x0800571d
 80056f8:	08005725 	.word	0x08005725
 80056fc:	0800573b 	.word	0x0800573b
 8005700:	0800572b 	.word	0x0800572b
 8005704:	0800573b 	.word	0x0800573b
 8005708:	0800573b 	.word	0x0800573b
 800570c:	0800573b 	.word	0x0800573b
 8005710:	08005733 	.word	0x08005733
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005714:	f7fd fe94 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8005718:	61b8      	str	r0, [r7, #24]
        break;
 800571a:	e013      	b.n	8005744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800571c:	f7fd fea4 	bl	8003468 <HAL_RCC_GetPCLK2Freq>
 8005720:	61b8      	str	r0, [r7, #24]
        break;
 8005722:	e00f      	b.n	8005744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005724:	4b1d      	ldr	r3, [pc, #116]	; (800579c <UART_SetConfig+0x4c4>)
 8005726:	61bb      	str	r3, [r7, #24]
        break;
 8005728:	e00c      	b.n	8005744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800572a:	f7fd fd77 	bl	800321c <HAL_RCC_GetSysClockFreq>
 800572e:	61b8      	str	r0, [r7, #24]
        break;
 8005730:	e008      	b.n	8005744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005732:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005736:	61bb      	str	r3, [r7, #24]
        break;
 8005738:	e004      	b.n	8005744 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800573a:	2300      	movs	r3, #0
 800573c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	77bb      	strb	r3, [r7, #30]
        break;
 8005742:	bf00      	nop
    }

    if (pclk != 0U)
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d018      	beq.n	800577c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	085a      	lsrs	r2, r3, #1
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	441a      	add	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	fbb2 f3f3 	udiv	r3, r2, r3
 800575c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	2b0f      	cmp	r3, #15
 8005762:	d909      	bls.n	8005778 <UART_SetConfig+0x4a0>
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800576a:	d205      	bcs.n	8005778 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	b29a      	uxth	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	60da      	str	r2, [r3, #12]
 8005776:	e001      	b.n	800577c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005788:	7fbb      	ldrb	r3, [r7, #30]
}
 800578a:	4618      	mov	r0, r3
 800578c:	3720      	adds	r7, #32
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40007c00 	.word	0x40007c00
 8005798:	40023800 	.word	0x40023800
 800579c:	00f42400 	.word	0x00f42400

080057a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00a      	beq.n	80057ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00a      	beq.n	80057ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	f003 0304 	and.w	r3, r3, #4
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005812:	f003 0308 	and.w	r3, r3, #8
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00a      	beq.n	8005852 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00a      	beq.n	8005874 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01a      	beq.n	80058b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800589e:	d10a      	bne.n	80058b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	605a      	str	r2, [r3, #4]
  }
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058f4:	f7fc fadc 	bl	8001eb0 <HAL_GetTick>
 80058f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0308 	and.w	r3, r3, #8
 8005904:	2b08      	cmp	r3, #8
 8005906:	d10e      	bne.n	8005926 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005908:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f81b 	bl	8005952 <UART_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e011      	b.n	800594a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2220      	movs	r2, #32
 8005930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b09c      	sub	sp, #112	; 0x70
 8005956:	af00      	add	r7, sp, #0
 8005958:	60f8      	str	r0, [r7, #12]
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	603b      	str	r3, [r7, #0]
 800595e:	4613      	mov	r3, r2
 8005960:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005962:	e0a7      	b.n	8005ab4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596a:	f000 80a3 	beq.w	8005ab4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800596e:	f7fc fa9f 	bl	8001eb0 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800597a:	429a      	cmp	r2, r3
 800597c:	d302      	bcc.n	8005984 <UART_WaitOnFlagUntilTimeout+0x32>
 800597e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005980:	2b00      	cmp	r3, #0
 8005982:	d13f      	bne.n	8005a04 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800598c:	e853 3f00 	ldrex	r3, [r3]
 8005990:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005994:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005998:	667b      	str	r3, [r7, #100]	; 0x64
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	461a      	mov	r2, r3
 80059a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059a4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80059a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80059aa:	e841 2300 	strex	r3, r2, [r1]
 80059ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80059b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1e6      	bne.n	8005984 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	3308      	adds	r3, #8
 80059bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059c0:	e853 3f00 	ldrex	r3, [r3]
 80059c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c8:	f023 0301 	bic.w	r3, r3, #1
 80059cc:	663b      	str	r3, [r7, #96]	; 0x60
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3308      	adds	r3, #8
 80059d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80059d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80059d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80059dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80059e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1e5      	bne.n	80059b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2220      	movs	r2, #32
 80059ee:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e068      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0304 	and.w	r3, r3, #4
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d050      	beq.n	8005ab4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a20:	d148      	bne.n	8005ab4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	461a      	mov	r2, r3
 8005a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8005a4c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e6      	bne.n	8005a2c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3308      	adds	r3, #8
 8005a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f023 0301 	bic.w	r3, r3, #1
 8005a74:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3308      	adds	r3, #8
 8005a7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a7e:	623a      	str	r2, [r7, #32]
 8005a80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a82:	69f9      	ldr	r1, [r7, #28]
 8005a84:	6a3a      	ldr	r2, [r7, #32]
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1e5      	bne.n	8005a5e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2220      	movs	r2, #32
 8005a96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2220      	movs	r2, #32
 8005a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e010      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	69da      	ldr	r2, [r3, #28]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	4013      	ands	r3, r2
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	bf0c      	ite	eq
 8005ac4:	2301      	moveq	r3, #1
 8005ac6:	2300      	movne	r3, #0
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	79fb      	ldrb	r3, [r7, #7]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	f43f af48 	beq.w	8005964 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3770      	adds	r7, #112	; 0x70
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b097      	sub	sp, #92	; 0x5c
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	60b9      	str	r1, [r7, #8]
 8005aea:	4613      	mov	r3, r2
 8005aec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	88fa      	ldrh	r2, [r7, #6]
 8005af8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	88fa      	ldrh	r2, [r7, #6]
 8005b00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b12:	d10e      	bne.n	8005b32 <UART_Start_Receive_IT+0x52>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d105      	bne.n	8005b28 <UART_Start_Receive_IT+0x48>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005b22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b26:	e02d      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	22ff      	movs	r2, #255	; 0xff
 8005b2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b30:	e028      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10d      	bne.n	8005b56 <UART_Start_Receive_IT+0x76>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d104      	bne.n	8005b4c <UART_Start_Receive_IT+0x6c>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	22ff      	movs	r2, #255	; 0xff
 8005b46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b4a:	e01b      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	227f      	movs	r2, #127	; 0x7f
 8005b50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b54:	e016      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b5e:	d10d      	bne.n	8005b7c <UART_Start_Receive_IT+0x9c>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d104      	bne.n	8005b72 <UART_Start_Receive_IT+0x92>
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	227f      	movs	r2, #127	; 0x7f
 8005b6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b70:	e008      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	223f      	movs	r2, #63	; 0x3f
 8005b76:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b7a:	e003      	b.n	8005b84 <UART_Start_Receive_IT+0xa4>
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2222      	movs	r2, #34	; 0x22
 8005b90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3308      	adds	r3, #8
 8005b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b9e:	e853 3f00 	ldrex	r3, [r3]
 8005ba2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	657b      	str	r3, [r7, #84]	; 0x54
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3308      	adds	r3, #8
 8005bb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005bb4:	64ba      	str	r2, [r7, #72]	; 0x48
 8005bb6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005bba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bbc:	e841 2300 	strex	r3, r2, [r1]
 8005bc0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005bc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1e5      	bne.n	8005b94 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd0:	d107      	bne.n	8005be2 <UART_Start_Receive_IT+0x102>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d103      	bne.n	8005be2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	4a21      	ldr	r2, [pc, #132]	; (8005c64 <UART_Start_Receive_IT+0x184>)
 8005bde:	669a      	str	r2, [r3, #104]	; 0x68
 8005be0:	e002      	b.n	8005be8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4a20      	ldr	r2, [pc, #128]	; (8005c68 <UART_Start_Receive_IT+0x188>)
 8005be6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d019      	beq.n	8005c24 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf8:	e853 3f00 	ldrex	r3, [r3]
 8005bfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c00:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005c04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c0e:	637b      	str	r3, [r7, #52]	; 0x34
 8005c10:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c16:	e841 2300 	strex	r3, r2, [r1]
 8005c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1e6      	bne.n	8005bf0 <UART_Start_Receive_IT+0x110>
 8005c22:	e018      	b.n	8005c56 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	613b      	str	r3, [r7, #16]
   return(result);
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	f043 0320 	orr.w	r3, r3, #32
 8005c38:	653b      	str	r3, [r7, #80]	; 0x50
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c42:	623b      	str	r3, [r7, #32]
 8005c44:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	69f9      	ldr	r1, [r7, #28]
 8005c48:	6a3a      	ldr	r2, [r7, #32]
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e6      	bne.n	8005c24 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	375c      	adds	r7, #92	; 0x5c
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	08005f1b 	.word	0x08005f1b
 8005c68:	08005db5 	.word	0x08005db5

08005c6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b095      	sub	sp, #84	; 0x54
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c7c:	e853 3f00 	ldrex	r3, [r3]
 8005c80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c92:	643b      	str	r3, [r7, #64]	; 0x40
 8005c94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1e6      	bne.n	8005c74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	3308      	adds	r3, #8
 8005cac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	f023 0301 	bic.w	r3, r3, #1
 8005cbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	3308      	adds	r3, #8
 8005cc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cc8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ccc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1e5      	bne.n	8005ca6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d118      	bne.n	8005d14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	e853 3f00 	ldrex	r3, [r3]
 8005cee:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f023 0310 	bic.w	r3, r3, #16
 8005cf6:	647b      	str	r3, [r7, #68]	; 0x44
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d00:	61bb      	str	r3, [r7, #24]
 8005d02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d04:	6979      	ldr	r1, [r7, #20]
 8005d06:	69ba      	ldr	r2, [r7, #24]
 8005d08:	e841 2300 	strex	r3, r2, [r1]
 8005d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1e6      	bne.n	8005ce2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005d28:	bf00      	nop
 8005d2a:	3754      	adds	r7, #84	; 0x54
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f7ff faaa 	bl	80052ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d58:	bf00      	nop
 8005d5a:	3710      	adds	r7, #16
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d7c:	61fb      	str	r3, [r7, #28]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	461a      	mov	r2, r3
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	61bb      	str	r3, [r7, #24]
 8005d88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	6979      	ldr	r1, [r7, #20]
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	613b      	str	r3, [r7, #16]
   return(result);
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e6      	bne.n	8005d68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7fb f9ca 	bl	8001140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dac:	bf00      	nop
 8005dae:	3720      	adds	r7, #32
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b096      	sub	sp, #88	; 0x58
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005dc2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dcc:	2b22      	cmp	r3, #34	; 0x22
 8005dce:	f040 8098 	bne.w	8005f02 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ddc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005de0:	b2d9      	uxtb	r1, r3
 8005de2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dec:	400a      	ands	r2, r1
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	3b01      	subs	r3, #1
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d17b      	bne.n	8005f12 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	e853 3f00 	ldrex	r3, [r3]
 8005e26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e2e:	653b      	str	r3, [r7, #80]	; 0x50
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e38:	647b      	str	r3, [r7, #68]	; 0x44
 8005e3a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e40:	e841 2300 	strex	r3, r2, [r1]
 8005e44:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1e6      	bne.n	8005e1a <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3308      	adds	r3, #8
 8005e52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e56:	e853 3f00 	ldrex	r3, [r3]
 8005e5a:	623b      	str	r3, [r7, #32]
   return(result);
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	f023 0301 	bic.w	r3, r3, #1
 8005e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	3308      	adds	r3, #8
 8005e6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e6c:	633a      	str	r2, [r7, #48]	; 0x30
 8005e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e74:	e841 2300 	strex	r3, r2, [r1]
 8005e78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1e5      	bne.n	8005e4c <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2220      	movs	r2, #32
 8005e84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d12e      	bne.n	8005efa <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	e853 3f00 	ldrex	r3, [r3]
 8005eae:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 0310 	bic.w	r3, r3, #16
 8005eb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ec0:	61fb      	str	r3, [r7, #28]
 8005ec2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec4:	69b9      	ldr	r1, [r7, #24]
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	e841 2300 	strex	r3, r2, [r1]
 8005ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1e6      	bne.n	8005ea2 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	69db      	ldr	r3, [r3, #28]
 8005eda:	f003 0310 	and.w	r3, r3, #16
 8005ede:	2b10      	cmp	r3, #16
 8005ee0:	d103      	bne.n	8005eea <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2210      	movs	r2, #16
 8005ee8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff f9e4 	bl	80052c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ef8:	e00b      	b.n	8005f12 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fb f8f4 	bl	80010e8 <HAL_UART_RxCpltCallback>
}
 8005f00:	e007      	b.n	8005f12 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	699a      	ldr	r2, [r3, #24]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f042 0208 	orr.w	r2, r2, #8
 8005f10:	619a      	str	r2, [r3, #24]
}
 8005f12:	bf00      	nop
 8005f14:	3758      	adds	r7, #88	; 0x58
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b096      	sub	sp, #88	; 0x58
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f28:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f32:	2b22      	cmp	r3, #34	; 0x22
 8005f34:	f040 8098 	bne.w	8006068 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f46:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005f48:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005f4c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005f50:	4013      	ands	r3, r2
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f56:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5c:	1c9a      	adds	r2, r3, #2
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d17b      	bne.n	8006078 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f88:	e853 3f00 	ldrex	r3, [r3]
 8005f8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f9e:	643b      	str	r3, [r7, #64]	; 0x40
 8005fa0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005fa4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005fa6:	e841 2300 	strex	r3, r2, [r1]
 8005faa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1e6      	bne.n	8005f80 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3308      	adds	r3, #8
 8005fb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	6a3b      	ldr	r3, [r7, #32]
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	f023 0301 	bic.w	r3, r3, #1
 8005fc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3308      	adds	r3, #8
 8005fd0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fd4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e5      	bne.n	8005fb2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d12e      	bne.n	8006060 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	e853 3f00 	ldrex	r3, [r3]
 8006014:	60bb      	str	r3, [r7, #8]
   return(result);
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	f023 0310 	bic.w	r3, r3, #16
 800601c:	647b      	str	r3, [r7, #68]	; 0x44
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	461a      	mov	r2, r3
 8006024:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006026:	61bb      	str	r3, [r7, #24]
 8006028:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602a:	6979      	ldr	r1, [r7, #20]
 800602c:	69ba      	ldr	r2, [r7, #24]
 800602e:	e841 2300 	strex	r3, r2, [r1]
 8006032:	613b      	str	r3, [r7, #16]
   return(result);
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1e6      	bne.n	8006008 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	f003 0310 	and.w	r3, r3, #16
 8006044:	2b10      	cmp	r3, #16
 8006046:	d103      	bne.n	8006050 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2210      	movs	r2, #16
 800604e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006056:	4619      	mov	r1, r3
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff f931 	bl	80052c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800605e:	e00b      	b.n	8006078 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f7fb f841 	bl	80010e8 <HAL_UART_RxCpltCallback>
}
 8006066:	e007      	b.n	8006078 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	699a      	ldr	r2, [r3, #24]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f042 0208 	orr.w	r2, r2, #8
 8006076:	619a      	str	r2, [r3, #24]
}
 8006078:	bf00      	nop
 800607a:	3758      	adds	r7, #88	; 0x58
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006080:	b084      	sub	sp, #16
 8006082:	b580      	push	{r7, lr}
 8006084:	b084      	sub	sp, #16
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	f107 001c 	add.w	r0, r7, #28
 800608e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006094:	2b01      	cmp	r3, #1
 8006096:	d126      	bne.n	80060e6 <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68da      	ldr	r2, [r3, #12]
 80060a8:	4b38      	ldr	r3, [pc, #224]	; (800618c <USB_CoreInit+0x10c>)
 80060aa:	4013      	ands	r3, r2
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f043 0210 	orr.w	r2, r3, #16
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d105      	bne.n	80060da <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fad0 	bl	8006680 <USB_CoreReset>
 80060e0:	4603      	mov	r3, r0
 80060e2:	73fb      	strb	r3, [r7, #15]
 80060e4:	e03a      	b.n	800615c <USB_CoreInit+0xdc>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80060e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e8:	2b03      	cmp	r3, #3
 80060ea:	d126      	bne.n	800613a <USB_CoreInit+0xba>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	4b23      	ldr	r3, [pc, #140]	; (800618c <USB_CoreInit+0x10c>)
 80060fe:	4013      	ands	r3, r2
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	f023 0210 	bic.w	r2, r3, #16
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800611c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800611e:	2b01      	cmp	r3, #1
 8006120:	d105      	bne.n	800612e <USB_CoreInit+0xae>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 faa6 	bl	8006680 <USB_CoreReset>
 8006134:	4603      	mov	r3, r0
 8006136:	73fb      	strb	r3, [r7, #15]
 8006138:	e010      	b.n	800615c <USB_CoreInit+0xdc>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fa9a 	bl	8006680 <USB_CoreReset>
 800614c:	4603      	mov	r3, r0
 800614e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006154:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800615c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615e:	2b01      	cmp	r3, #1
 8006160:	d10b      	bne.n	800617a <USB_CoreInit+0xfa>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f043 0206 	orr.w	r2, r3, #6
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f043 0220 	orr.w	r2, r3, #32
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800617a:	7bfb      	ldrb	r3, [r7, #15]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006186:	b004      	add	sp, #16
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	ffbdffbf 	.word	0xffbdffbf

08006190 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f023 0201 	bic.w	r2, r3, #1
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b084      	sub	sp, #16
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	460b      	mov	r3, r1
 80061bc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80061ce:	78fb      	ldrb	r3, [r7, #3]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d115      	bne.n	8006200 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061e0:	2001      	movs	r0, #1
 80061e2:	f7fb fe71 	bl	8001ec8 <HAL_Delay>
      ms++;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	3301      	adds	r3, #1
 80061ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 fa39 	bl	8006664 <USB_GetMode>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d01e      	beq.n	8006236 <USB_SetCurrentMode+0x84>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2b31      	cmp	r3, #49	; 0x31
 80061fc:	d9f0      	bls.n	80061e0 <USB_SetCurrentMode+0x2e>
 80061fe:	e01a      	b.n	8006236 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006200:	78fb      	ldrb	r3, [r7, #3]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d115      	bne.n	8006232 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006212:	2001      	movs	r0, #1
 8006214:	f7fb fe58 	bl	8001ec8 <HAL_Delay>
      ms++;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	3301      	adds	r3, #1
 800621c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 fa20 	bl	8006664 <USB_GetMode>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d005      	beq.n	8006236 <USB_SetCurrentMode+0x84>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2b31      	cmp	r3, #49	; 0x31
 800622e:	d9f0      	bls.n	8006212 <USB_SetCurrentMode+0x60>
 8006230:	e001      	b.n	8006236 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e005      	b.n	8006242 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b32      	cmp	r3, #50	; 0x32
 800623a:	d101      	bne.n	8006240 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
	...

0800624c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800624c:	b084      	sub	sp, #16
 800624e:	b580      	push	{r7, lr}
 8006250:	b086      	sub	sp, #24
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
 8006256:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800625a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006266:	2300      	movs	r3, #0
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	e009      	b.n	8006280 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	3340      	adds	r3, #64	; 0x40
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	4413      	add	r3, r2
 8006276:	2200      	movs	r2, #0
 8006278:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	3301      	adds	r3, #1
 800627e:	613b      	str	r3, [r7, #16]
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	2b0e      	cmp	r3, #14
 8006284:	d9f2      	bls.n	800626c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006288:	2b00      	cmp	r3, #0
 800628a:	d11c      	bne.n	80062c6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800629a:	f043 0302 	orr.w	r3, r3, #2
 800629e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	e005      	b.n	80062d2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80062d8:	461a      	mov	r2, r3
 80062da:	2300      	movs	r3, #0
 80062dc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e4:	4619      	mov	r1, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ec:	461a      	mov	r2, r3
 80062ee:	680b      	ldr	r3, [r1, #0]
 80062f0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d10c      	bne.n	8006312 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d104      	bne.n	8006308 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062fe:	2100      	movs	r1, #0
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f975 	bl	80065f0 <USB_SetDevSpeed>
 8006306:	e018      	b.n	800633a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006308:	2101      	movs	r1, #1
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f970 	bl	80065f0 <USB_SetDevSpeed>
 8006310:	e013      	b.n	800633a <USB_DevInit+0xee>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006314:	2b03      	cmp	r3, #3
 8006316:	d10c      	bne.n	8006332 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631a:	2b00      	cmp	r3, #0
 800631c:	d104      	bne.n	8006328 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800631e:	2100      	movs	r1, #0
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f965 	bl	80065f0 <USB_SetDevSpeed>
 8006326:	e008      	b.n	800633a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006328:	2101      	movs	r1, #1
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f960 	bl	80065f0 <USB_SetDevSpeed>
 8006330:	e003      	b.n	800633a <USB_DevInit+0xee>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006332:	2103      	movs	r1, #3
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f95b 	bl	80065f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800633a:	2110      	movs	r1, #16
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f8f3 	bl	8006528 <USB_FlushTxFifo>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f91f 	bl	8006590 <USB_FlushRxFifo>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d001      	beq.n	800635c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006362:	461a      	mov	r2, r3
 8006364:	2300      	movs	r3, #0
 8006366:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800636e:	461a      	mov	r2, r3
 8006370:	2300      	movs	r3, #0
 8006372:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637a:	461a      	mov	r2, r3
 800637c:	2300      	movs	r3, #0
 800637e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006380:	2300      	movs	r3, #0
 8006382:	613b      	str	r3, [r7, #16]
 8006384:	e043      	b.n	800640e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	015a      	lsls	r2, r3, #5
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4413      	add	r3, r2
 800638e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006398:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800639c:	d118      	bne.n	80063d0 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10a      	bne.n	80063ba <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063b0:	461a      	mov	r2, r3
 80063b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e013      	b.n	80063e2 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063c6:	461a      	mov	r2, r3
 80063c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	e008      	b.n	80063e2 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063dc:	461a      	mov	r2, r3
 80063de:	2300      	movs	r3, #0
 80063e0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063ee:	461a      	mov	r2, r3
 80063f0:	2300      	movs	r3, #0
 80063f2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006400:	461a      	mov	r2, r3
 8006402:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006406:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	3301      	adds	r3, #1
 800640c:	613b      	str	r3, [r7, #16]
 800640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	429a      	cmp	r2, r3
 8006414:	d3b7      	bcc.n	8006386 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006416:	2300      	movs	r3, #0
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	e043      	b.n	80064a4 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800642e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006432:	d118      	bne.n	8006466 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	015a      	lsls	r2, r3, #5
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006446:	461a      	mov	r2, r3
 8006448:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	e013      	b.n	8006478 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645c:	461a      	mov	r2, r3
 800645e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	e008      	b.n	8006478 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4413      	add	r3, r2
 800646e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006472:	461a      	mov	r2, r3
 8006474:	2300      	movs	r3, #0
 8006476:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	015a      	lsls	r2, r3, #5
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4413      	add	r3, r2
 8006480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006484:	461a      	mov	r2, r3
 8006486:	2300      	movs	r3, #0
 8006488:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006496:	461a      	mov	r2, r3
 8006498:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800649c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	3301      	adds	r3, #1
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d3b7      	bcc.n	800641c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80064ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064be:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80064cc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d105      	bne.n	80064e0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	f043 0210 	orr.w	r2, r3, #16
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699a      	ldr	r2, [r3, #24]
 80064e4:	4b0e      	ldr	r3, [pc, #56]	; (8006520 <USB_DevInit+0x2d4>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80064ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f043 0208 	orr.w	r2, r3, #8
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80064fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006500:	2b01      	cmp	r3, #1
 8006502:	d105      	bne.n	8006510 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	699a      	ldr	r2, [r3, #24]
 8006508:	4b06      	ldr	r3, [pc, #24]	; (8006524 <USB_DevInit+0x2d8>)
 800650a:	4313      	orrs	r3, r2
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006510:	7dfb      	ldrb	r3, [r7, #23]
}
 8006512:	4618      	mov	r0, r3
 8006514:	3718      	adds	r7, #24
 8006516:	46bd      	mov	sp, r7
 8006518:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800651c:	b004      	add	sp, #16
 800651e:	4770      	bx	lr
 8006520:	803c3800 	.word	0x803c3800
 8006524:	40000004 	.word	0x40000004

08006528 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3301      	adds	r3, #1
 800653a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a13      	ldr	r2, [pc, #76]	; (800658c <USB_FlushTxFifo+0x64>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d901      	bls.n	8006548 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e01b      	b.n	8006580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	daf2      	bge.n	8006536 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006550:	2300      	movs	r3, #0
 8006552:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	019b      	lsls	r3, r3, #6
 8006558:	f043 0220 	orr.w	r2, r3, #32
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	3301      	adds	r3, #1
 8006564:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	4a08      	ldr	r2, [pc, #32]	; (800658c <USB_FlushTxFifo+0x64>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d901      	bls.n	8006572 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e006      	b.n	8006580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b20      	cmp	r3, #32
 800657c:	d0f0      	beq.n	8006560 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	00030d40 	.word	0x00030d40

08006590 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006598:	2300      	movs	r3, #0
 800659a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	3301      	adds	r3, #1
 80065a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4a11      	ldr	r2, [pc, #68]	; (80065ec <USB_FlushRxFifo+0x5c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d901      	bls.n	80065ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e018      	b.n	80065e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	daf2      	bge.n	800659c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2210      	movs	r2, #16
 80065be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	3301      	adds	r3, #1
 80065c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	4a08      	ldr	r2, [pc, #32]	; (80065ec <USB_FlushRxFifo+0x5c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d901      	bls.n	80065d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e006      	b.n	80065e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	2b10      	cmp	r3, #16
 80065dc:	d0f0      	beq.n	80065c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	00030d40 	.word	0x00030d40

080065f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	460b      	mov	r3, r1
 80065fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	78fb      	ldrb	r3, [r7, #3]
 800660a:	68f9      	ldr	r1, [r7, #12]
 800660c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006610:	4313      	orrs	r3, r2
 8006612:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3714      	adds	r7, #20
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006622:	b480      	push	{r7}
 8006624:	b085      	sub	sp, #20
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800663c:	f023 0303 	bic.w	r3, r3, #3
 8006640:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006650:	f043 0302 	orr.w	r3, r3, #2
 8006654:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	695b      	ldr	r3, [r3, #20]
 8006670:	f003 0301 	and.w	r3, r3, #1
}
 8006674:	4618      	mov	r0, r3
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006688:	2300      	movs	r3, #0
 800668a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	3301      	adds	r3, #1
 8006690:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	4a13      	ldr	r2, [pc, #76]	; (80066e4 <USB_CoreReset+0x64>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d901      	bls.n	800669e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e01b      	b.n	80066d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	daf2      	bge.n	800668c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	f043 0201 	orr.w	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	3301      	adds	r3, #1
 80066ba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4a09      	ldr	r2, [pc, #36]	; (80066e4 <USB_CoreReset+0x64>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d901      	bls.n	80066c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e006      	b.n	80066d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	f003 0301 	and.w	r3, r3, #1
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d0f0      	beq.n	80066b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3714      	adds	r7, #20
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	00030d40 	.word	0x00030d40

080066e8 <atoi>:
 80066e8:	220a      	movs	r2, #10
 80066ea:	2100      	movs	r1, #0
 80066ec:	f000 b882 	b.w	80067f4 <strtol>

080066f0 <_strtol_l.constprop.0>:
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f6:	d001      	beq.n	80066fc <_strtol_l.constprop.0+0xc>
 80066f8:	2b24      	cmp	r3, #36	; 0x24
 80066fa:	d906      	bls.n	800670a <_strtol_l.constprop.0+0x1a>
 80066fc:	f000 f88c 	bl	8006818 <__errno>
 8006700:	2316      	movs	r3, #22
 8006702:	6003      	str	r3, [r0, #0]
 8006704:	2000      	movs	r0, #0
 8006706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80067f0 <_strtol_l.constprop.0+0x100>
 800670e:	460d      	mov	r5, r1
 8006710:	462e      	mov	r6, r5
 8006712:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006716:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800671a:	f017 0708 	ands.w	r7, r7, #8
 800671e:	d1f7      	bne.n	8006710 <_strtol_l.constprop.0+0x20>
 8006720:	2c2d      	cmp	r4, #45	; 0x2d
 8006722:	d132      	bne.n	800678a <_strtol_l.constprop.0+0x9a>
 8006724:	782c      	ldrb	r4, [r5, #0]
 8006726:	2701      	movs	r7, #1
 8006728:	1cb5      	adds	r5, r6, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d05b      	beq.n	80067e6 <_strtol_l.constprop.0+0xf6>
 800672e:	2b10      	cmp	r3, #16
 8006730:	d109      	bne.n	8006746 <_strtol_l.constprop.0+0x56>
 8006732:	2c30      	cmp	r4, #48	; 0x30
 8006734:	d107      	bne.n	8006746 <_strtol_l.constprop.0+0x56>
 8006736:	782c      	ldrb	r4, [r5, #0]
 8006738:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800673c:	2c58      	cmp	r4, #88	; 0x58
 800673e:	d14d      	bne.n	80067dc <_strtol_l.constprop.0+0xec>
 8006740:	786c      	ldrb	r4, [r5, #1]
 8006742:	2310      	movs	r3, #16
 8006744:	3502      	adds	r5, #2
 8006746:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800674a:	f108 38ff 	add.w	r8, r8, #4294967295
 800674e:	f04f 0e00 	mov.w	lr, #0
 8006752:	fbb8 f9f3 	udiv	r9, r8, r3
 8006756:	4676      	mov	r6, lr
 8006758:	fb03 8a19 	mls	sl, r3, r9, r8
 800675c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006760:	f1bc 0f09 	cmp.w	ip, #9
 8006764:	d816      	bhi.n	8006794 <_strtol_l.constprop.0+0xa4>
 8006766:	4664      	mov	r4, ip
 8006768:	42a3      	cmp	r3, r4
 800676a:	dd24      	ble.n	80067b6 <_strtol_l.constprop.0+0xc6>
 800676c:	f1be 3fff 	cmp.w	lr, #4294967295
 8006770:	d008      	beq.n	8006784 <_strtol_l.constprop.0+0x94>
 8006772:	45b1      	cmp	r9, r6
 8006774:	d31c      	bcc.n	80067b0 <_strtol_l.constprop.0+0xc0>
 8006776:	d101      	bne.n	800677c <_strtol_l.constprop.0+0x8c>
 8006778:	45a2      	cmp	sl, r4
 800677a:	db19      	blt.n	80067b0 <_strtol_l.constprop.0+0xc0>
 800677c:	fb06 4603 	mla	r6, r6, r3, r4
 8006780:	f04f 0e01 	mov.w	lr, #1
 8006784:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006788:	e7e8      	b.n	800675c <_strtol_l.constprop.0+0x6c>
 800678a:	2c2b      	cmp	r4, #43	; 0x2b
 800678c:	bf04      	itt	eq
 800678e:	782c      	ldrbeq	r4, [r5, #0]
 8006790:	1cb5      	addeq	r5, r6, #2
 8006792:	e7ca      	b.n	800672a <_strtol_l.constprop.0+0x3a>
 8006794:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006798:	f1bc 0f19 	cmp.w	ip, #25
 800679c:	d801      	bhi.n	80067a2 <_strtol_l.constprop.0+0xb2>
 800679e:	3c37      	subs	r4, #55	; 0x37
 80067a0:	e7e2      	b.n	8006768 <_strtol_l.constprop.0+0x78>
 80067a2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80067a6:	f1bc 0f19 	cmp.w	ip, #25
 80067aa:	d804      	bhi.n	80067b6 <_strtol_l.constprop.0+0xc6>
 80067ac:	3c57      	subs	r4, #87	; 0x57
 80067ae:	e7db      	b.n	8006768 <_strtol_l.constprop.0+0x78>
 80067b0:	f04f 3eff 	mov.w	lr, #4294967295
 80067b4:	e7e6      	b.n	8006784 <_strtol_l.constprop.0+0x94>
 80067b6:	f1be 3fff 	cmp.w	lr, #4294967295
 80067ba:	d105      	bne.n	80067c8 <_strtol_l.constprop.0+0xd8>
 80067bc:	2322      	movs	r3, #34	; 0x22
 80067be:	6003      	str	r3, [r0, #0]
 80067c0:	4646      	mov	r6, r8
 80067c2:	b942      	cbnz	r2, 80067d6 <_strtol_l.constprop.0+0xe6>
 80067c4:	4630      	mov	r0, r6
 80067c6:	e79e      	b.n	8006706 <_strtol_l.constprop.0+0x16>
 80067c8:	b107      	cbz	r7, 80067cc <_strtol_l.constprop.0+0xdc>
 80067ca:	4276      	negs	r6, r6
 80067cc:	2a00      	cmp	r2, #0
 80067ce:	d0f9      	beq.n	80067c4 <_strtol_l.constprop.0+0xd4>
 80067d0:	f1be 0f00 	cmp.w	lr, #0
 80067d4:	d000      	beq.n	80067d8 <_strtol_l.constprop.0+0xe8>
 80067d6:	1e69      	subs	r1, r5, #1
 80067d8:	6011      	str	r1, [r2, #0]
 80067da:	e7f3      	b.n	80067c4 <_strtol_l.constprop.0+0xd4>
 80067dc:	2430      	movs	r4, #48	; 0x30
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1b1      	bne.n	8006746 <_strtol_l.constprop.0+0x56>
 80067e2:	2308      	movs	r3, #8
 80067e4:	e7af      	b.n	8006746 <_strtol_l.constprop.0+0x56>
 80067e6:	2c30      	cmp	r4, #48	; 0x30
 80067e8:	d0a5      	beq.n	8006736 <_strtol_l.constprop.0+0x46>
 80067ea:	230a      	movs	r3, #10
 80067ec:	e7ab      	b.n	8006746 <_strtol_l.constprop.0+0x56>
 80067ee:	bf00      	nop
 80067f0:	08006ead 	.word	0x08006ead

080067f4 <strtol>:
 80067f4:	4613      	mov	r3, r2
 80067f6:	460a      	mov	r2, r1
 80067f8:	4601      	mov	r1, r0
 80067fa:	4802      	ldr	r0, [pc, #8]	; (8006804 <strtol+0x10>)
 80067fc:	6800      	ldr	r0, [r0, #0]
 80067fe:	f7ff bf77 	b.w	80066f0 <_strtol_l.constprop.0>
 8006802:	bf00      	nop
 8006804:	2000025c 	.word	0x2000025c

08006808 <memset>:
 8006808:	4402      	add	r2, r0
 800680a:	4603      	mov	r3, r0
 800680c:	4293      	cmp	r3, r2
 800680e:	d100      	bne.n	8006812 <memset+0xa>
 8006810:	4770      	bx	lr
 8006812:	f803 1b01 	strb.w	r1, [r3], #1
 8006816:	e7f9      	b.n	800680c <memset+0x4>

08006818 <__errno>:
 8006818:	4b01      	ldr	r3, [pc, #4]	; (8006820 <__errno+0x8>)
 800681a:	6818      	ldr	r0, [r3, #0]
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	2000025c 	.word	0x2000025c

08006824 <__libc_init_array>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	4d0d      	ldr	r5, [pc, #52]	; (800685c <__libc_init_array+0x38>)
 8006828:	4c0d      	ldr	r4, [pc, #52]	; (8006860 <__libc_init_array+0x3c>)
 800682a:	1b64      	subs	r4, r4, r5
 800682c:	10a4      	asrs	r4, r4, #2
 800682e:	2600      	movs	r6, #0
 8006830:	42a6      	cmp	r6, r4
 8006832:	d109      	bne.n	8006848 <__libc_init_array+0x24>
 8006834:	4d0b      	ldr	r5, [pc, #44]	; (8006864 <__libc_init_array+0x40>)
 8006836:	4c0c      	ldr	r4, [pc, #48]	; (8006868 <__libc_init_array+0x44>)
 8006838:	f000 f826 	bl	8006888 <_init>
 800683c:	1b64      	subs	r4, r4, r5
 800683e:	10a4      	asrs	r4, r4, #2
 8006840:	2600      	movs	r6, #0
 8006842:	42a6      	cmp	r6, r4
 8006844:	d105      	bne.n	8006852 <__libc_init_array+0x2e>
 8006846:	bd70      	pop	{r4, r5, r6, pc}
 8006848:	f855 3b04 	ldr.w	r3, [r5], #4
 800684c:	4798      	blx	r3
 800684e:	3601      	adds	r6, #1
 8006850:	e7ee      	b.n	8006830 <__libc_init_array+0xc>
 8006852:	f855 3b04 	ldr.w	r3, [r5], #4
 8006856:	4798      	blx	r3
 8006858:	3601      	adds	r6, #1
 800685a:	e7f2      	b.n	8006842 <__libc_init_array+0x1e>
 800685c:	08006fb8 	.word	0x08006fb8
 8006860:	08006fb8 	.word	0x08006fb8
 8006864:	08006fb8 	.word	0x08006fb8
 8006868:	08006fbc 	.word	0x08006fbc

0800686c <memcpy>:
 800686c:	440a      	add	r2, r1
 800686e:	4291      	cmp	r1, r2
 8006870:	f100 33ff 	add.w	r3, r0, #4294967295
 8006874:	d100      	bne.n	8006878 <memcpy+0xc>
 8006876:	4770      	bx	lr
 8006878:	b510      	push	{r4, lr}
 800687a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800687e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006882:	4291      	cmp	r1, r2
 8006884:	d1f9      	bne.n	800687a <memcpy+0xe>
 8006886:	bd10      	pop	{r4, pc}

08006888 <_init>:
 8006888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688a:	bf00      	nop
 800688c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688e:	bc08      	pop	{r3}
 8006890:	469e      	mov	lr, r3
 8006892:	4770      	bx	lr

08006894 <_fini>:
 8006894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006896:	bf00      	nop
 8006898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800689a:	bc08      	pop	{r3}
 800689c:	469e      	mov	lr, r3
 800689e:	4770      	bx	lr
