

================================================================
== Vitis HLS Report for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'
================================================================
* Date:           Tue Sep 17 19:57:34 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.560 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 2 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read31" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_16' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_17' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_18' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read_19' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read27" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_20' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read26" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read_21' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read25" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read_22' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read_23' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read_24' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read22" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read_25' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read21" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'p_read_26' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read20" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'p_read_27' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read19" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'p_read_28' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'p_read_29' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'p_read_30' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'p_read_31' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'read' 'p_read_32' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%p_read_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 20 'read' 'p_read_33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%p_read_34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 21 'read' 'p_read_34' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.42ns)   --->   "%p_read_35 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 22 'read' 'p_read_35' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%p_read_36 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 23 'read' 'p_read_36' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%p_read_37 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 24 'read' 'p_read_37' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "%p_read_38 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'read' 'p_read_38' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_read_39 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 26 'read' 'p_read_39' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%p_read739 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 27 'read' 'p_read739' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%p_read638 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 28 'read' 'p_read638' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.42ns)   --->   "%p_read537 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 29 'read' 'p_read537' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.42ns)   --->   "%p_read436 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 30 'read' 'p_read436' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%p_read335 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'read' 'p_read335' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%p_read234 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 32 'read' 'p_read234' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.42ns)   --->   "%p_read133 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 33 'read' 'p_read133' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.42ns)   --->   "%p_read32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 34 'read' 'p_read32' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %p_read32" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 35 'trunc' 'trunc_ln42' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %p_read32, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.25ns)   --->   "%datareg = select i1 %icmp_ln45, i31 %trunc_ln42, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'select' 'datareg' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = trunc i32 %p_read133" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 38 'trunc' 'trunc_ln42_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.88ns)   --->   "%icmp_ln45_16 = icmp_sgt  i32 %p_read133, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'icmp' 'icmp_ln45_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.25ns)   --->   "%datareg_16 = select i1 %icmp_ln45_16, i31 %trunc_ln42_16, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'select' 'datareg_16' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = trunc i32 %p_read234" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 41 'trunc' 'trunc_ln42_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln45_17 = icmp_sgt  i32 %p_read234, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'icmp' 'icmp_ln45_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.25ns)   --->   "%datareg_17 = select i1 %icmp_ln45_17, i31 %trunc_ln42_17, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 43 'select' 'datareg_17' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = trunc i32 %p_read335" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 44 'trunc' 'trunc_ln42_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.88ns)   --->   "%icmp_ln45_18 = icmp_sgt  i32 %p_read335, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'icmp' 'icmp_ln45_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.25ns)   --->   "%datareg_18 = select i1 %icmp_ln45_18, i31 %trunc_ln42_18, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'select' 'datareg_18' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = trunc i32 %p_read436" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 47 'trunc' 'trunc_ln42_19' <Predicate = (icmp_ln45_19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln45_19 = icmp_sgt  i32 %p_read436, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 48 'icmp' 'icmp_ln45_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.25ns)   --->   "%datareg_19 = select i1 %icmp_ln45_19, i31 %trunc_ln42_19, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 49 'select' 'datareg_19' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = trunc i32 %p_read537" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 50 'trunc' 'trunc_ln42_20' <Predicate = (icmp_ln45_20)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln45_20 = icmp_sgt  i32 %p_read537, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 51 'icmp' 'icmp_ln45_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.25ns)   --->   "%datareg_20 = select i1 %icmp_ln45_20, i31 %trunc_ln42_20, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 52 'select' 'datareg_20' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = trunc i32 %p_read638" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 53 'trunc' 'trunc_ln42_21' <Predicate = (icmp_ln45_21)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln45_21 = icmp_sgt  i32 %p_read638, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 54 'icmp' 'icmp_ln45_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.25ns)   --->   "%datareg_21 = select i1 %icmp_ln45_21, i31 %trunc_ln42_21, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 55 'select' 'datareg_21' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = trunc i32 %p_read739" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 56 'trunc' 'trunc_ln42_22' <Predicate = (icmp_ln45_22)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.88ns)   --->   "%icmp_ln45_22 = icmp_sgt  i32 %p_read739, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 57 'icmp' 'icmp_ln45_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.25ns)   --->   "%datareg_22 = select i1 %icmp_ln45_22, i31 %trunc_ln42_22, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'select' 'datareg_22' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i32 %p_read_39" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 59 'trunc' 'trunc_ln42_23' <Predicate = (icmp_ln45_23)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%icmp_ln45_23 = icmp_sgt  i32 %p_read_39, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 60 'icmp' 'icmp_ln45_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.25ns)   --->   "%datareg_23 = select i1 %icmp_ln45_23, i31 %trunc_ln42_23, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 61 'select' 'datareg_23' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i32 %p_read_38" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_24' <Predicate = (icmp_ln45_24)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.88ns)   --->   "%icmp_ln45_24 = icmp_sgt  i32 %p_read_38, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 63 'icmp' 'icmp_ln45_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.25ns)   --->   "%datareg_24 = select i1 %icmp_ln45_24, i31 %trunc_ln42_24, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 64 'select' 'datareg_24' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i32 %p_read_37" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 65 'trunc' 'trunc_ln42_25' <Predicate = (icmp_ln45_25)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.88ns)   --->   "%icmp_ln45_25 = icmp_sgt  i32 %p_read_37, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 66 'icmp' 'icmp_ln45_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.25ns)   --->   "%datareg_25 = select i1 %icmp_ln45_25, i31 %trunc_ln42_25, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 67 'select' 'datareg_25' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i32 %p_read_36" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 68 'trunc' 'trunc_ln42_26' <Predicate = (icmp_ln45_26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln45_26 = icmp_sgt  i32 %p_read_36, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 69 'icmp' 'icmp_ln45_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.25ns)   --->   "%datareg_26 = select i1 %icmp_ln45_26, i31 %trunc_ln42_26, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 70 'select' 'datareg_26' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i32 %p_read_35" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 71 'trunc' 'trunc_ln42_27' <Predicate = (icmp_ln45_27)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln45_27 = icmp_sgt  i32 %p_read_35, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 72 'icmp' 'icmp_ln45_27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.25ns)   --->   "%datareg_27 = select i1 %icmp_ln45_27, i31 %trunc_ln42_27, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 73 'select' 'datareg_27' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i32 %p_read_34" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 74 'trunc' 'trunc_ln42_28' <Predicate = (icmp_ln45_28)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.88ns)   --->   "%icmp_ln45_28 = icmp_sgt  i32 %p_read_34, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 75 'icmp' 'icmp_ln45_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.25ns)   --->   "%datareg_28 = select i1 %icmp_ln45_28, i31 %trunc_ln42_28, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 76 'select' 'datareg_28' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i32 %p_read_33" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 77 'trunc' 'trunc_ln42_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.88ns)   --->   "%icmp_ln45_29 = icmp_sgt  i32 %p_read_33, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 78 'icmp' 'icmp_ln45_29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.25ns)   --->   "%datareg_29 = select i1 %icmp_ln45_29, i31 %trunc_ln42_29, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 79 'select' 'datareg_29' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i32 %p_read_32" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 80 'trunc' 'trunc_ln42_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.88ns)   --->   "%icmp_ln45_30 = icmp_sgt  i32 %p_read_32, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 81 'icmp' 'icmp_ln45_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.25ns)   --->   "%datareg_30 = select i1 %icmp_ln45_30, i31 %trunc_ln42_30, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 82 'select' 'datareg_30' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = trunc i32 %p_read_31" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 83 'trunc' 'trunc_ln42_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.88ns)   --->   "%icmp_ln45_31 = icmp_sgt  i32 %p_read_31, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 84 'icmp' 'icmp_ln45_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.25ns)   --->   "%datareg_31 = select i1 %icmp_ln45_31, i31 %trunc_ln42_31, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 85 'select' 'datareg_31' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = trunc i32 %p_read_30" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 86 'trunc' 'trunc_ln42_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.88ns)   --->   "%icmp_ln45_32 = icmp_sgt  i32 %p_read_30, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 87 'icmp' 'icmp_ln45_32' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.25ns)   --->   "%datareg_32 = select i1 %icmp_ln45_32, i31 %trunc_ln42_32, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 88 'select' 'datareg_32' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = trunc i32 %p_read_29" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 89 'trunc' 'trunc_ln42_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.88ns)   --->   "%icmp_ln45_33 = icmp_sgt  i32 %p_read_29, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 90 'icmp' 'icmp_ln45_33' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.25ns)   --->   "%datareg_33 = select i1 %icmp_ln45_33, i31 %trunc_ln42_33, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 91 'select' 'datareg_33' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = trunc i32 %p_read_28" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 92 'trunc' 'trunc_ln42_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.88ns)   --->   "%icmp_ln45_34 = icmp_sgt  i32 %p_read_28, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 93 'icmp' 'icmp_ln45_34' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.25ns)   --->   "%datareg_34 = select i1 %icmp_ln45_34, i31 %trunc_ln42_34, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 94 'select' 'datareg_34' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i32 %p_read_27" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 95 'trunc' 'trunc_ln42_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.88ns)   --->   "%icmp_ln45_35 = icmp_sgt  i32 %p_read_27, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 96 'icmp' 'icmp_ln45_35' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.25ns)   --->   "%datareg_35 = select i1 %icmp_ln45_35, i31 %trunc_ln42_35, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 97 'select' 'datareg_35' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i32 %p_read_26" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 98 'trunc' 'trunc_ln42_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.88ns)   --->   "%icmp_ln45_36 = icmp_sgt  i32 %p_read_26, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 99 'icmp' 'icmp_ln45_36' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.25ns)   --->   "%datareg_36 = select i1 %icmp_ln45_36, i31 %trunc_ln42_36, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 100 'select' 'datareg_36' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i32 %p_read_25" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 101 'trunc' 'trunc_ln42_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.88ns)   --->   "%icmp_ln45_37 = icmp_sgt  i32 %p_read_25, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 102 'icmp' 'icmp_ln45_37' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.25ns)   --->   "%datareg_37 = select i1 %icmp_ln45_37, i31 %trunc_ln42_37, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 103 'select' 'datareg_37' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i32 %p_read_24" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 104 'trunc' 'trunc_ln42_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.88ns)   --->   "%icmp_ln45_38 = icmp_sgt  i32 %p_read_24, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 105 'icmp' 'icmp_ln45_38' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.25ns)   --->   "%datareg_38 = select i1 %icmp_ln45_38, i31 %trunc_ln42_38, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 106 'select' 'datareg_38' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i32 %p_read_23" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.88ns)   --->   "%icmp_ln45_39 = icmp_sgt  i32 %p_read_23, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 108 'icmp' 'icmp_ln45_39' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.25ns)   --->   "%datareg_39 = select i1 %icmp_ln45_39, i31 %trunc_ln42_39, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 109 'select' 'datareg_39' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i32 %p_read_22" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 110 'trunc' 'trunc_ln42_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.88ns)   --->   "%icmp_ln45_40 = icmp_sgt  i32 %p_read_22, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 111 'icmp' 'icmp_ln45_40' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.25ns)   --->   "%datareg_40 = select i1 %icmp_ln45_40, i31 %trunc_ln42_40, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 112 'select' 'datareg_40' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i32 %p_read_21" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 113 'trunc' 'trunc_ln42_41' <Predicate = (icmp_ln45_41)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.88ns)   --->   "%icmp_ln45_41 = icmp_sgt  i32 %p_read_21, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 114 'icmp' 'icmp_ln45_41' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.25ns)   --->   "%datareg_41 = select i1 %icmp_ln45_41, i31 %trunc_ln42_41, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 115 'select' 'datareg_41' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i32 %p_read_20" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 116 'trunc' 'trunc_ln42_42' <Predicate = (icmp_ln45_42)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.88ns)   --->   "%icmp_ln45_42 = icmp_sgt  i32 %p_read_20, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 117 'icmp' 'icmp_ln45_42' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.25ns)   --->   "%datareg_42 = select i1 %icmp_ln45_42, i31 %trunc_ln42_42, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 118 'select' 'datareg_42' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i32 %p_read_19" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 119 'trunc' 'trunc_ln42_43' <Predicate = (icmp_ln45_43)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln45_43 = icmp_sgt  i32 %p_read_19, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 120 'icmp' 'icmp_ln45_43' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.25ns)   --->   "%datareg_43 = select i1 %icmp_ln45_43, i31 %trunc_ln42_43, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 121 'select' 'datareg_43' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i32 %p_read_18" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 122 'trunc' 'trunc_ln42_44' <Predicate = (icmp_ln45_44)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.88ns)   --->   "%icmp_ln45_44 = icmp_sgt  i32 %p_read_18, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 123 'icmp' 'icmp_ln45_44' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.25ns)   --->   "%datareg_44 = select i1 %icmp_ln45_44, i31 %trunc_ln42_44, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 124 'select' 'datareg_44' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i32 %p_read_17" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 125 'trunc' 'trunc_ln42_45' <Predicate = (icmp_ln45_45)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.88ns)   --->   "%icmp_ln45_45 = icmp_sgt  i32 %p_read_17, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 126 'icmp' 'icmp_ln45_45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.25ns)   --->   "%datareg_45 = select i1 %icmp_ln45_45, i31 %trunc_ln42_45, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 127 'select' 'datareg_45' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i32 %p_read_16" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 128 'trunc' 'trunc_ln42_46' <Predicate = (icmp_ln45_46)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.88ns)   --->   "%icmp_ln45_46 = icmp_sgt  i32 %p_read_16, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 129 'icmp' 'icmp_ln45_46' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.25ns)   --->   "%datareg_46 = select i1 %icmp_ln45_46, i31 %trunc_ln42_46, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 130 'select' 'datareg_46' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mrv = insertvalue i992 <undef>, i31 %datareg" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 131 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i992 %mrv, i31 %datareg_16" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 132 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i992 %mrv_1, i31 %datareg_17" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 133 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i992 %mrv_2, i31 %datareg_18" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 134 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i992 %mrv_3, i31 %datareg_19" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 135 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i992 %mrv_4, i31 %datareg_20" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 136 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i992 %mrv_5, i31 %datareg_21" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 137 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i992 %mrv_6, i31 %datareg_22" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 138 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i992 %mrv_7, i31 %datareg_23" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 139 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i992 %mrv_8, i31 %datareg_24" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 140 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i992 %mrv_9, i31 %datareg_25" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 141 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i992 %mrv_10, i31 %datareg_26" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 142 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i992 %mrv_11, i31 %datareg_27" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 143 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i992 %mrv_12, i31 %datareg_28" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 144 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i992 %mrv_13, i31 %datareg_29" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 145 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i992 %mrv_14, i31 %datareg_30" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 146 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i992 %mrv_s, i31 %datareg_31" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 147 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i992 %mrv_15, i31 %datareg_32" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 148 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i992 %mrv_16, i31 %datareg_33" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 149 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i992 %mrv_17, i31 %datareg_34" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 150 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i992 %mrv_18, i31 %datareg_35" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 151 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i992 %mrv_19, i31 %datareg_36" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 152 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i992 %mrv_20, i31 %datareg_37" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 153 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i992 %mrv_21, i31 %datareg_38" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 154 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i992 %mrv_22, i31 %datareg_39" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 155 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i992 %mrv_23, i31 %datareg_40" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 156 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i992 %mrv_24, i31 %datareg_41" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 157 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i992 %mrv_25, i31 %datareg_42" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 158 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i992 %mrv_26, i31 %datareg_43" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 159 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i992 %mrv_27, i31 %datareg_44" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 160 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i992 %mrv_28, i31 %datareg_45" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 161 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i992 %mrv_29, i31 %datareg_46" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 162 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i992 %mrv_30" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 163 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 2.560ns
The critical path consists of the following:
	wire read operation ('p_read32', firmware/nnet_utils/nnet_activation.h:42) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:42) [65]  (1.429 ns)
	'icmp' operation ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45) [67]  (0.880 ns)
	'select' operation ('datareg', firmware/nnet_utils/nnet_activation.h:45) [68]  (0.251 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
