# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab.srcs/sources_1/imports/part2/butterfly4.v" \
"../../../../lab.srcs/sources_1/new/butterfly_16.v" \
"../../../../lab.srcs/sources_1/imports/part2/butterfly_2.v" \
"../../../../lab.srcs/sources_1/new/butterfly_32.v" \
"../../../../lab.srcs/sources_1/imports/part2/butterfly_8.v" \
"../../../../lab.srcs/sources_1/new/commutator_16.v" \
"../../../../lab.srcs/sources_1/imports/part2/commutator_2.v" \
"../../../../lab.srcs/sources_1/new/commutator_32.v" \
"../../../../lab.srcs/sources_1/imports/part2/commutator_4.v" \
"../../../../lab.srcs/sources_1/imports/part2/commutator_8.v" \
"../../../../lab.srcs/sources_1/new/delay1.v" \
"../../../../lab.srcs/sources_1/new/fft32_top.v" \
"../../../../lab.srcs/sources_1/imports/part2/mult4.v" \
"../../../../lab.srcs/sources_1/new/mult_16.v" \
"../../../../lab.srcs/sources_1/new/mult_32.v" \
"../../../../lab.srcs/sources_1/imports/part2/mult_8.v" \
"../../../../lab.srcs/sources_1/imports/part2/ping_pong_access2.v" \
"../../../../lab.srcs/sources_1/new/stage_16.v" \
"../../../../lab.srcs/sources_1/imports/part2/stage_2.v" \
"../../../../lab.srcs/sources_1/new/stage_32.v" \
"../../../../lab.srcs/sources_1/imports/part2/stage_4.v" \
"../../../../lab.srcs/sources_1/imports/part2/stage_8.v" \
"../../../../lab.srcs/sources_1/new/top_top.v" \
"../../../../lab.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
