`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 2023/12/20 21:43:21
// Design Name:
// Module Name: adc_channel_ctrl
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


module adc_channel_ctrl(
    input           clk_200M,
    input           ADC_CLK_P,
    input           ADC_CLK_N,
    input   [6 :0]  ADC_DATA_P,
    input   [6 :0]  ADC_DATA_N,

    input           ADC_OVR,             //è¶…èŒƒå›´æŒ‡ç¤ºå™¨
    output          ADC_ADS5547_reset,   //ADå¤ä½,å¹¶è¡Œéœ?è¦æŠŠå¤ä½ç»‘å®šåˆ°é«˜ç‚¹å¹³
    output          ADC_SEN,             //ä¸²å¹¶è¡Œæ¨¡å¼é?‰æ‹©ï¼Œä¸²è¡Œã?å¹¶è¡Œã?ä¸²å¹¶è¡Œã€?//ä¸²è¡Œå¹¶è¡Œçš„åŒºåˆ«ï¼Œä¸²è¡Œå…ˆæ¸…é™¤å¯„å­˜å™¨ï¼Œç„¶åé?šè¿‡SDATAè¯»å–å¯„å­˜å™¨æ•°æ®ï¼›å¹¶è¡Œç›´æ¥é€šè¿‡å¤–ç•Œå¼•è„šè·å–æ•°æ®ã€?
    output          ADC_SDATA,           //å¾…æœºæ¨¡å¼-å…¨å±€(ADCã€å†…éƒ¨åŸºå‡†ç”µå‹æºå’Œè¾“å‡ºç¼“å†²å™¨å…³æ–­ï¼?
    output          ADC_SCLK,            //ä½é‡‡æ ·é¢‘ç?(<50MHZï¼‰çš„ä½é?Ÿæ¨¡å¼æ§åˆ?

    output          adc_channel_clk,
    output [13:0]   adc_channel_data,

    output [15:0]   adc_data_trans//????0
);

assign adc_data_trans = {2'b00,adc_channel_data};


/*æŠŠCLK_Pè¿›è¡Œå»¶æ—¶ï¼Œè¿›è¡Œæ—¶é’Ÿå¯¹é½ï¼Œå…ˆåŠ ä¸Šï¼Œä¸ä¸€å®šä¼šç”¨å¾—ä¸?*/
wire [4:0] W_delay_cnt;
wire ADC_CLK_in;

assign ADC_ADS5547_reset    =   1   ;//å¹¶è¡Œå°†å¤ä½ç»‘å®šè‡³é«˜ç”µå¹?
assign ADC_SEN              =   1   ;
assign ADC_SDATA            =   0   ;
assign ADC_SCLK             =   0   ;//below 50M

vio_0 vio_u (
    .clk        (clk_200M   ), // input wire clk
    .probe_out0 (W_delay_cnt) // output wire [4 : 0] probe_out0
);

IBUFDS ADC_CLK_in_inst(
    .I          (ADC_CLK_P  ),
    .IB         (ADC_CLK_N  ),
    .O          (ADC_CLK_in )
);

(* IODELAY_GROUP = "delay1" *)
IDELAYCTRL IDELAYCTRL_inst1 (
    .RDY        (), // 1-bit output: Ready output
    .REFCLK     (clk_200M   ), // 1-bit input: Reference clock input
    .RST        (1          ) // 1-bit input: Active high reset input
);

(* IODELAY_GROUP = "delay1" *)
IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),          // Enable dynamic clock inversion (FALSE, TRUE)
    .DELAY_SRC("IDATAIN"),           // Delay input (IDATAIN, DATAIN)
    .HIGH_PERFORMANCE_MODE("FALSE"), // Reduced jitter ("TRUE"), Reduced power ("FALSE")
    .IDELAY_TYPE("VAR_LOAD"),           // FIXED, VARIABLE, VAR_LOAD, VAR_LOAD_PIPE
    .IDELAY_VALUE(0),                // Input delay tap setting (0-31)
    .PIPE_SEL("FALSE"),              // Select pipelined mode, FALSE, TRUE
    .REFCLK_FREQUENCY(200.0),        // IDELAYCTRL clock input frequency in MHz (190.0-210.0, 290.0-310.0).
    .SIGNAL_PATTERN("CLOCK")          // DATA, CLOCK input signal
)IDELAYE2_inst1(
//      .CNTVALUEOUT(CNTVALUEOUT), // 5-bit output: Counter value output
    .DATAOUT(adc_channel_clk),         // 1-bit output: Delayed data output
    .C(clk_200M),                     // 1-bit input: Clock input
    .CE(0),                   // 1-bit input: Active high enable increment/decrement input
    .CINVCTRL(0),       // 1-bit input: Dynamic clock inversion input
    .CNTVALUEIN(W_delay_cnt),   // 5-bit input: Counter value input
    .DATAIN(0),           // 1-bit input: Internal delay data input
    .IDATAIN(ADC_CLK_in),         // 1-bit input: Data input from the I/O
    .INC(0),                 // 1-bit input: Increment / Decrement tap delay input
    .LD(1),                   // 1-bit input: Load IDELAY_VALUE input
    .LDPIPEEN(0),       // 1-bit input: Enable PIPELINE register to load data input
    .REGRST(0)            // 1-bit input: Active-high reset tap-delay input
);


adc_iddr ADC1_inst(
    .sys_clk        (adc_channel_clk    ),
    .rst_n          (1'b1               ),
    .adc_data_p_in  (ADC_DATA_P         ),
    .adc_data_n_in  (ADC_DATA_N         ),
    .adc_data_out   (adc_channel_data   )
);

endmodule
