{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745509818797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745509818798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 11:50:18 2025 " "Processing started: Thu Apr 24 11:50:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745509818798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509818798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509818798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745509819022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745509819022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_1/ascii_buffer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_1 " "Found entity 1: ascii_buffer_1" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_2/ascii_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_2 " "Found entity 1: ascii_buffer_2" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master/ascii_master.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master " "Found entity 1: ascii_master" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_rom/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_controller/vga_driver.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "switch_buffer SWITCH_BUFFER vga_controller.v(10) " "Verilog HDL Declaration information at vga_controller.v(10): object \"switch_buffer\" differs only in case from object \"SWITCH_BUFFER\" in the same scope" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745509823072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_buffer " "Found entity 1: double_buffer" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vga_controller/clock_divider.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master_controller " "Found entity 1: ascii_master_controller" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ram " "Found entity 1: system_ram" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_wait H_WAIT debug.v(57) " "Verilog HDL Declaration information at debug.v(57): object \"h_wait\" differs only in case from object \"H_WAIT\" in the same scope" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745509823082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_address Processor.v(257) " "Verilog HDL Implicit Net warning at Processor.v(257): created implicit net for \"sys_address\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745509823102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0 Processor.v(104) " "Verilog HDL or VHDL warning at Processor.v(104): object \"x0\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1 Processor.v(105) " "Verilog HDL or VHDL warning at Processor.v(105): object \"x1\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2 Processor.v(106) " "Verilog HDL or VHDL warning at Processor.v(106): object \"x2\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x3 Processor.v(107) " "Verilog HDL or VHDL warning at Processor.v(107): object \"x3\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x4 Processor.v(108) " "Verilog HDL or VHDL warning at Processor.v(108): object \"x4\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x5 Processor.v(109) " "Verilog HDL or VHDL warning at Processor.v(109): object \"x5\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x6 Processor.v(110) " "Verilog HDL or VHDL warning at Processor.v(110): object \"x6\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823103 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x7 Processor.v(111) " "Verilog HDL or VHDL warning at Processor.v(111): object \"x7\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x8 Processor.v(112) " "Verilog HDL or VHDL warning at Processor.v(112): object \"x8\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x9 Processor.v(113) " "Verilog HDL or VHDL warning at Processor.v(113): object \"x9\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x10 Processor.v(114) " "Verilog HDL or VHDL warning at Processor.v(114): object \"x10\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x11 Processor.v(115) " "Verilog HDL or VHDL warning at Processor.v(115): object \"x11\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x12 Processor.v(116) " "Verilog HDL or VHDL warning at Processor.v(116): object \"x12\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x13 Processor.v(117) " "Verilog HDL or VHDL warning at Processor.v(117): object \"x13\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x14 Processor.v(118) " "Verilog HDL or VHDL warning at Processor.v(118): object \"x14\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x15 Processor.v(119) " "Verilog HDL or VHDL warning at Processor.v(119): object \"x15\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x16 Processor.v(120) " "Verilog HDL or VHDL warning at Processor.v(120): object \"x16\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x17 Processor.v(121) " "Verilog HDL or VHDL warning at Processor.v(121): object \"x17\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x18 Processor.v(122) " "Verilog HDL or VHDL warning at Processor.v(122): object \"x18\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x19 Processor.v(123) " "Verilog HDL or VHDL warning at Processor.v(123): object \"x19\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x20 Processor.v(124) " "Verilog HDL or VHDL warning at Processor.v(124): object \"x20\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x21 Processor.v(125) " "Verilog HDL or VHDL warning at Processor.v(125): object \"x21\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x22 Processor.v(126) " "Verilog HDL or VHDL warning at Processor.v(126): object \"x22\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x23 Processor.v(127) " "Verilog HDL or VHDL warning at Processor.v(127): object \"x23\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x24 Processor.v(128) " "Verilog HDL or VHDL warning at Processor.v(128): object \"x24\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x25 Processor.v(129) " "Verilog HDL or VHDL warning at Processor.v(129): object \"x25\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x26 Processor.v(130) " "Verilog HDL or VHDL warning at Processor.v(130): object \"x26\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x27 Processor.v(131) " "Verilog HDL or VHDL warning at Processor.v(131): object \"x27\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x28 Processor.v(132) " "Verilog HDL or VHDL warning at Processor.v(132): object \"x28\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x29 Processor.v(133) " "Verilog HDL or VHDL warning at Processor.v(133): object \"x29\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x30 Processor.v(134) " "Verilog HDL or VHDL warning at Processor.v(134): object \"x30\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x31 Processor.v(135) " "Verilog HDL or VHDL warning at Processor.v(135): object \"x31\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc Processor.v(136) " "Verilog HDL or VHDL warning at Processor.v(136): object \"pc\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509823104 "|Processor"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Processor.v(211) " "Verilog HDL Case Statement warning at Processor.v(211): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 211 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509823107 "|Processor"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Processor.v(238) " "Verilog HDL Case Statement warning at Processor.v(238): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 238 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509823107 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Processor.v(238) " "Verilog HDL Case Statement warning at Processor.v(238): incomplete case statement has no default case item" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 238 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823107 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Processor.v(237) " "Verilog HDL Always Construct warning at Processor.v(237): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823108 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wait_count Processor.v(237) " "Verilog HDL Always Construct warning at Processor.v(237): inferring latch(es) for variable \"wait_count\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823108 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Processor.v(41) " "Output port \"HEX0\" at Processor.v(41) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Processor.v(42) " "Output port \"HEX1\" at Processor.v(42) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Processor.v(43) " "Output port \"HEX2\" at Processor.v(43) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Processor.v(44) " "Output port \"HEX3\" at Processor.v(44) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Processor.v(45) " "Output port \"HEX4\" at Processor.v(45) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Processor.v(46) " "Output port \"HEX5\" at Processor.v(46) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Processor.v(56) " "Output port \"LEDR\" at Processor.v(56) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Processor.v(76) " "Output port \"VGA_B\" at Processor.v(76) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Processor.v(78) " "Output port \"VGA_G\" at Processor.v(78) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Processor.v(80) " "Output port \"VGA_R\" at Processor.v(80) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Processor.v(75) " "Output port \"VGA_BLANK_N\" at Processor.v(75) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Processor.v(77) " "Output port \"VGA_CLK\" at Processor.v(77) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Processor.v(79) " "Output port \"VGA_HS\" at Processor.v(79) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Processor.v(81) " "Output port \"VGA_SYNC_N\" at Processor.v(81) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823110 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Processor.v(89) " "Output port \"VGA_VS\" at Processor.v(89) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745509823111 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ram system_ram:system_ram1 " "Elaborating entity \"system_ram\" for hierarchy \"system_ram:system_ram1\"" {  } { { "Processor.v" "system_ram1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_ram:system_ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_ram:system_ram1\|altsyncram:altsyncram_component\"" {  } { { "memory/system_ram.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ram:system_ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_ram:system_ram1\|altsyncram:altsyncram_component\"" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ram:system_ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_ram:system_ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/program.mif " "Parameter \"init_file\" = \"./memory/program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745509823207 ""}  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745509823207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ao1 " "Found entity 1: altsyncram_2ao1" {  } { { "db/altsyncram_2ao1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_2ao1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ao1 system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated " "Elaborating entity \"altsyncram_2ao1\" for hierarchy \"system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_2ao1.tdf" "decode3" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_2ao1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509823337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_2ao1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_2ao1.tdf" "mux2" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_2ao1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:debug1 " "Elaborating entity \"debug\" for hierarchy \"debug:debug1\"" {  } { { "Processor.v" "debug1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823343 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_wait debug.v(99) " "Verilog HDL Always Construct warning at debug.v(99): inferring latch(es) for variable \"h_wait\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823343 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_count debug.v(99) " "Verilog HDL Always Construct warning at debug.v(99): inferring latch(es) for variable \"h_count\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(112) " "Verilog HDL Case Statement warning at debug.v(112): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 112 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug.v(112) " "Verilog HDL Case Statement information at debug.v(112): all case item expressions in this case statement are onehot" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 112 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(116) " "Verilog HDL Case Statement warning at debug.v(116): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_wait debug.v(111) " "Verilog HDL Always Construct warning at debug.v(111): inferring latch(es) for variable \"h_wait\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_count debug.v(111) " "Verilog HDL Always Construct warning at debug.v(111): inferring latch(es) for variable \"h_count\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_count debug.v(111) " "Verilog HDL Always Construct warning at debug.v(111): inferring latch(es) for variable \"v_count\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 debug.v(124) " "Verilog HDL assignment warning at debug.v(124): truncated value with size 32 to match size of target (13)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "debug.v(127) " "Verilog HDL Case Statement warning at debug.v(127): can't check case statement for completeness because the case expression has too many possible states" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 127 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(127) " "Verilog HDL Case Statement warning at debug.v(127): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823344 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(169) " "Verilog HDL assignment warning at debug.v(169): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823345 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(170) " "Verilog HDL assignment warning at debug.v(170): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823345 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(171) " "Verilog HDL assignment warning at debug.v(171): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823345 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(172) " "Verilog HDL assignment warning at debug.v(172): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823345 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(173) " "Verilog HDL assignment warning at debug.v(173): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823345 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(174) " "Verilog HDL assignment warning at debug.v(174): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(175) " "Verilog HDL assignment warning at debug.v(175): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(176) " "Verilog HDL assignment warning at debug.v(176): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(177) " "Verilog HDL assignment warning at debug.v(177): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(178) " "Verilog HDL assignment warning at debug.v(178): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "debug.v(168) " "Verilog HDL Case Statement warning at debug.v(168): can't check case statement for completeness because the case expression has too many possible states" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 168 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(168) " "Verilog HDL Case Statement warning at debug.v(168): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(183) " "Verilog HDL Case Statement warning at debug.v(183): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509823346 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_reg debug.v(124) " "Verilog HDL Always Construct warning at debug.v(124): inferring latch(es) for variable \"current_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823347 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_digit debug.v(124) " "Verilog HDL Always Construct warning at debug.v(124): inferring latch(es) for variable \"current_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823347 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encoded_digit debug.v(124) " "Verilog HDL Always Construct warning at debug.v(124): inferring latch(es) for variable \"encoded_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509823347 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[0\] debug.v(124) " "Inferred latch for \"current_digit\[0\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[1\] debug.v(124) " "Inferred latch for \"current_digit\[1\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[2\] debug.v(124) " "Inferred latch for \"current_digit\[2\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[3\] debug.v(124) " "Inferred latch for \"current_digit\[3\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[0\] debug.v(124) " "Inferred latch for \"current_reg\[0\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[1\] debug.v(124) " "Inferred latch for \"current_reg\[1\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[2\] debug.v(124) " "Inferred latch for \"current_reg\[2\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[3\] debug.v(124) " "Inferred latch for \"current_reg\[3\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[4\] debug.v(124) " "Inferred latch for \"current_reg\[4\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[5\] debug.v(124) " "Inferred latch for \"current_reg\[5\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[6\] debug.v(124) " "Inferred latch for \"current_reg\[6\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[7\] debug.v(124) " "Inferred latch for \"current_reg\[7\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[8\] debug.v(124) " "Inferred latch for \"current_reg\[8\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[9\] debug.v(124) " "Inferred latch for \"current_reg\[9\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[10\] debug.v(124) " "Inferred latch for \"current_reg\[10\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[11\] debug.v(124) " "Inferred latch for \"current_reg\[11\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[12\] debug.v(124) " "Inferred latch for \"current_reg\[12\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[13\] debug.v(124) " "Inferred latch for \"current_reg\[13\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[14\] debug.v(124) " "Inferred latch for \"current_reg\[14\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[15\] debug.v(124) " "Inferred latch for \"current_reg\[15\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[16\] debug.v(124) " "Inferred latch for \"current_reg\[16\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[17\] debug.v(124) " "Inferred latch for \"current_reg\[17\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[18\] debug.v(124) " "Inferred latch for \"current_reg\[18\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[19\] debug.v(124) " "Inferred latch for \"current_reg\[19\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[20\] debug.v(124) " "Inferred latch for \"current_reg\[20\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[21\] debug.v(124) " "Inferred latch for \"current_reg\[21\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[22\] debug.v(124) " "Inferred latch for \"current_reg\[22\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[23\] debug.v(124) " "Inferred latch for \"current_reg\[23\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[24\] debug.v(124) " "Inferred latch for \"current_reg\[24\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[25\] debug.v(124) " "Inferred latch for \"current_reg\[25\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823349 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[26\] debug.v(124) " "Inferred latch for \"current_reg\[26\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[27\] debug.v(124) " "Inferred latch for \"current_reg\[27\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[28\] debug.v(124) " "Inferred latch for \"current_reg\[28\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[29\] debug.v(124) " "Inferred latch for \"current_reg\[29\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[30\] debug.v(124) " "Inferred latch for \"current_reg\[30\]\" at debug.v(124)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[0\] debug.v(111) " "Inferred latch for \"v_count\[0\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[1\] debug.v(111) " "Inferred latch for \"v_count\[1\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[2\] debug.v(111) " "Inferred latch for \"v_count\[2\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[3\] debug.v(111) " "Inferred latch for \"v_count\[3\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[4\] debug.v(111) " "Inferred latch for \"v_count\[4\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[5\] debug.v(111) " "Inferred latch for \"v_count\[5\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[6\] debug.v(111) " "Inferred latch for \"v_count\[6\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[7\] debug.v(111) " "Inferred latch for \"v_count\[7\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[8\] debug.v(111) " "Inferred latch for \"v_count\[8\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[9\] debug.v(111) " "Inferred latch for \"v_count\[9\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[10\] debug.v(111) " "Inferred latch for \"v_count\[10\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[11\] debug.v(111) " "Inferred latch for \"v_count\[11\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[12\] debug.v(111) " "Inferred latch for \"v_count\[12\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[13\] debug.v(111) " "Inferred latch for \"v_count\[13\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[14\] debug.v(111) " "Inferred latch for \"v_count\[14\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[15\] debug.v(111) " "Inferred latch for \"v_count\[15\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[16\] debug.v(111) " "Inferred latch for \"v_count\[16\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[17\] debug.v(111) " "Inferred latch for \"v_count\[17\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[18\] debug.v(111) " "Inferred latch for \"v_count\[18\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[19\] debug.v(111) " "Inferred latch for \"v_count\[19\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[20\] debug.v(111) " "Inferred latch for \"v_count\[20\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[21\] debug.v(111) " "Inferred latch for \"v_count\[21\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[22\] debug.v(111) " "Inferred latch for \"v_count\[22\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[23\] debug.v(111) " "Inferred latch for \"v_count\[23\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[24\] debug.v(111) " "Inferred latch for \"v_count\[24\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[25\] debug.v(111) " "Inferred latch for \"v_count\[25\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[26\] debug.v(111) " "Inferred latch for \"v_count\[26\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[27\] debug.v(111) " "Inferred latch for \"v_count\[27\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[28\] debug.v(111) " "Inferred latch for \"v_count\[28\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[29\] debug.v(111) " "Inferred latch for \"v_count\[29\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[30\] debug.v(111) " "Inferred latch for \"v_count\[30\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count\[31\] debug.v(111) " "Inferred latch for \"v_count\[31\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[0\] debug.v(111) " "Inferred latch for \"h_count\[0\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[1\] debug.v(111) " "Inferred latch for \"h_count\[1\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[2\] debug.v(111) " "Inferred latch for \"h_count\[2\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[3\] debug.v(111) " "Inferred latch for \"h_count\[3\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[4\] debug.v(111) " "Inferred latch for \"h_count\[4\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823350 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[5\] debug.v(111) " "Inferred latch for \"h_count\[5\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[6\] debug.v(111) " "Inferred latch for \"h_count\[6\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[7\] debug.v(111) " "Inferred latch for \"h_count\[7\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[8\] debug.v(111) " "Inferred latch for \"h_count\[8\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[9\] debug.v(111) " "Inferred latch for \"h_count\[9\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[10\] debug.v(111) " "Inferred latch for \"h_count\[10\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[11\] debug.v(111) " "Inferred latch for \"h_count\[11\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[12\] debug.v(111) " "Inferred latch for \"h_count\[12\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[13\] debug.v(111) " "Inferred latch for \"h_count\[13\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[14\] debug.v(111) " "Inferred latch for \"h_count\[14\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[15\] debug.v(111) " "Inferred latch for \"h_count\[15\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[16\] debug.v(111) " "Inferred latch for \"h_count\[16\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[17\] debug.v(111) " "Inferred latch for \"h_count\[17\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[18\] debug.v(111) " "Inferred latch for \"h_count\[18\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[19\] debug.v(111) " "Inferred latch for \"h_count\[19\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[20\] debug.v(111) " "Inferred latch for \"h_count\[20\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[21\] debug.v(111) " "Inferred latch for \"h_count\[21\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[22\] debug.v(111) " "Inferred latch for \"h_count\[22\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[23\] debug.v(111) " "Inferred latch for \"h_count\[23\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[24\] debug.v(111) " "Inferred latch for \"h_count\[24\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[25\] debug.v(111) " "Inferred latch for \"h_count\[25\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[26\] debug.v(111) " "Inferred latch for \"h_count\[26\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[27\] debug.v(111) " "Inferred latch for \"h_count\[27\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[28\] debug.v(111) " "Inferred latch for \"h_count\[28\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[29\] debug.v(111) " "Inferred latch for \"h_count\[29\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[30\] debug.v(111) " "Inferred latch for \"h_count\[30\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[31\] debug.v(111) " "Inferred latch for \"h_count\[31\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[0\] debug.v(99) " "Inferred latch for \"h_count\[0\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[1\] debug.v(99) " "Inferred latch for \"h_count\[1\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[2\] debug.v(99) " "Inferred latch for \"h_count\[2\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[3\] debug.v(99) " "Inferred latch for \"h_count\[3\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[4\] debug.v(99) " "Inferred latch for \"h_count\[4\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[5\] debug.v(99) " "Inferred latch for \"h_count\[5\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[6\] debug.v(99) " "Inferred latch for \"h_count\[6\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[7\] debug.v(99) " "Inferred latch for \"h_count\[7\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[8\] debug.v(99) " "Inferred latch for \"h_count\[8\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[9\] debug.v(99) " "Inferred latch for \"h_count\[9\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[10\] debug.v(99) " "Inferred latch for \"h_count\[10\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[11\] debug.v(99) " "Inferred latch for \"h_count\[11\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[12\] debug.v(99) " "Inferred latch for \"h_count\[12\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[13\] debug.v(99) " "Inferred latch for \"h_count\[13\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[14\] debug.v(99) " "Inferred latch for \"h_count\[14\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[15\] debug.v(99) " "Inferred latch for \"h_count\[15\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[16\] debug.v(99) " "Inferred latch for \"h_count\[16\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[17\] debug.v(99) " "Inferred latch for \"h_count\[17\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[18\] debug.v(99) " "Inferred latch for \"h_count\[18\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823351 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[19\] debug.v(99) " "Inferred latch for \"h_count\[19\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[20\] debug.v(99) " "Inferred latch for \"h_count\[20\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[21\] debug.v(99) " "Inferred latch for \"h_count\[21\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[22\] debug.v(99) " "Inferred latch for \"h_count\[22\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[23\] debug.v(99) " "Inferred latch for \"h_count\[23\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[24\] debug.v(99) " "Inferred latch for \"h_count\[24\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[25\] debug.v(99) " "Inferred latch for \"h_count\[25\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[26\] debug.v(99) " "Inferred latch for \"h_count\[26\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[27\] debug.v(99) " "Inferred latch for \"h_count\[27\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[28\] debug.v(99) " "Inferred latch for \"h_count\[28\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[29\] debug.v(99) " "Inferred latch for \"h_count\[29\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[30\] debug.v(99) " "Inferred latch for \"h_count\[30\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count\[31\] debug.v(99) " "Inferred latch for \"h_count\[31\]\" at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823352 "|Processor|debug:debug1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[31\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[31\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "debug.v(99) " "Constant driver at debug.v(99)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 99 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[30\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[30\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[29\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[29\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[28\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[28\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[27\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[27\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[26\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[26\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[25\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[25\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[24\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[24\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[23\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[23\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[22\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[22\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[21\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[21\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[20\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[20\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[19\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[19\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[18\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[18\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[17\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[17\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[16\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[16\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[15\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[15\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "h_count\[14\] debug.v(111) " "Can't resolve multiple constant drivers for net \"h_count\[14\]\" at debug.v(111)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 111 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823353 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "debug:debug1 " "Can't elaborate user hierarchy \"debug:debug1\"" {  } { { "Processor.v" "debug1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 266 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509823354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 81 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745509823409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 11:50:23 2025 " "Processing ended: Thu Apr 24 11:50:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745509823409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745509823409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745509823409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509823409 ""}
