(S (NP (DT A) (NML (NML (ADJP (JJ practical) (JJ deep)) (JJ neural) (NML (NN network) (POS 's))) (-LRB- -LRB-) (NML (NN DNN)) (-RRB- -RRB-)) (NN evaluation)) (VP (VBZ involves) (NP (NP (NNS thousands)) (PP (IN of) (PRN (S (VP (VB multiply) (HYPH -) (CC and) (HYPH -) (VB accumulate)))) (NP (-LRB- -LRB-) (NNP MAC) (-RRB- -RRB-) (NNS operations))))) (. .))
(S (S (VP (TO To) (VP (VB extend) (NP (NP (NNP DNN) (POS 's)) (JJ superior) (NN inference) (NNS capabilities)) (PP (IN to) (NP (ADJP (NN energy) (VBN constrained)) (NNS devices)))))) (, ,) (NP (NP (NNS architectures) (CC and) (NNS circuits)) (SBAR (WHNP (WDT that)) (S (VP (VBP minimize) (NP (NP (NN energy)) (HYPH -) (PP (IN per) (HYPH -) (NP (NNP MAC)))))))) (VP (MD must) (VP (VB be) (VP (VBN developed)))) (. .))
(S (PP (IN In) (NP (DT this) (NN respect))) (, ,) (NP (ADJP (NP (NN analog) (NN delay)) (HYPH -) (VBN based)) (NNP MAC)) (VP (VBZ is) (ADJP (JJ advantageous) (PP (IN due) (PP (IN to) (NP (NP (NNS reasons)) (ADJP (CC both) (JJ extrinsic) (CC and) (JJ intrinsic)))))) (PP (IN to) (NP (DT the) (NNP MAC) (NN implementation))) (, -) (S (NP (LST (-LRB- -LRB-) (LS 1) (-RRB- -RRB-)) (NP (JJR lower))) (NP (NP (NP (NP (NML (VBN fixed) (HYPH -) (NN point)) (NN precision) (NN requirement)) (PP (IN for) (NP (NP (DT a) (NNP DNN) (POS 's)) (NN evaluation)))) (, ,) (NP (LST (-LRB- -LRB-) (LS 2) (-RRB- -RRB-)) (NP (JJR better) (JJ dynamic) (NN range)) (PP (IN than) (NP (ADJP (NP (NN charge)) (HYPH -) (VBN based)) (NN accumulation)))) (, ,) (PP (IN for) (NP (JJR smaller) (NN technology) (NNS nodes)))) (, ,) (CC and) (NP (LST (-LRB- -LRB-) (LS 3) (-RRB- -RRB-)) (NP (JJR simpler) (NN analog)) (PP (HYPH -) (NP (JJ digital) (NN interfacing))))))) (. .))
(SINV (VP (VBG Implementing) (NP (NNS DNNs)) (S (VP (VBG using) (NP (ADJP (NP (NN delay)) (HYPH -) (VBN based)) (NNP MAC))))) (VP (VBZ requires)) (NP (NP (NML (JJ mixed) (HYPH -) (NN signal)) (NN delay) (NNS multipliers)) (SBAR (WHNP (WDT that)) (S (VP (VBP accept) (ADVP (RB digitally)) (VP (VBN stored) (NP (NNS weights) (CC and) (NN analog) (NNS voltages)) (PP (IN as) (NP (NNS arguments)))))))) (. .))
(S (PP (IN To) (NP (DT this) (NN end))) (, ,) (NP (NP (DT a) (NN novel)) (, ,) (RB linearly) (NP (ADJP (VB tune) (HYPH -) (JJ able)) (NML (NN delay) (HYPH -) (NN cell)))) (VP (VBZ is) (VP (VBN proposed) (, ,) (SBAR (WHADVP (WRB wherein)) (, ,) (S (NP (DT the) (NN delay)) (VP (VBZ is) (VP (VBN realized) (S (VP (VBG using) (NP (NP (DT an) (VBN inverted) (NN MOS)) (NP (NP (NP (NN capacitor) (POS 's)) (-LRB- -LRB-) (NML (NN C) (SYM *)) (-RRB- -RRB-) (JJ steady) (NN discharge)) (PP (IN from) (NP (DT a) (ADJP (ADVP (RB linearly)) (NP (NN input) (HYPH -) (NN voltage)) (JJ dependent)) (JJ initial) (NN charge))))))))))))) (. .))
(S (S (NP (DT The) (NN cell)) (VP (VBZ is) (ADJP (RB analytically) (VBN modeled)))) (, ,) (S (NP (NP (NNS constraints)) (PP (IN for) (NP (PRP$ its) (JJ functional) (NN validity)))) (VP (VBP are) (VP (VBN determined)))) (, ,) (CC and) (S (NP (NN jitter) (HYPH -) (NNS models)) (VP (VBP are) (VP (VBN developed)))) (. .))
(S (NP (NP (NP (JJ Multiple) (NNS cells)) (PP (IN with) (NP (VBN scaled) (NNS delays)))) (, ,) (VP (VBG corresponding) (PP (IN to) (NP (NP (DT each) (NN bit)) (PP (IN of) (NP (DT the) (JJ digital) (NN argument)))))) (, ,)) (VP (MD must) (VP (VB be) (VP (VBN cascaded) (S (VP (TO to) (VP (VB form) (NP (DT the) (JJR multiplier)))))))) (. .))
(S (S (S (VP (TO To) (VP (VB realize) (NP (NP (JJ such) (JJ bit-wise) (NN delay) (HYPH -) (NN scaling)) (PP (IN of) (NP (NP (DT the) (NNS cells)) (, ,) (NP (DT a) (VBG biasing) (NN circuit)))))))) (VP (VBZ is) (VP (VBN proposed) (SBAR (IN that) (S (VP (VBZ generates) (NP (JJ sub-threshold) (NN gate) (HYPH -) (NNS voltages)) (S (VP (TO to) (VP (VB scale) (NP (NN C))))))))))) (NFP *) (S (NP (POS 's)) (VP (VBG discharging) (NP (NN rate)))) (, ,) (CC and) (S (ADVP (RB thus)) (NP (ADJP (NP (NN area)) (HYPH -) (JJ expensive)) (NN transistor) (NN width) (HYPH -) (NN scaling)) (VP (VBZ is) (VP (VBN avoided)))) (. .))
(S (PP (IN For) (NP (CD 130nm) (NN CMOS) (NN technology))) (, ,) (NP (NP (DT the) (JJ theoretical) (NNS constraints) (CC and) (NNS limits)) (PP (IN on) (NP (NN jitter)))) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VP (VB find) (NP (DT the) (JJ optimal) (NN design) (HYPH -) (NN point))) (CC and) (VP (VB quantify) (NP (DT the) (NML (NML (NML (NN jitter)) (PP (IN versus) (NP (NNS bits)))) (HYPH -) (PP (IN per) (HYPH -) (NP (JJR multiplier)))) (NN trade) (HYPH -) (NN off)))))))) (. .))
(S (NP (ADJP (JJ Schematic) (HYPH -) (NN level)) (NNS simulations)) (VP (VBP show) (NP (DT a) (NML (JJS worst) (HYPH -) (NN case)) (NML (NN energy) (HYPH -) (NN consumption)) (NN close)) (PP (IN to) (NP (NP (DT the) (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (NN art))))) (, ,) (CC and) (NP (ADVP (RB thus)) (, ,) (NP (NN feasibility)) (PP (IN of) (NP (DT the) (NN cell))))))) (. .))
