<!DOCTYPE html>
<html>
  <head>
    <link rel="stylesheet" href="stylesheet_main_fpga.css">
    <link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>ü¶ê</text></svg>">
    <script src="https://code.jquery.com/jquery.min.js"></script>
  </head>

  <body>
    <!--Navigation Bar-->
    <h1>FPGA and ASIC Design Principles</h1>
    <p>
      Stuff here.
      <ul>
        <li><a href="#overarching_topics">Overarching Topics</a></li>
        <li><a href="#design_process">Design Process</a></li>
        <li><a href="directory_structure.html">Design Directory Structure</a></li>
        <li><a href="sv_header.html">System Verilog Header Template</a></li>
      </ul>
    </p>

    <h1 id="overarching_topics">Overarching Topics</h1>
    <p>

      <ul>
        <li><b><a href="digital_logic.html">Digital Logic</a></b>: starting ideas</li>
          <ul>
            <li>Number systems</li>
            <li></li>
            <li></li>
            <li></li>
            <li></li>
            <li></li>
            <li></li>
            <li></li>
          </ul>
        <li></li>
        <li><b>Digital Design</b>: all register and memory files</li>
        <li><b>Microprocessors</b>: all place and route files</li>
          <ul>
            <li>include</li>
          </ul>
        </li>
        <li><b>syn</b>: synthesis files</li>
      </ul>

    <h1 id="design_process">Design Process</h1>
    <p>

      <ul>
        <li><b>Design Concept and Requirements</b>: </li>
          <ul>
            <li>Requirements Capture</li>
            <li></li>
            <li></li>
            <li></li>
            <li></li>
          </ul>
        <li></li>
        <li><b>Design Implementation</b>:</li>
          <ul>
            <li>Writing HDL</li>
              <ul>
                <li><a href="https://github.com/DoTheMoses/tutorials/tree/main/example_design">Example Design</a></li>
              </ul>
            <li>Micro Processor System-on-a-Chip (MPSOC)</li>
              <ul>
                <li>Zynq: <a href="https://docs.amd.com/r/en-US/ug585-zynq-7000-SoC-TRM/Zynq-7000-SoC-Technical-Reference-Manual">TRM</a></li>
                <li>Polarfire</li>
              </ul>
            <li><a href="verification.html">Verification</a></li>
              <ul>
                <li>Simulation</li>
                <li>Code Coverage</li>
              </ul>  
            <li>Lint</li>
            <li>CDC</li>
          </ul>        
        <li><b>Design Verification</b>: </li>
          <ul>
            <li></li>
          </ul>
        </li>
        <li><b>Design Integration</b>: </li>
      </ul>

    </p>

  </body>
</html>