// Seed: 1934886857
module module_0 (
    id_1,
    id_2
);
  inout tri0 id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
  logic id_3;
  ;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    input wand id_3
    , id_14,
    output logic id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    output wor id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11,
    input uwire id_12
);
  always id_4 <= id_10;
  id_15 :
  assert property (@(id_6) id_10) id_1 <= id_10 ^ -1 && -1'd0;
  assign id_14 = id_15;
  for (genvar id_16 = id_14; id_11; id_15 = -1) logic id_17;
  ;
  module_0 modCall_1 (
      id_14,
      id_17
  );
  logic id_18;
  assign id_15 = id_16[-1 :-1][-1&-1];
endmodule
