<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Feb  2 16:25:17 2026" VIVADOVERSION="2025.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="bd_26df" PACKAGE="fgg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="cl_tst_clk_out" SIGIS="undef" SIGNAME="mipi_dphy_0_cl_tst_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_tst_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dl_tst_clk_out" SIGIS="undef" SIGNAME="mipi_dphy_0_dl_tst_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl_tst_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="dphy_clk_200M" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="core_clk_in"/>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="core_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="mipi_csi2_tx_ctrl_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mipi_phy_if_clk_hs_n" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_hs_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="clk_hs_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mipi_phy_if_clk_hs_p" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_hs_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="clk_hs_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mipi_phy_if_clk_lp_n" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_lp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="clk_lp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mipi_phy_if_clk_lp_p" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_lp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="clk_lp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="mipi_phy_if_data_hs_n" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_hs_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="data_hs_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="mipi_phy_if_data_hs_p" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_hs_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="data_hs_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="mipi_phy_if_data_lp_n" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_lp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="data_lp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="mipi_phy_if_data_lp_p" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_lp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="data_lp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mmcm_lock_out" SIGIS="undef" SIGNAME="mipi_dphy_0_mmcm_lock_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="mmcm_lock_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="O" NAME="oserdes_clk90_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clk90_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="oserdes_clk90_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="O" NAME="oserdes_clk_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="oserdes_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="oserdes_clkdiv_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clkdiv_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="oserdes_clkdiv_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="aclk"/>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="95" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="system_rst_out" SIGIS="undef" SIGNAME="mipi_dphy_0_system_rst_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="system_rst_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000.0" DIR="O" NAME="txbyteclkhs" SIGIS="clk" SIGNAME="mipi_dphy_0_txbyteclkhs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="txbyteclkhs"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="10000000.0" DIR="O" NAME="txclkesc_out" SIGIS="clk" SIGNAME="mipi_dphy_0_txclkesc_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_dphy_0" PORT="txclkesc_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="mipi_dphy_0_tx_mipi_phy_if" NAME="mipi_phy_if" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_HS_N" PHYSICAL="mipi_phy_if_clk_hs_n"/>
        <PORTMAP LOGICAL="CLK_HS_P" PHYSICAL="mipi_phy_if_clk_hs_p"/>
        <PORTMAP LOGICAL="CLK_LP_N" PHYSICAL="mipi_phy_if_clk_lp_n"/>
        <PORTMAP LOGICAL="CLK_LP_P" PHYSICAL="mipi_phy_if_clk_lp_p"/>
        <PORTMAP LOGICAL="DATA_HS_N" PHYSICAL="mipi_phy_if_data_hs_n"/>
        <PORTMAP LOGICAL="DATA_HS_P" PHYSICAL="mipi_phy_if_data_hs_p"/>
        <PORTMAP LOGICAL="DATA_LP_N" PHYSICAL="mipi_phy_if_data_lp_n"/>
        <PORTMAP LOGICAL="DATA_LP_P" PHYSICAL="mipi_phy_if_data_lp_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="mipi_csi2_tx_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="mipi_dphy_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mipi_csi2_tx_ctrl_0"/>
        <PERIPHERAL INSTANCE="mipi_dphy_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="96"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="bd_26df_axi_crossbar_0_0" BDTYPE="SBD" COREREVISION="28" DRIVERMODE="CORE" FULLNAME="/axi_crossbar_0" HWVERSION="1.0" INSTANCE="axi_crossbar_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_26df_axi_crossbar_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_26df_axi_crossbar_0_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_26df_axi_crossbar_0_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="AUTOMATIC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/mipi_csi2_tx_ctrl_0" HWVERSION="1.0" INSTANCE="mipi_csi2_tx_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mipi_csi2_tx_ctrl" VLNV="xilinx.com:ip:mipi_csi2_tx_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_CSI_AXIS_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_CSI_CLK_PRE" VALUE="1"/>
        <PARAMETER NAME="C_CSI_CRC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_CSI_DATATYPE" VALUE="0x2A"/>
        <PARAMETER NAME="C_CSI_EN_ACTIVELANES" VALUE="0"/>
        <PARAMETER NAME="C_CSI_INIT_DESKEW_PATRN_LEN" VALUE="4096"/>
        <PARAMETER NAME="C_CSI_LANES" VALUE="4"/>
        <PARAMETER NAME="C_CSI_LINE_BUFR_DATA_CNT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_CSI_LINE_BUFR_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_CSI_PERIODIC_CNTR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CSI_PERIODIC_PATRN_LEN" VALUE="1024"/>
        <PARAMETER NAME="C_CSI_PERIODIC_TIME" VALUE="5000"/>
        <PARAMETER NAME="C_CSI_PIXEL_MODE" VALUE="2"/>
        <PARAMETER NAME="C_CSI_VID_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CSI_XMIT_ALT_DESKEW" VALUE="0"/>
        <PARAMETER NAME="C_CSI_XMIT_INIT_DESKEW" VALUE="0"/>
        <PARAMETER NAME="C_CSI_XMIT_PERIODIC_DESKEW" VALUE="0"/>
        <PARAMETER NAME="C_EN_REG_BASED_FE_GEN" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CSI_MAX_BPC" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_26df_mipi_csi2_tx_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="cl_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_txclkactive" SIGIS="undef" SIGNAME="mipi_dphy_0_cl_txclkactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_txclkactivehs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_txulpsclk" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txulpsclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_txulpsclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="cl_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="core_clk_in" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dphy_clk_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dl0_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_txskewcalhs" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl0_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl0_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dl1_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_txskewcalhs" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl1_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl1_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dl2_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_txskewcalhs" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl2_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl2_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dl3_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_txskewcalhs" SIGIS="undef"/>
        <PORT DIR="O" NAME="dl3_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="dl3_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl_tx_stop_st" SIGIS="undef"/>
        <PORT DIR="I" NAME="dphy_init_done" SIGIS="undef" SIGNAME="mipi_dphy_0_init_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="init_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="mipi_csi2_tx_ctrl_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="master_reset_4dphy" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_master_reset_4dphy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="core_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000.0" DIR="I" NAME="txbyteclkhs" SIGIS="clk" SIGNAME="mipi_dphy_0_txbyteclkhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="txbyteclkhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000.0" DIR="I" NAME="txclkesc" SIGIS="clk" SIGNAME="mipi_dphy_0_txclkesc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_dphy_0" PORT="txclkesc_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="2"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="96"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_dphy_0_tx_mipi_ppi_if" NAME="tx_mipi_ppi_if" TYPE="TARGET" VLNV="xilinx.com:interface:tx_mipi_ppi_if:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CL_ENABLE" PHYSICAL="cl_enable"/>
            <PORTMAP LOGICAL="CL_TXREQUESTHS" PHYSICAL="cl_txrequesths"/>
            <PORTMAP LOGICAL="CL_TXULPSCLK" PHYSICAL="cl_txulpsclk"/>
            <PORTMAP LOGICAL="CL_TXULPSEXIT" PHYSICAL="cl_txulpsexit"/>
            <PORTMAP LOGICAL="DL0_ENABLE" PHYSICAL="dl0_enable"/>
            <PORTMAP LOGICAL="DL0_FORCETXSTOPMODE" PHYSICAL="dl0_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL0_TXDATAHS" PHYSICAL="dl0_txdatahs"/>
            <PORTMAP LOGICAL="DL0_TXREADYHS" PHYSICAL="dl0_txreadyhs"/>
            <PORTMAP LOGICAL="DL0_TXREQUESTESC" PHYSICAL="dl0_txrequestesc"/>
            <PORTMAP LOGICAL="DL0_TXREQUESTHS" PHYSICAL="dl0_txrequesths"/>
            <PORTMAP LOGICAL="DL0_TXULPSESC" PHYSICAL="dl0_txulpsesc"/>
            <PORTMAP LOGICAL="DL0_TXULPSEXIT" PHYSICAL="dl0_txulpsexit"/>
            <PORTMAP LOGICAL="DL0_ULPSACTIVENOT" PHYSICAL="dl0_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL1_ENABLE" PHYSICAL="dl1_enable"/>
            <PORTMAP LOGICAL="DL1_FORCETXSTOPMODE" PHYSICAL="dl1_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL1_TXDATAHS" PHYSICAL="dl1_txdatahs"/>
            <PORTMAP LOGICAL="DL1_TXREADYHS" PHYSICAL="dl1_txreadyhs"/>
            <PORTMAP LOGICAL="DL1_TXREQUESTESC" PHYSICAL="dl1_txrequestesc"/>
            <PORTMAP LOGICAL="DL1_TXREQUESTHS" PHYSICAL="dl1_txrequesths"/>
            <PORTMAP LOGICAL="DL1_TXULPSESC" PHYSICAL="dl1_txulpsesc"/>
            <PORTMAP LOGICAL="DL1_TXULPSEXIT" PHYSICAL="dl1_txulpsexit"/>
            <PORTMAP LOGICAL="DL1_ULPSACTIVENOT" PHYSICAL="dl1_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL2_ENABLE" PHYSICAL="dl2_enable"/>
            <PORTMAP LOGICAL="DL2_FORCETXSTOPMODE" PHYSICAL="dl2_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL2_TXDATAHS" PHYSICAL="dl2_txdatahs"/>
            <PORTMAP LOGICAL="DL2_TXREADYHS" PHYSICAL="dl2_txreadyhs"/>
            <PORTMAP LOGICAL="DL2_TXREQUESTESC" PHYSICAL="dl2_txrequestesc"/>
            <PORTMAP LOGICAL="DL2_TXREQUESTHS" PHYSICAL="dl2_txrequesths"/>
            <PORTMAP LOGICAL="DL2_TXULPSESC" PHYSICAL="dl2_txulpsesc"/>
            <PORTMAP LOGICAL="DL2_TXULPSEXIT" PHYSICAL="dl2_txulpsexit"/>
            <PORTMAP LOGICAL="DL2_ULPSACTIVENOT" PHYSICAL="dl2_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL3_ENABLE" PHYSICAL="dl3_enable"/>
            <PORTMAP LOGICAL="DL3_FORCETXSTOPMODE" PHYSICAL="dl3_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL3_TXDATAHS" PHYSICAL="dl3_txdatahs"/>
            <PORTMAP LOGICAL="DL3_TXREADYHS" PHYSICAL="dl3_txreadyhs"/>
            <PORTMAP LOGICAL="DL3_TXREQUESTESC" PHYSICAL="dl3_txrequestesc"/>
            <PORTMAP LOGICAL="DL3_TXREQUESTHS" PHYSICAL="dl3_txrequesths"/>
            <PORTMAP LOGICAL="DL3_TXULPSESC" PHYSICAL="dl3_txulpsesc"/>
            <PORTMAP LOGICAL="DL3_TXULPSEXIT" PHYSICAL="dl3_txulpsexit"/>
            <PORTMAP LOGICAL="DL3_ULPSACTIVENOT" PHYSICAL="dl3_ulpsactivenot"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/mipi_dphy_0" HWVERSION="4.3" INSTANCE="mipi_dphy_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mipi_dphy" VLNV="xilinx.com:ip:mipi_dphy:4.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mipi_dphy;v=v4_3;d=pg202-mipi-dphy.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLK_LANE_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="C_CAL_MODE" VALUE="FIXED"/>
        <PARAMETER NAME="C_CLK_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_CLK_LANE_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_LANE0_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE1_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_IO_POSITION" VALUE="6"/>
        <PARAMETER NAME="C_DATA_LANE3_IO_POSITION" VALUE="8"/>
        <PARAMETER NAME="C_DATA_LANE4_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE5_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE6_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DATA_LANE7_IO_POSITION" VALUE="51"/>
        <PARAMETER NAME="C_DBG_PORTS_ON" VALUE="0"/>
        <PARAMETER NAME="C_DDR_CLK_PERIOD" VALUE="5.000"/>
        <PARAMETER NAME="C_DIV4_CLK_PERIOD" VALUE="20.000"/>
        <PARAMETER NAME="C_DL0_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL1_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL2_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL3_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL4_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL5_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL6_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DL7_IO_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_DPHY_LANES" VALUE="4"/>
        <PARAMETER NAME="C_DPHY_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="C_DPHY_TXIFS" VALUE="1"/>
        <PARAMETER NAME="C_EN_ACT_LANES" VALUE="0"/>
        <PARAMETER NAME="C_EN_BG0_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG0_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BUFG_ON_WR_CLK_OUT" VALUE="false"/>
        <PARAMETER NAME="C_EN_CLK300M" VALUE="0"/>
        <PARAMETER NAME="C_EN_DCTS_LOGIC" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEBUG_REGS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DPHY_IO" VALUE="0"/>
        <PARAMETER NAME="C_EN_EXT_TAP" VALUE="0"/>
        <PARAMETER NAME="C_EN_HS_OBUFTDS" VALUE="1"/>
        <PARAMETER NAME="C_EN_IO_SEL" VALUE="1"/>
        <PARAMETER NAME="C_EN_REG_IF" VALUE="1"/>
        <PARAMETER NAME="C_EN_RXPPI_AS_MON" VALUE="0"/>
        <PARAMETER NAME="C_EN_SSC" VALUE="0"/>
        <PARAMETER NAME="C_EN_TIMEOUT_REGS" VALUE="0"/>
        <PARAMETER NAME="C_EN_TXSPLT" VALUE="0"/>
        <PARAMETER NAME="C_EN_TX_ALGO" VALUE="0"/>
        <PARAMETER NAME="C_EN_ULPS_WAKEUP_CNT" VALUE="false"/>
        <PARAMETER NAME="C_ESC_CLK_PERIOD" VALUE="100.000"/>
        <PARAMETER NAME="C_ESC_TIMEOUT" VALUE="25600"/>
        <PARAMETER NAME="C_EXAMPLE_SIMULATION" VALUE="1"/>
        <PARAMETER NAME="C_EXT_MMCM" VALUE="false"/>
        <PARAMETER NAME="C_FIFO_RD_EN_CONTROL" VALUE="false"/>
        <PARAMETER NAME="C_HS_LINE_RATE" VALUE="400"/>
        <PARAMETER NAME="C_HS_SETTLE_NS" VALUE="160"/>
        <PARAMETER NAME="C_HS_TIMEOUT" VALUE="65541"/>
        <PARAMETER NAME="C_IDLY_TAP" VALUE="0"/>
        <PARAMETER NAME="C_INIT" VALUE="1000000"/>
        <PARAMETER NAME="C_IO_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IS_7SERIES" VALUE="true"/>
        <PARAMETER NAME="C_LPRX_DISABLE_EXTPORT" VALUE="0"/>
        <PARAMETER NAME="C_LPX_PERIOD" VALUE="50"/>
        <PARAMETER NAME="C_PLL_CLK0_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_PLL_CLK1_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_PLL_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_DIVCLK_MULT" VALUE="8"/>
        <PARAMETER NAME="C_RCVE_ALT_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_RCVE_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_S50_LOGIC" VALUE="0"/>
        <PARAMETER NAME="C_SHARE_IDLYCTRL" VALUE="false"/>
        <PARAMETER NAME="C_SKEWCAL_FIRST_TIME" VALUE="4096"/>
        <PARAMETER NAME="C_SKEWCAL_PERIODIC_TIME" VALUE="128"/>
        <PARAMETER NAME="C_STABLE_CLK_PERIOD" VALUE="5.000"/>
        <PARAMETER NAME="C_TXPLL_CLKIN_PERIOD" VALUE="8.0"/>
        <PARAMETER NAME="C_TX_RIU_WR_GAP" VALUE="40"/>
        <PARAMETER NAME="C_USE_LANE0_TXREADYHS" VALUE="true"/>
        <PARAMETER NAME="C_VERSAL" VALUE="0"/>
        <PARAMETER NAME="C_WAKEUP" VALUE="1000000"/>
        <PARAMETER NAME="C_XMIT_ALT_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_XMIT_FIRST_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="C_XMIT_PERIODIC_DESKEW_SEQ" VALUE="false"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE5_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE5_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE6_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE6_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE7_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE7_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DPHY_PRESET" VALUE="None"/>
        <PARAMETER NAME="ENABLE_SHIM_FLOP" VALUE="0"/>
        <PARAMETER NAME="HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="MTBF_SYNC_STAGES" VALUE="3"/>
        <PARAMETER NAME="SupportLevel" VALUE="true"/>
        <PARAMETER NAME="XSDB_INTF_EN" VALUE="0"/>
        <PARAMETER NAME="CLK_LANE_TXIF2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_TXIF2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_TXIF3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_TXIF3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_TXIF4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="CLK_LANE_TXIF4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF2_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF3_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_CLK_LANE_TXIF4_IO_POSITION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF2_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF3_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE0_TXIF4_IO_POSITION" VALUE="2"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF2_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF3_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE1_TXIF4_IO_POSITION" VALUE="4"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF2_IO_POSITION" VALUE="6"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF3_IO_POSITION" VALUE="6"/>
        <PARAMETER NAME="C_DATA_LANE2_TXIF4_IO_POSITION" VALUE="6"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF2_IO_POSITION" VALUE="8"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF3_IO_POSITION" VALUE="8"/>
        <PARAMETER NAME="C_DATA_LANE3_TXIF4_IO_POSITION" VALUE="8"/>
        <PARAMETER NAME="C_EN_7S_LINERATE_CHECK" VALUE="false"/>
        <PARAMETER NAME="C_EN_8LANE_TX_SIM" VALUE="false"/>
        <PARAMETER NAME="C_EN_CNTS_BYTE_CLK" VALUE="false"/>
        <PARAMETER NAME="C_EN_DEBUG_TX_CALIB" VALUE="0"/>
        <PARAMETER NAME="C_EN_DSI_CNTS_BYTE_CLK" VALUE="false"/>
        <PARAMETER NAME="C_EN_TXCALIB_SIM" VALUE="0"/>
        <PARAMETER NAME="C_IDLY_GROUP_NAME" VALUE="mipi_dphy_idly_group"/>
        <PARAMETER NAME="C_MASTER_RIU" VALUE="true"/>
        <PARAMETER NAME="C_RX_EQUALIZATION" VALUE="EQ_LEVEL4"/>
        <PARAMETER NAME="C_SEP_RIU" VALUE="false"/>
        <PARAMETER NAME="C_STRETCH_LINE_RATE" VALUE="2500"/>
        <PARAMETER NAME="C_TXIF1_CREATEINST" VALUE="true"/>
        <PARAMETER NAME="C_TXIF1_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TXIF2_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF2_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TXIF3_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF3_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TXIF4_CREATEINST" VALUE="false"/>
        <PARAMETER NAME="C_TXIF4_INSTNAME" VALUE="tx64"/>
        <PARAMETER NAME="C_TX_OUTPUT_IMPEDANCE" VALUE="TRUE"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_26df_mipi_dphy_0_0"/>
        <PARAMETER NAME="DATA_LANE0_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_TXIF2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_TXIF3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE0_TXIF4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_TXIF2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_TXIF3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE1_TXIF4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_TXIF2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_TXIF3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE2_TXIF4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_TXIF2_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_TXIF3_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_IO_LOC" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE3_TXIF4_IO_LOC_NAME" VALUE="None"/>
        <PARAMETER NAME="DATA_LANE4_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE5_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE6_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DATA_LANE7_BYTE" VALUE="Same_Byte"/>
        <PARAMETER NAME="DPHYRX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DPHYTX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="TXIF2_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="TXIF2_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="TXIF3_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="TXIF3_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="TXIF4_HP_IO_BANK_NAME" VALUE="64_(HP)"/>
        <PARAMETER NAME="TXIF4_HP_IO_BANK_SELECTION" VALUE="64"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="XIPHY_LINE_RATE_MIN" VALUE="600.00"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00001000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="cl_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="cl_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="cl_tst_clk_out" SIGIS="clk" SIGNAME="mipi_dphy_0_cl_tst_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cl_tst_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cl_txclkactivehs" SIGIS="undef" SIGNAME="mipi_dphy_0_cl_txclkactivehs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="cl_txclkactive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="cl_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_txulpsclk" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txulpsclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="cl_txulpsclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cl_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_cl_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="cl_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_hs_txn" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_hs_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_clk_hs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_hs_txp" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_hs_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_clk_hs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_lp_txn" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_lp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_clk_lp_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_lp_txp" SIGIS="undef" SIGNAME="mipi_dphy_0_clk_lp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_clk_lp_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="External_Ports_dphy_clk_200M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dphy_clk_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mipi_csi2_tx_ctrl_0_master_reset_4dphy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="master_reset_4dphy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data_hs_txn" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_hs_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_data_hs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data_hs_txp" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_hs_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_data_hs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data_lp_txn" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_lp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_data_lp_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data_lp_txp" RIGHT="0" SIGIS="undef" SIGNAME="mipi_dphy_0_data_lp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_26df_imp" PORT="mipi_phy_if_data_lp_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl0_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl0_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl0_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl0_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl0_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl1_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl1_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl1_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl1_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl1_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl2_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl2_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl2_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl2_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl2_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_enable" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_forcetxstopmode" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_forcetxstopmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_forcetxstopmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dl3_txdatahs" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txdatahs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txdatahs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_txreadyhs" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txreadyhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txreadyhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_txrequestesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txrequestesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txrequestesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_txrequesths" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txrequesths">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txrequesths"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_txulpsesc" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txulpsesc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txulpsesc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dl3_txulpsexit" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_txulpsexit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_txulpsexit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dl3_ulpsactivenot" SIGIS="undef" SIGNAME="mipi_csi2_tx_ctrl_0_dl3_ulpsactivenot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dl3_ulpsactivenot"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="dl_tst_clk_out" SIGIS="clk" SIGNAME="mipi_dphy_0_dl_tst_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dl_tst_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_done" SIGIS="undef" SIGNAME="mipi_dphy_0_init_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="dphy_init_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_lock_out" SIGIS="undef" SIGNAME="mipi_dphy_0_mmcm_lock_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mmcm_lock_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="oserdes_clk90_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clk90_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oserdes_clk90_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="oserdes_clk_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oserdes_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="oserdes_clkdiv_out" SIGIS="clk" SIGNAME="mipi_dphy_0_oserdes_clkdiv_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oserdes_clkdiv_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="system_rst_out" SIGIS="undef" SIGNAME="mipi_dphy_0_system_rst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="system_rst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000.0" DIR="O" NAME="txbyteclkhs" SIGIS="clk" SIGNAME="mipi_dphy_0_txbyteclkhs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="txbyteclkhs"/>
            <CONNECTION INSTANCE="External_Ports" PORT="txbyteclkhs"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000.0" DIR="O" NAME="txclkesc_out" SIGIS="clk" SIGNAME="mipi_dphy_0_txclkesc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_tx_ctrl_0" PORT="txclkesc"/>
            <CONNECTION INSTANCE="External_Ports" PORT="txclkesc_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_26df_s_axis_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_dphy_0_tx_mipi_phy_if" NAME="tx_mipi_phy_if" TYPE="INITIATOR" VLNV="xilinx.com:interface:mipi_phy:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_HS_N" PHYSICAL="clk_hs_txn"/>
            <PORTMAP LOGICAL="CLK_HS_P" PHYSICAL="clk_hs_txp"/>
            <PORTMAP LOGICAL="CLK_LP_N" PHYSICAL="clk_lp_txn"/>
            <PORTMAP LOGICAL="CLK_LP_P" PHYSICAL="clk_lp_txp"/>
            <PORTMAP LOGICAL="DATA_HS_N" PHYSICAL="data_hs_txn"/>
            <PORTMAP LOGICAL="DATA_HS_P" PHYSICAL="data_hs_txp"/>
            <PORTMAP LOGICAL="DATA_LP_N" PHYSICAL="data_lp_txn"/>
            <PORTMAP LOGICAL="DATA_LP_P" PHYSICAL="data_lp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_dphy_0_tx_mipi_ppi_if" NAME="tx_mipi_ppi_if" TYPE="INITIATOR" VLNV="xilinx.com:interface:tx_mipi_ppi_if:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CL_ENABLE" PHYSICAL="cl_enable"/>
            <PORTMAP LOGICAL="CL_TXREQUESTHS" PHYSICAL="cl_txrequesths"/>
            <PORTMAP LOGICAL="CL_TXULPSCLK" PHYSICAL="cl_txulpsclk"/>
            <PORTMAP LOGICAL="CL_TXULPSEXIT" PHYSICAL="cl_txulpsexit"/>
            <PORTMAP LOGICAL="DL0_ENABLE" PHYSICAL="dl0_enable"/>
            <PORTMAP LOGICAL="DL0_FORCETXSTOPMODE" PHYSICAL="dl0_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL0_TXDATAHS" PHYSICAL="dl0_txdatahs"/>
            <PORTMAP LOGICAL="DL0_TXREADYHS" PHYSICAL="dl0_txreadyhs"/>
            <PORTMAP LOGICAL="DL0_TXREQUESTESC" PHYSICAL="dl0_txrequestesc"/>
            <PORTMAP LOGICAL="DL0_TXREQUESTHS" PHYSICAL="dl0_txrequesths"/>
            <PORTMAP LOGICAL="DL0_TXULPSESC" PHYSICAL="dl0_txulpsesc"/>
            <PORTMAP LOGICAL="DL0_TXULPSEXIT" PHYSICAL="dl0_txulpsexit"/>
            <PORTMAP LOGICAL="DL0_ULPSACTIVENOT" PHYSICAL="dl0_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL1_ENABLE" PHYSICAL="dl1_enable"/>
            <PORTMAP LOGICAL="DL1_FORCETXSTOPMODE" PHYSICAL="dl1_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL1_TXDATAHS" PHYSICAL="dl1_txdatahs"/>
            <PORTMAP LOGICAL="DL1_TXREADYHS" PHYSICAL="dl1_txreadyhs"/>
            <PORTMAP LOGICAL="DL1_TXREQUESTESC" PHYSICAL="dl1_txrequestesc"/>
            <PORTMAP LOGICAL="DL1_TXREQUESTHS" PHYSICAL="dl1_txrequesths"/>
            <PORTMAP LOGICAL="DL1_TXULPSESC" PHYSICAL="dl1_txulpsesc"/>
            <PORTMAP LOGICAL="DL1_TXULPSEXIT" PHYSICAL="dl1_txulpsexit"/>
            <PORTMAP LOGICAL="DL1_ULPSACTIVENOT" PHYSICAL="dl1_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL2_ENABLE" PHYSICAL="dl2_enable"/>
            <PORTMAP LOGICAL="DL2_FORCETXSTOPMODE" PHYSICAL="dl2_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL2_TXDATAHS" PHYSICAL="dl2_txdatahs"/>
            <PORTMAP LOGICAL="DL2_TXREADYHS" PHYSICAL="dl2_txreadyhs"/>
            <PORTMAP LOGICAL="DL2_TXREQUESTESC" PHYSICAL="dl2_txrequestesc"/>
            <PORTMAP LOGICAL="DL2_TXREQUESTHS" PHYSICAL="dl2_txrequesths"/>
            <PORTMAP LOGICAL="DL2_TXULPSESC" PHYSICAL="dl2_txulpsesc"/>
            <PORTMAP LOGICAL="DL2_TXULPSEXIT" PHYSICAL="dl2_txulpsexit"/>
            <PORTMAP LOGICAL="DL2_ULPSACTIVENOT" PHYSICAL="dl2_ulpsactivenot"/>
            <PORTMAP LOGICAL="DL3_ENABLE" PHYSICAL="dl3_enable"/>
            <PORTMAP LOGICAL="DL3_FORCETXSTOPMODE" PHYSICAL="dl3_forcetxstopmode"/>
            <PORTMAP LOGICAL="DL3_TXDATAHS" PHYSICAL="dl3_txdatahs"/>
            <PORTMAP LOGICAL="DL3_TXREADYHS" PHYSICAL="dl3_txreadyhs"/>
            <PORTMAP LOGICAL="DL3_TXREQUESTESC" PHYSICAL="dl3_txrequestesc"/>
            <PORTMAP LOGICAL="DL3_TXREQUESTHS" PHYSICAL="dl3_txrequesths"/>
            <PORTMAP LOGICAL="DL3_TXULPSESC" PHYSICAL="dl3_txulpsesc"/>
            <PORTMAP LOGICAL="DL3_TXULPSEXIT" PHYSICAL="dl3_txulpsexit"/>
            <PORTMAP LOGICAL="DL3_ULPSACTIVENOT" PHYSICAL="dl3_ulpsactivenot"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
