<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>
defines: 
time_elapsed: 1.316s
ram usage: 39136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptjn4_dym/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>: No timescale set for &#34;memMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:12</a>: No timescale set for &#34;cpuMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:22</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:34</a>: No timescale set for &#34;simple_bus&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:12</a>: Compile module &#34;work@cpuMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>: Compile module &#34;work@memMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:34</a>: Compile interface &#34;work@simple_bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:22</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:40</a>: Colliding compilation unit name: &#34;memMod&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-47" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:47</a>: Colliding compilation unit name: &#34;cpuMod&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:12</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:49</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:22</a>: previous usage.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:14</a>: Port &#34;gnt&#34; definition missing its direction (input, output, inout),
there are 4 more instances of this message.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:2</a>: Port &#34;clk&#34; definition missing its direction (input, output, inout),
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:22</a>: Top level module &#34;work@top&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-47" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:47</a>: Multiply defined module &#34;work@cpuMod&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:12</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:40</a>: Multiply defined module &#34;work@memMod&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:49</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:22</a>: previous definition.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:8</a>: Undefined type &#34;%s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 9
[   NOTE] : 5
+ cat /tmpfs/tmp/tmptjn4_dym/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_memMod
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmptjn4_dym/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmptjn4_dym/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallInterfaces:
 \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:34, parent:work@top
   |vpiDefName:work@simple_bus
   |vpiFullName:work@simple_bus
   |vpiNet:
   \_logic_net: (req), line:35
     |vpiName:req
     |vpiFullName:work@simple_bus.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gnt), line:35
     |vpiName:gnt
     |vpiFullName:work@simple_bus.gnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr), line:36
     |vpiName:addr
     |vpiFullName:work@simple_bus.addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data), line:36
     |vpiName:data
     |vpiFullName:work@simple_bus.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mode), line:37
     |vpiName:mode
     |vpiFullName:work@simple_bus.mode
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (start), line:38
     |vpiName:start
     |vpiFullName:work@simple_bus.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (rdy), line:38
     |vpiName:rdy
     |vpiFullName:work@simple_bus.rdy
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@cpuMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:12, parent:work@top
   |vpiDefName:work@cpuMod
   |vpiFullName:work@cpuMod
   |vpiPort:
   \_port: (clk), line:13
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:13
         |vpiName:clk
         |vpiFullName:work@cpuMod.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (gnt), line:14
     |vpiName:gnt
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt), line:14
         |vpiName:gnt
         |vpiFullName:work@cpuMod.gnt
         |vpiNetType:36
   |vpiPort:
   \_port: (rdy), line:15
     |vpiName:rdy
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rdy), line:15
         |vpiName:rdy
         |vpiFullName:work@cpuMod.rdy
         |vpiNetType:36
   |vpiPort:
   \_port: (data), line:16
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:16
         |vpiName:data
         |vpiFullName:work@cpuMod.data
         |vpiNetType:1
   |vpiPort:
   \_port: (req), line:17
     |vpiName:req
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req), line:17
         |vpiName:req
         |vpiFullName:work@cpuMod.req
         |vpiNetType:36
   |vpiPort:
   \_port: (start), line:18
     |vpiName:start
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start), line:18
         |vpiName:start
         |vpiFullName:work@cpuMod.start
         |vpiNetType:36
   |vpiPort:
   \_port: (addr), line:19
     |vpiName:addr
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:19
         |vpiName:addr
         |vpiFullName:work@cpuMod.addr
         |vpiNetType:36
   |vpiPort:
   \_port: (mode), line:20
     |vpiName:mode
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mode), line:20
         |vpiName:mode
         |vpiFullName:work@cpuMod.mode
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:13
   |vpiNet:
   \_logic_net: (data), line:16
   |vpiNet:
   \_logic_net: (req), line:17
   |vpiNet:
   \_logic_net: (gnt), line:14
   |vpiNet:
   \_logic_net: (rdy), line:15
   |vpiNet:
   \_logic_net: (start), line:18
   |vpiNet:
   \_logic_net: (addr), line:19
   |vpiNet:
   \_logic_net: (mode), line:20
 |uhdmallModules:
 \_module: work@memMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:1, parent:work@top
   |vpiDefName:work@memMod
   |vpiFullName:work@memMod
   |vpiPort:
   \_port: (req), line:1
     |vpiName:req
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (req), line:1
         |vpiName:req
         |vpiFullName:work@memMod.req
         |vpiNetType:36
   |vpiPort:
   \_port: (clk), line:2
     |vpiName:clk
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:2
         |vpiName:clk
         |vpiFullName:work@memMod.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (start), line:3
     |vpiName:start
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start), line:3
         |vpiName:start
         |vpiFullName:work@memMod.start
         |vpiNetType:36
   |vpiPort:
   \_port: (mode), line:4
     |vpiName:mode
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mode), line:4
         |vpiName:mode
         |vpiFullName:work@memMod.mode
         |vpiNetType:36
   |vpiPort:
   \_port: (addr), line:5
     |vpiName:addr
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:5
         |vpiName:addr
         |vpiFullName:work@memMod.addr
         |vpiNetType:36
   |vpiPort:
   \_port: (data), line:6
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:6
         |vpiName:data
         |vpiFullName:work@memMod.data
         |vpiNetType:1
   |vpiPort:
   \_port: (gnt), line:7
     |vpiName:gnt
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gnt), line:7
         |vpiName:gnt
         |vpiFullName:work@memMod.gnt
   |vpiPort:
   \_port: (rdy), line:8
     |vpiName:rdy
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rdy), line:8
         |vpiName:rdy
         |vpiFullName:work@memMod.rdy
   |vpiNet:
   \_logic_net: (req), line:1
   |vpiNet:
   \_logic_net: (data), line:6
   |vpiNet:
   \_logic_net: (gnt), line:7
   |vpiNet:
   \_logic_net: (avail), line:9
     |vpiName:avail
     |vpiFullName:work@memMod.avail
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:2
   |vpiNet:
   \_logic_net: (start), line:3
   |vpiNet:
   \_logic_net: (mode), line:4
   |vpiNet:
   \_logic_net: (addr), line:5
   |vpiNet:
   \_logic_net: (rdy), line:8
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:22, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (req), line:23
     |vpiName:req
     |vpiFullName:work@top.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gnt), line:23
     |vpiName:gnt
     |vpiFullName:work@top.gnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (start), line:23
     |vpiName:start
     |vpiFullName:work@top.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (rdy), line:23
     |vpiName:rdy
     |vpiFullName:work@top.rdy
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:24
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mode), line:25
     |vpiName:mode
     |vpiFullName:work@top.mode
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr), line:26
     |vpiName:addr
     |vpiFullName:work@top.addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data), line:27
     |vpiName:data
     |vpiFullName:work@top.data
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:22
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@memMod (mem), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:28, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem
     |vpiFullName:work@top.mem
     |vpiPort:
     \_port: (req), line:1, parent:mem
       |vpiName:req
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (req)
         |vpiName:req
         |vpiActual:
         \_logic_net: (req), line:23, parent:work@top
           |vpiName:req
           |vpiFullName:work@top.req
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (req), line:1, parent:mem
           |vpiName:req
           |vpiFullName:work@top.mem.req
           |vpiNetType:36
     |vpiPort:
     \_port: (clk), line:2, parent:mem
       |vpiName:clk
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:24, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:2, parent:mem
           |vpiName:clk
           |vpiFullName:work@top.mem.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (start), line:3, parent:mem
       |vpiName:start
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (start)
         |vpiName:start
         |vpiActual:
         \_logic_net: (start), line:23, parent:work@top
           |vpiName:start
           |vpiFullName:work@top.start
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (start), line:3, parent:mem
           |vpiName:start
           |vpiFullName:work@top.mem.start
           |vpiNetType:36
     |vpiPort:
     \_port: (mode), line:4, parent:mem
       |vpiName:mode
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (mode)
         |vpiName:mode
         |vpiActual:
         \_logic_net: (mode), line:25, parent:work@top
           |vpiName:mode
           |vpiFullName:work@top.mode
           |vpiNetType:36
           |vpiRange:
           \_range: , line:25
             |vpiLeftRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (mode), line:4, parent:mem
           |vpiName:mode
           |vpiFullName:work@top.mem.mode
           |vpiNetType:36
     |vpiPort:
     \_port: (addr), line:5, parent:mem
       |vpiName:addr
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (addr)
         |vpiName:addr
         |vpiActual:
         \_logic_net: (addr), line:26, parent:work@top
           |vpiName:addr
           |vpiFullName:work@top.addr
           |vpiNetType:36
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (addr), line:5, parent:mem
           |vpiName:addr
           |vpiFullName:work@top.mem.addr
           |vpiNetType:36
     |vpiPort:
     \_port: (data), line:6, parent:mem
       |vpiName:data
       |vpiDirection:3
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:27, parent:work@top
           |vpiName:data
           |vpiFullName:work@top.data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:27
             |vpiLeftRange:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (data), line:6, parent:mem
           |vpiName:data
           |vpiFullName:work@top.mem.data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (gnt), line:7, parent:mem
       |vpiName:gnt
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (gnt)
         |vpiName:gnt
         |vpiActual:
         \_logic_net: (gnt), line:23, parent:work@top
           |vpiName:gnt
           |vpiFullName:work@top.gnt
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (gnt), line:7, parent:mem
           |vpiName:gnt
           |vpiFullName:work@top.mem.gnt
     |vpiPort:
     \_port: (rdy), line:8, parent:mem
       |vpiName:rdy
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (rdy)
         |vpiName:rdy
         |vpiActual:
         \_logic_net: (rdy), line:23, parent:work@top
           |vpiName:rdy
           |vpiFullName:work@top.rdy
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rdy), line:8, parent:mem
           |vpiName:rdy
           |vpiFullName:work@top.mem.rdy
     |vpiNet:
     \_logic_net: (req), line:1, parent:mem
     |vpiNet:
     \_logic_net: (data), line:6, parent:mem
     |vpiNet:
     \_logic_net: (gnt), line:7, parent:mem
     |vpiNet:
     \_logic_net: (avail), line:9, parent:mem
       |vpiName:avail
       |vpiFullName:work@top.mem.avail
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:2, parent:mem
     |vpiNet:
     \_logic_net: (start), line:3, parent:mem
     |vpiNet:
     \_logic_net: (mode), line:4, parent:mem
     |vpiNet:
     \_logic_net: (addr), line:5, parent:mem
     |vpiNet:
     \_logic_net: (rdy), line:8, parent:mem
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:22
   |vpiModule:
   \_module: work@cpuMod (cpu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:29, parent:work@top
     |vpiDefName:work@cpuMod
     |vpiName:cpu
     |vpiFullName:work@top.cpu
     |vpiPort:
     \_port: (clk), line:13, parent:cpu
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:24, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:13, parent:cpu
           |vpiName:clk
           |vpiFullName:work@top.cpu.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (gnt), line:14, parent:cpu
       |vpiName:gnt
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (gnt)
         |vpiName:gnt
         |vpiActual:
         \_logic_net: (gnt), line:23, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (gnt), line:14, parent:cpu
           |vpiName:gnt
           |vpiFullName:work@top.cpu.gnt
           |vpiNetType:36
     |vpiPort:
     \_port: (rdy), line:15, parent:cpu
       |vpiName:rdy
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (rdy)
         |vpiName:rdy
         |vpiActual:
         \_logic_net: (rdy), line:23, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rdy), line:15, parent:cpu
           |vpiName:rdy
           |vpiFullName:work@top.cpu.rdy
           |vpiNetType:36
     |vpiPort:
     \_port: (data), line:16, parent:cpu
       |vpiName:data
       |vpiDirection:3
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:27, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (data), line:16, parent:cpu
           |vpiName:data
           |vpiFullName:work@top.cpu.data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (req), line:17, parent:cpu
       |vpiName:req
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (req)
         |vpiName:req
         |vpiActual:
         \_logic_net: (req), line:23, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (req), line:17, parent:cpu
           |vpiName:req
           |vpiFullName:work@top.cpu.req
           |vpiNetType:36
     |vpiPort:
     \_port: (start), line:18, parent:cpu
       |vpiName:start
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (start)
         |vpiName:start
         |vpiActual:
         \_logic_net: (start), line:23, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (start), line:18, parent:cpu
           |vpiName:start
           |vpiFullName:work@top.cpu.start
           |vpiNetType:36
     |vpiPort:
     \_port: (addr), line:19, parent:cpu
       |vpiName:addr
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (addr)
         |vpiName:addr
         |vpiActual:
         \_logic_net: (addr), line:26, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (addr), line:19, parent:cpu
           |vpiName:addr
           |vpiFullName:work@top.cpu.addr
           |vpiNetType:36
     |vpiPort:
     \_port: (mode), line:20, parent:cpu
       |vpiName:mode
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (mode)
         |vpiName:mode
         |vpiActual:
         \_logic_net: (mode), line:25, parent:work@top
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (mode), line:20, parent:cpu
           |vpiName:mode
           |vpiFullName:work@top.cpu.mode
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:13, parent:cpu
     |vpiNet:
     \_logic_net: (data), line:16, parent:cpu
     |vpiNet:
     \_logic_net: (req), line:17, parent:cpu
     |vpiNet:
     \_logic_net: (gnt), line:14, parent:cpu
     |vpiNet:
     \_logic_net: (rdy), line:15, parent:cpu
     |vpiNet:
     \_logic_net: (start), line:18, parent:cpu
     |vpiNet:
     \_logic_net: (addr), line:19, parent:cpu
     |vpiNet:
     \_logic_net: (mode), line:20, parent:cpu
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>, line:22
   |vpiNet:
   \_logic_net: (req), line:23, parent:work@top
   |vpiNet:
   \_logic_net: (gnt), line:23, parent:work@top
   |vpiNet:
   \_logic_net: (start), line:23, parent:work@top
   |vpiNet:
   \_logic_net: (rdy), line:23, parent:work@top
   |vpiNet:
   \_logic_net: (clk), line:24, parent:work@top
   |vpiNet:
   \_logic_net: (mode), line:25, parent:work@top
   |vpiNet:
   \_logic_net: (addr), line:26, parent:work@top
   |vpiNet:
   \_logic_net: (data), line:27, parent:work@top
Object: \work_top of type 3000
Object: \work_simple_bus of type 601
Object: \req of type 36
Object: \gnt of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \mode of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \work_top of type 32
Object: \mem of type 32
Object: \req of type 44
Object: \clk of type 44
Object: \start of type 44
Object: \mode of type 44
Object: \addr of type 44
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \gnt of type 44
Object: \rdy of type 44
Object: \req of type 36
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \gnt of type 36
Object: \avail of type 36
Object: \clk of type 36
Object: \start of type 36
Object: \mode of type 36
Object: \addr of type 36
Object: \rdy of type 36
Object: \cpu of type 32
Object: \clk of type 44
Object: \gnt of type 44
Object: \rdy of type 44
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \req of type 44
Object: \start of type 44
Object: \addr of type 44
Object: \mode of type 44
Object: \clk of type 36
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \req of type 36
Object: \gnt of type 36
Object: \rdy of type 36
Object: \start of type 36
Object: \addr of type 36
Object: \mode of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \clk of type 36
Object: \mode of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_cpuMod of type 32
Object: \clk of type 36
Object: \data of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \rdy of type 36
Object: \start of type 36
Object: \addr of type 36
Object: \mode of type 36
Object: \work_memMod of type 32
Object: \req of type 36
Object: \data of type 36
Object: \gnt of type 36
Object: \avail of type 36
Object: \clk of type 36
Object: \start of type 36
Object: \mode of type 36
Object: \addr of type 36
Object: \rdy of type 36
Object: \work_top of type 32
Object: \req of type 36
Object: \gnt of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \clk of type 36
Object: \mode of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_cpuMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1acfa50] str=&#39;\work_cpuMod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:13</a>.0-13.0&gt; [0x1acfb70] str=&#39;\clk&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:14</a>.0-14.0&gt; [0x1acfef0] str=&#39;\gnt&#39; port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:15</a>.0-15.0&gt; [0x1ad0010] str=&#39;\rdy&#39; port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad0130] str=&#39;\data&#39; input output port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad0290]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad05f0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad07b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:17</a>.0-17.0&gt; [0x1ad0450] str=&#39;\req&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:18</a>.0-18.0&gt; [0x1ad09d0] str=&#39;\start&#39; port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:19</a>.0-19.0&gt; [0x1ad0b50] str=&#39;\addr&#39; port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:20</a>.0-20.0&gt; [0x1ad0d10] str=&#39;\mode&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1acfa50] str=&#39;\work_cpuMod&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:13</a>.0-13.0&gt; [0x1acfb70] str=&#39;\clk&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:14</a>.0-14.0&gt; [0x1acfef0] str=&#39;\gnt&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:15</a>.0-15.0&gt; [0x1ad0010] str=&#39;\rdy&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad0130] str=&#39;\data&#39; input output basic_prep port=12 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad0290] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad05f0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:16</a>.0-16.0&gt; [0x1ad07b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:17</a>.0-17.0&gt; [0x1ad0450] str=&#39;\req&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:18</a>.0-18.0&gt; [0x1ad09d0] str=&#39;\start&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:19</a>.0-19.0&gt; [0x1ad0b50] str=&#39;\addr&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:20</a>.0-20.0&gt; [0x1ad0d10] str=&#39;\mode&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_memMod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac7b00] str=&#39;\work_memMod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>.0-1.0&gt; [0x1ac7c20] str=&#39;\req&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:2</a>.0-2.0&gt; [0x1ac7f30] str=&#39;\clk&#39; port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:3</a>.0-3.0&gt; [0x1ac8110] str=&#39;\start&#39; port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:4</a>.0-4.0&gt; [0x1ac82d0] str=&#39;\mode&#39; port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:5</a>.0-5.0&gt; [0x1ac8470] str=&#39;\addr&#39; port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8680] str=&#39;\data&#39; input output port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8820]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8be0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8dd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:7</a>.0-7.0&gt; [0x1ac8a10] str=&#39;\gnt&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:8</a>.0-8.0&gt; [0x1ac8ff0] str=&#39;\rdy&#39; port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:9</a>.0-9.0&gt; [0x1acada0] str=&#39;\avail&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac7b00] str=&#39;\work_memMod&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>.0-1.0&gt; [0x1ac7c20] str=&#39;\req&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:2</a>.0-2.0&gt; [0x1ac7f30] str=&#39;\clk&#39; basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:3</a>.0-3.0&gt; [0x1ac8110] str=&#39;\start&#39; basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:4</a>.0-4.0&gt; [0x1ac82d0] str=&#39;\mode&#39; basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:5</a>.0-5.0&gt; [0x1ac8470] str=&#39;\addr&#39; basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8680] str=&#39;\data&#39; input output basic_prep port=6 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8820] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8be0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&gt; [0x1ac8dd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:7</a>.0-7.0&gt; [0x1ac8a10] str=&#39;\gnt&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:8</a>.0-8.0&gt; [0x1ac8ff0] str=&#39;\rdy&#39; basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:9</a>.0-9.0&gt; [0x1acada0] str=&#39;\avail&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_simple_bus&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac6770] str=&#39;\work_simple_bus&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:35</a>.0-35.0&gt; [0x1ac6a40] str=&#39;\req&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:35</a>.0-35.0&gt; [0x1ac6d30] str=&#39;\gnt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:36</a>.0-36.0&gt; [0x1ac6f70] str=&#39;\addr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:36</a>.0-36.0&gt; [0x1ac70f0] str=&#39;\data&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:37</a>.0-37.0&gt; [0x1ac7270] str=&#39;\mode&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:38</a>.0-38.0&gt; [0x1ac73f0] str=&#39;\start&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:38</a>.0-38.0&gt; [0x1ac7570] str=&#39;\rdy&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac6770] str=&#39;\work_simple_bus&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:35</a>.0-35.0&gt; [0x1ac6a40] str=&#39;\req&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:35</a>.0-35.0&gt; [0x1ac6d30] str=&#39;\gnt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:36</a>.0-36.0&gt; [0x1ac6f70] str=&#39;\addr&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:36</a>.0-36.0&gt; [0x1ac70f0] str=&#39;\data&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:37</a>.0-37.0&gt; [0x1ac7270] str=&#39;\mode&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:38</a>.0-38.0&gt; [0x1ac73f0] str=&#39;\start&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:38</a>.0-38.0&gt; [0x1ac7570] str=&#39;\rdy&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac7860] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac7980] str=&#39;\mem&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac91c0] str=&#39;\work_memMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac92e0] str=&#39;\req&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9400] str=&#39;\req&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9620] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9740] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9940] str=&#39;\start&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9a60] str=&#39;\start&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9c80] str=&#39;\mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9da0] str=&#39;\mode&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca010] str=&#39;\addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca130] str=&#39;\addr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca350] str=&#39;\data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca470] str=&#39;\data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca690] str=&#39;\gnt&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca7b0] str=&#39;\gnt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca9d0] str=&#39;\rdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1acaaf0] str=&#39;\rdy&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1acf930] str=&#39;\cpu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ad0ed0] str=&#39;\work_cpuMod&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1010] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1130] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1350] str=&#39;\gnt&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1470] str=&#39;\gnt&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1670] str=&#39;\rdy&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1790] str=&#39;\rdy&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad19b0] str=&#39;\data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1ad0] str=&#39;\data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1d40] str=&#39;\req&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1e60] str=&#39;\req&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2080] str=&#39;\start&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad21a0] str=&#39;\start&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad23c0] str=&#39;\addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad24e0] str=&#39;\addr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2700] str=&#39;\mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2820] str=&#39;\mode&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2fb0] str=&#39;\req&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad3170] str=&#39;\gnt&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2cb0] str=&#39;\start&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2e10] str=&#39;\rdy&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:24</a>.0-24.0&gt; [0x1ad3330] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3450] str=&#39;\mode&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3570]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3810] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3990] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3690] str=&#39;\addr&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3b10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3e10] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3fb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4170] str=&#39;\data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4290]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4530] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad46f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac7860] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac7980] str=&#39;\mem&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ac91c0] str=&#39;\work_memMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac92e0] str=&#39;\req&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9400 -&gt; 0x1ad2fb0] str=&#39;\req&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9620] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9740 -&gt; 0x1ad3330] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9940] str=&#39;\start&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9a60 -&gt; 0x1ad2cb0] str=&#39;\start&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9c80] str=&#39;\mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1ac9da0 -&gt; 0x1ad3450] str=&#39;\mode&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca010] str=&#39;\addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca130 -&gt; 0x1ad3690] str=&#39;\addr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca350] str=&#39;\data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca470 -&gt; 0x1ad4170] str=&#39;\data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca690] str=&#39;\gnt&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca7b0 -&gt; 0x1ad3170] str=&#39;\gnt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1aca9d0] str=&#39;\rdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:28</a>.0-28.0&gt; [0x1acaaf0 -&gt; 0x1ad2e10] str=&#39;\rdy&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1acf930] str=&#39;\cpu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ad0ed0] str=&#39;\work_cpuMod&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1010] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1130 -&gt; 0x1ad3330] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1350] str=&#39;\gnt&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1470 -&gt; 0x1ad3170] str=&#39;\gnt&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1670] str=&#39;\rdy&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1790 -&gt; 0x1ad2e10] str=&#39;\rdy&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad19b0] str=&#39;\data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1ad0 -&gt; 0x1ad4170] str=&#39;\data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1d40] str=&#39;\req&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad1e60 -&gt; 0x1ad2fb0] str=&#39;\req&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2080] str=&#39;\start&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad21a0 -&gt; 0x1ad2cb0] str=&#39;\start&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad23c0] str=&#39;\addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad24e0 -&gt; 0x1ad3690] str=&#39;\addr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2700] str=&#39;\mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:29</a>.0-29.0&gt; [0x1ad2820 -&gt; 0x1ad3450] str=&#39;\mode&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2fb0] str=&#39;\req&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad3170] str=&#39;\gnt&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2cb0] str=&#39;\start&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:23</a>.0-23.0&gt; [0x1ad2e10] str=&#39;\rdy&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:24</a>.0-24.0&gt; [0x1ad3330] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3450] str=&#39;\mode&#39; basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3570] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3810] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:25</a>.0-25.0&gt; [0x1ad3990] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3690] str=&#39;\addr&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3b10] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3e10] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:26</a>.0-26.0&gt; [0x1ad3fb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4170] str=&#39;\data&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4290] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad4530] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:27</a>.0-27.0&gt; [0x1ad46f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_memMod

2.2. Analyzing design hierarchy..
Top module:  \work_memMod
Removing unused module `\work_top&#39;.
Removing unused module `\work_simple_bus&#39;.
Removing unused module `\work_cpuMod&#39;.
Removed 3 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_memMod..
Warning: Wire work_memMod.\gnt is used but has no driver.
found and reported 1 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_memMod ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_memMod..
Warning: Wire work_memMod.\gnt is used but has no driver.
found and reported 1 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_memMod&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;req&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;data&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        &#34;gnt&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;addr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;avail&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:9</a>.0-9.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;gnt&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:7</a>.0-7.0&#34;
          }
        },
        &#34;mode&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:4</a>.0-4.0&#34;
          }
        },
        &#34;rdy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:8</a>.0-8.0&#34;
          }
        },
        &#34;req&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;start&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_memMod&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_memMod(req, data, gnt);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:5</a>.0-5.0&#34; *)
  wire addr;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:9</a>.0-9.0&#34; *)
  wire avail;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:2</a>.0-2.0&#34; *)
  wire clk;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:6</a>.0-6.0&#34; *)
  inout [7:0] data;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:7</a>.0-7.0&#34; *)
  output gnt;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:4</a>.0-4.0&#34; *)
  wire mode;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:8</a>.0-8.0&#34; *)
  wire rdy;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:1</a>.0-1.0&#34; *)
  input req;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv:3</a>.0-3.0&#34; *)
  wire start;
endmodule

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 3d6b30f643, CPU: user 0.02s system 0.00s, MEM: 13.36 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 74% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>