{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667731311005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667731311005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 18:41:50 2022 " "Processing started: Sun Nov 06 18:41:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667731311005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667731311005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map S_Reset_D -c S_Reset_D --generate_functional_sim_netlist " "Command: quartus_map S_Reset_D -c S_Reset_D --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667731311005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667731311122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/s_reset_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/s_reset_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 S_Reset_D " "Found entity 1: S_Reset_D" {  } { { "../rtl/S_Reset_D.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/S_Reset_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667731311153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667731311153 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed S_Reset_D.v(5) " "Verilog HDL Port Declaration warning at S_Reset_D.v(5): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/S_Reset_D.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/S_Reset_D.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1667731311153 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q S_Reset_D.v(4) " "HDL info at S_Reset_D.v(4): see declaration for object \"q\"" {  } { { "../rtl/S_Reset_D.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/S_Reset_D.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667731311153 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "nq packed S_Reset_D.v(6) " "Verilog HDL Port Declaration warning at S_Reset_D.v(6): data type declaration for \"nq\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/S_Reset_D.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/S_Reset_D.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1667731311153 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nq S_Reset_D.v(4) " "HDL info at S_Reset_D.v(4): see declaration for object \"nq\"" {  } { { "../rtl/S_Reset_D.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_4/task_1_2/rtl/S_Reset_D.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667731311153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S_Reset_D " "Elaborating entity \"S_Reset_D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667731311166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667731311208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 18:41:51 2022 " "Processing ended: Sun Nov 06 18:41:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667731311208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667731311208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667731311208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667731311208 ""}
