{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523934903007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934903007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:15:02 2018 " "Processing started: Mon Apr 16 21:15:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934903007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934903007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934903007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523934903682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523934903682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 6 3 " "Found 6 design units, including 3 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2PART3-BEHAVIOURAL " "Found design unit 1: LAB2PART3-BEHAVIOURAL" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 main1-BEHAVIOURAL " "Found design unit 2: main1-BEHAVIOURAL" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 main-behavioural " "Found design unit 3: main-behavioural" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2PART3 " "Found entity 1: LAB2PART3" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""} { "Info" "ISGN_ENTITY_NAME" "2 main1 " "Found entity 2: main1" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main " "Found entity 3: Main" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934914906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934914906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523934914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB2PART3 LAB2PART3:u0 " "Elaborating entity \"LAB2PART3\" for hierarchy \"LAB2PART3:u0\"" {  } { { "main.vhd" "u0" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934914969 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count9 main.vhd(52) " "VHDL Process Statement warning at main.vhd(52): signal \"count9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914969 "|main|LAB2PART3:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PREENABLE9 main.vhd(54) " "VHDL Process Statement warning at main.vhd(54): signal \"PREENABLE9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914969 "|main|LAB2PART3:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw main.vhd(55) " "VHDL Process Statement warning at main.vhd(55): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914969 "|main|LAB2PART3:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main1 main1:u3 " "Elaborating entity \"main1\" for hierarchy \"main1:u3\"" {  } { { "main.vhd" "u3" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934914991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT5 main.vhd(162) " "VHDL Process Statement warning at main.vhd(162): signal \"COUNT5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914991 "|main|main1:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PREENABLE5 main.vhd(165) " "VHDL Process Statement warning at main.vhd(165): signal \"PREENABLE5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914991 "|main|main1:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw main.vhd(166) " "VHDL Process Statement warning at main.vhd(166): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934914991 "|main|main1:u3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[6\] LAB2PART3:u0\|RCOUNT\[6\]~_emulated LAB2PART3:u0\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u0\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[5\] LAB2PART3:u0\|RCOUNT\[5\]~_emulated LAB2PART3:u0\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u0\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[4\] LAB2PART3:u0\|RCOUNT\[4\]~_emulated LAB2PART3:u0\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u0\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[3\] LAB2PART3:u0\|RCOUNT\[3\]~_emulated LAB2PART3:u0\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u0\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[2\] LAB2PART3:u0\|RCOUNT\[2\]~_emulated LAB2PART3:u0\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u0\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[1\] LAB2PART3:u0\|RCOUNT\[1\]~_emulated LAB2PART3:u0\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u0\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[0\] LAB2PART3:u0\|RCOUNT\[0\]~_emulated LAB2PART3:u0\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u0\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u0|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[6\] LAB2PART3:u1\|RCOUNT\[6\]~_emulated LAB2PART3:u1\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u1\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[5\] LAB2PART3:u1\|RCOUNT\[5\]~_emulated LAB2PART3:u1\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u1\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[4\] LAB2PART3:u1\|RCOUNT\[4\]~_emulated LAB2PART3:u1\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u1\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[3\] LAB2PART3:u1\|RCOUNT\[3\]~_emulated LAB2PART3:u1\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u1\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[2\] LAB2PART3:u1\|RCOUNT\[2\]~_emulated LAB2PART3:u1\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u1\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[1\] LAB2PART3:u1\|RCOUNT\[1\]~_emulated LAB2PART3:u1\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u1\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[0\] LAB2PART3:u1\|RCOUNT\[0\]~_emulated LAB2PART3:u1\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u1\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u1|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[6\] LAB2PART3:u2\|RCOUNT\[6\]~_emulated LAB2PART3:u2\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u2\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[5\] LAB2PART3:u2\|RCOUNT\[5\]~_emulated LAB2PART3:u2\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u2\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[4\] LAB2PART3:u2\|RCOUNT\[4\]~_emulated LAB2PART3:u2\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u2\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[3\] LAB2PART3:u2\|RCOUNT\[3\]~_emulated LAB2PART3:u2\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u2\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[2\] LAB2PART3:u2\|RCOUNT\[2\]~_emulated LAB2PART3:u2\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u2\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[1\] LAB2PART3:u2\|RCOUNT\[1\]~_emulated LAB2PART3:u2\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u2\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[0\] LAB2PART3:u2\|RCOUNT\[0\]~_emulated LAB2PART3:u2\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u2\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u2|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[6\] main1:u3\|RCOUNT\[6\]~_emulated main1:u3\|RCOUNT\[6\]~2 " "Register \"main1:u3\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[6\]~_emulated\" and latch \"main1:u3\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[5\] main1:u3\|RCOUNT\[5\]~_emulated main1:u3\|RCOUNT\[5\]~6 " "Register \"main1:u3\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[5\]~_emulated\" and latch \"main1:u3\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[4\] main1:u3\|RCOUNT\[4\]~_emulated main1:u3\|RCOUNT\[4\]~10 " "Register \"main1:u3\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[4\]~_emulated\" and latch \"main1:u3\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[3\] main1:u3\|RCOUNT\[3\]~_emulated main1:u3\|RCOUNT\[3\]~14 " "Register \"main1:u3\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[3\]~_emulated\" and latch \"main1:u3\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[2\] main1:u3\|RCOUNT\[2\]~_emulated main1:u3\|RCOUNT\[2\]~18 " "Register \"main1:u3\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[2\]~_emulated\" and latch \"main1:u3\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[1\] main1:u3\|RCOUNT\[1\]~_emulated main1:u3\|RCOUNT\[1\]~22 " "Register \"main1:u3\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[1\]~_emulated\" and latch \"main1:u3\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[0\] main1:u3\|RCOUNT\[0\]~_emulated main1:u3\|RCOUNT\[0\]~26 " "Register \"main1:u3\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[0\]~_emulated\" and latch \"main1:u3\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u3|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[6\] LAB2PART3:u4\|RCOUNT\[6\]~_emulated LAB2PART3:u4\|RCOUNT\[6\]~3 " "Register \"LAB2PART3:u4\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[6\]~3\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[5\] LAB2PART3:u4\|RCOUNT\[5\]~_emulated LAB2PART3:u4\|RCOUNT\[5\]~7 " "Register \"LAB2PART3:u4\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[5\]~7\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[4\] LAB2PART3:u4\|RCOUNT\[4\]~_emulated LAB2PART3:u4\|RCOUNT\[4\]~11 " "Register \"LAB2PART3:u4\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[4\]~11\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[3\] LAB2PART3:u4\|RCOUNT\[3\]~_emulated LAB2PART3:u4\|RCOUNT\[3\]~15 " "Register \"LAB2PART3:u4\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[3\]~15\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[2\] LAB2PART3:u4\|RCOUNT\[2\]~_emulated LAB2PART3:u4\|RCOUNT\[2\]~19 " "Register \"LAB2PART3:u4\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[2\]~19\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[1\] LAB2PART3:u4\|RCOUNT\[1\]~_emulated LAB2PART3:u4\|RCOUNT\[1\]~23 " "Register \"LAB2PART3:u4\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[1\]~23\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[0\] LAB2PART3:u4\|RCOUNT\[0\]~_emulated LAB2PART3:u4\|RCOUNT\[0\]~27 " "Register \"LAB2PART3:u4\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[0\]~27\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|LAB2PART3:u4|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[6\] main1:u5\|RCOUNT\[6\]~_emulated main1:u5\|RCOUNT\[6\]~3 " "Register \"main1:u5\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[6\]~_emulated\" and latch \"main1:u5\|RCOUNT\[6\]~3\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[5\] main1:u5\|RCOUNT\[5\]~_emulated main1:u5\|RCOUNT\[5\]~7 " "Register \"main1:u5\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[5\]~_emulated\" and latch \"main1:u5\|RCOUNT\[5\]~7\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[4\] main1:u5\|RCOUNT\[4\]~_emulated main1:u5\|RCOUNT\[4\]~11 " "Register \"main1:u5\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[4\]~_emulated\" and latch \"main1:u5\|RCOUNT\[4\]~11\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[3\] main1:u5\|RCOUNT\[3\]~_emulated main1:u5\|RCOUNT\[3\]~15 " "Register \"main1:u5\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[3\]~_emulated\" and latch \"main1:u5\|RCOUNT\[3\]~15\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[2\] main1:u5\|RCOUNT\[2\]~_emulated main1:u5\|RCOUNT\[2\]~19 " "Register \"main1:u5\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[2\]~_emulated\" and latch \"main1:u5\|RCOUNT\[2\]~19\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[1\] main1:u5\|RCOUNT\[1\]~_emulated main1:u5\|RCOUNT\[1\]~23 " "Register \"main1:u5\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[1\]~_emulated\" and latch \"main1:u5\|RCOUNT\[1\]~23\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[0\] main1:u5\|RCOUNT\[0\]~_emulated main1:u5\|RCOUNT\[0\]~27 " "Register \"main1:u5\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[0\]~_emulated\" and latch \"main1:u5\|RCOUNT\[0\]~27\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934915554 "|Main|main1:u5|RCOUNT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1523934915554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523934915808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523934916293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934916293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "529 " "Implemented 529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523934916355 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523934916355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523934916355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523934916355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934916371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:15:16 2018 " "Processing ended: Mon Apr 16 21:15:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934916371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934916371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934916371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934916371 ""}
