-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Fri Jul  5 14:34:17 2024
-- Host        : e16fpga01 running 64-bit Ubuntu 22.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0_sim_netlist.vhdl
-- Design      : top_block_fakernet_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcau15p-sbvb484-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efb_xilinx_dna_port is
  port (
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \shift_reg_reg[36]_0\ : out STD_LOGIC;
    \shift_reg_reg[37]_0\ : out STD_LOGIC;
    \shift_reg_reg[38]_0\ : out STD_LOGIC;
    \shift_reg_reg[39]_0\ : out STD_LOGIC;
    \shift_reg_reg[40]_0\ : out STD_LOGIC;
    \shift_reg_reg[41]__0_0\ : out STD_LOGIC;
    \shift_reg_reg[21]_0\ : out STD_LOGIC;
    \shift_reg_reg[20]_0\ : out STD_LOGIC;
    eqOp29_out : out STD_LOGIC;
    eqOp33_out : out STD_LOGIC;
    eqOp31_out : out STD_LOGIC;
    \shift_reg_reg[41]__0_1\ : out STD_LOGIC;
    \shift_reg_reg[40]_1\ : out STD_LOGIC;
    \shift_reg_reg[39]_1\ : out STD_LOGIC;
    \shift_reg_reg[38]_1\ : out STD_LOGIC;
    \shift_reg_reg[37]_1\ : out STD_LOGIC;
    \shift_reg_reg[36]_1\ : out STD_LOGIC;
    \shift_reg_reg[3]_0\ : out STD_LOGIC;
    \shift_reg_reg[2]_0\ : out STD_LOGIC;
    \shift_reg_reg[1]_0\ : out STD_LOGIC;
    \shift_reg_reg[0]_0\ : out STD_LOGIC;
    clk25_in : in STD_LOGIC;
    \actual_wdata_reg[10]\ : in STD_LOGIC;
    \actual_wdata_reg[10]_0\ : in STD_LOGIC;
    \actual_wdata_reg[10]_1\ : in STD_LOGIC;
    \actual_wdata_reg[11]\ : in STD_LOGIC;
    \actual_wdata_reg[12]\ : in STD_LOGIC;
    \actual_wdata_reg[13]\ : in STD_LOGIC;
    \actual_wdata_reg[14]\ : in STD_LOGIC;
    \actual_wdata_reg[15]\ : in STD_LOGIC;
    \actual_wdata[8]_i_13\ : in STD_LOGIC;
    is_our_mac45_reg : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 15 downto 12 );
    is_our_mac01_reg : in STD_LOGIC;
    is_our_mac01_reg_0 : in STD_LOGIC;
    is_our_mac01_reg_1 : in STD_LOGIC;
    is_our_mac01_reg_2 : in STD_LOGIC;
    is_our_mac01_reg_3 : in STD_LOGIC;
    is_our_mac01_reg_4 : in STD_LOGIC;
    is_our_mac01_reg_5 : in STD_LOGIC;
    is_our_mac23_reg : in STD_LOGIC;
    is_our_mac23_reg_0 : in STD_LOGIC;
    is_our_mac23_reg_1 : in STD_LOGIC;
    is_our_mac23_reg_2 : in STD_LOGIC;
    is_our_mac23_reg_3 : in STD_LOGIC;
    is_our_mac45_reg_0 : in STD_LOGIC;
    is_our_mac45_reg_1 : in STD_LOGIC;
    is_our_mac45_reg_2 : in STD_LOGIC;
    \mux_value_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efb_xilinx_dna_port : entity is "efb_xilinx_dna_port";
end top_block_fakernet_top_0_0_efb_xilinx_dna_port;

architecture STRUCTURE of top_block_fakernet_top_0_0_efb_xilinx_dna_port is
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal READ : STD_LOGIC;
  signal SHIFT : STD_LOGIC;
  signal count0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_1_n_0\ : STD_LOGIC;
  signal \count[5]_i_1_n_0\ : STD_LOGIC;
  signal \count[5]_i_2_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal is_our_mac01_i_3_n_0 : STD_LOGIC;
  signal is_our_mac01_i_4_n_0 : STD_LOGIC;
  signal is_our_mac01_i_5_n_0 : STD_LOGIC;
  signal is_our_mac23_i_3_n_0 : STD_LOGIC;
  signal is_our_mac23_i_4_n_0 : STD_LOGIC;
  signal is_our_mac23_i_5_n_0 : STD_LOGIC;
  signal is_our_mac23_i_7_n_0 : STD_LOGIC;
  signal is_our_mac45_i_2_n_0 : STD_LOGIC;
  signal is_our_mac45_i_3_n_0 : STD_LOGIC;
  signal is_our_mac45_i_5_n_0 : STD_LOGIC;
  signal port_dout : STD_LOGIC;
  signal port_read : STD_LOGIC;
  signal port_shift : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 41 downto 6 );
  signal shift_reg_0 : STD_LOGIC;
  signal \shift_reg_reg[42]_srl15_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair13";
  attribute box_type : string;
  attribute box_type of dna_prim : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_reg_reg[42]_srl15\ : label is "\inst/t/dna_get/shift_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_reg_reg[42]_srl15\ : label is "\inst/t/dna_get/shift_reg_reg[42]_srl15 ";
begin
  Q(26 downto 0) <= \^q\(26 downto 0);
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => port_read,
      I1 => shift_reg_0,
      I2 => \FSM_onehot_state[2]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_reg(5),
      I1 => count_reg(4),
      I2 => count_reg(1),
      I3 => count_reg(0),
      I4 => count_reg(3),
      I5 => count_reg(2),
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk25_in,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => '0',
      Q => port_read,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => port_read,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => shift_reg_0,
      R => '0'
    );
\actual_wdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => \^q\(25),
      I1 => \actual_wdata_reg[10]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => shift_reg(22),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(6),
      O => \shift_reg_reg[36]_0\
    );
\actual_wdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => \^q\(26),
      I1 => \actual_wdata_reg[11]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => shift_reg(23),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(7),
      O => \shift_reg_reg[37]_0\
    );
\actual_wdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => shift_reg(38),
      I1 => \actual_wdata_reg[12]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => shift_reg(24),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(8),
      O => \shift_reg_reg[38]_0\
    );
\actual_wdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => shift_reg(39),
      I1 => \actual_wdata_reg[13]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => shift_reg(25),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(9),
      O => \shift_reg_reg[39]_0\
    );
\actual_wdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => shift_reg(40),
      I1 => \actual_wdata_reg[14]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => shift_reg(26),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(10),
      O => \shift_reg_reg[40]_0\
    );
\actual_wdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC0C0505FCFCF"
    )
        port map (
      I0 => shift_reg(41),
      I1 => \actual_wdata_reg[15]\,
      I2 => \actual_wdata_reg[10]_0\,
      I3 => \^q\(16),
      I4 => \actual_wdata_reg[10]_1\,
      I5 => shift_reg(11),
      O => \shift_reg_reg[41]__0_0\
    );
\actual_wdata[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^q\(14),
      I1 => \actual_wdata[8]_i_13\,
      I2 => \^q\(4),
      O => \shift_reg_reg[20]_0\
    );
\actual_wdata[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^q\(15),
      I1 => \actual_wdata_reg[10]_1\,
      I2 => \^q\(5),
      O => \shift_reg_reg[21]_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => count0(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(0),
      I2 => count_reg(1),
      I3 => count_reg(3),
      O => \count[3]_i_1_n_0\
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => count_reg(3),
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(2),
      I4 => count_reg(4),
      O => \count[4]_i_1_n_0\
    );
\count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shift_reg_0,
      I1 => \FSM_onehot_state[2]_i_2_n_0\,
      O => \count[5]_i_1_n_0\
    );
\count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(2),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => count_reg(3),
      I5 => count_reg(5),
      O => \count[5]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => count0(0),
      Q => count_reg(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => \count[1]_i_1_n_0\,
      Q => count_reg(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => \count[2]_i_1_n_0\,
      Q => count_reg(2),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => \count[3]_i_1_n_0\,
      Q => count_reg(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => \count[4]_i_1_n_0\,
      Q => count_reg(4),
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk25_in,
      CE => \count[5]_i_1_n_0\,
      D => \count[5]_i_2_n_0\,
      Q => count_reg(5),
      R => '0'
    );
dna_prim: unisim.vcomponents.DNA_PORTE2
    generic map(
      SIM_DNA_VALUE => X"000000000000000000000000"
    )
        port map (
      CLK => clk25_in,
      DIN => '0',
      DOUT => port_dout,
      READ => READ,
      SHIFT => SHIFT
    );
is_our_mac01_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => is_our_mac01_reg,
      I1 => is_our_mac01_i_3_n_0,
      I2 => is_our_mac01_i_4_n_0,
      I3 => L(15),
      I4 => shift_reg(41),
      I5 => is_our_mac01_i_5_n_0,
      O => eqOp33_out
    );
is_our_mac01_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(17),
      I1 => is_our_mac01_reg_0,
      I2 => is_our_mac01_reg_1,
      I3 => \^q\(19),
      I4 => is_our_mac01_reg_2,
      I5 => \^q\(18),
      O => is_our_mac01_i_3_n_0
    );
is_our_mac01_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(20),
      I1 => is_our_mac01_reg_3,
      I2 => is_our_mac01_reg_4,
      I3 => \^q\(22),
      I4 => is_our_mac01_reg_5,
      I5 => \^q\(21),
      O => is_our_mac01_i_4_n_0
    );
is_our_mac01_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => shift_reg(38),
      I1 => L(12),
      I2 => L(13),
      I3 => shift_reg(39),
      I4 => L(14),
      I5 => shift_reg(40),
      O => is_our_mac01_i_5_n_0
    );
is_our_mac23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_our_mac23_reg,
      I1 => is_our_mac23_i_3_n_0,
      I2 => is_our_mac23_i_4_n_0,
      I3 => is_our_mac23_i_5_n_0,
      I4 => is_our_mac23_reg_0,
      I5 => is_our_mac23_i_7_n_0,
      O => eqOp31_out
    );
is_our_mac23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(15),
      I1 => is_our_mac23_reg_1,
      I2 => is_our_mac23_reg_2,
      I3 => shift_reg(23),
      I4 => is_our_mac23_reg_3,
      I5 => shift_reg(22),
      O => is_our_mac23_i_3_n_0
    );
is_our_mac23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => is_our_mac01_reg_0,
      I2 => is_our_mac01_reg_1,
      I3 => \^q\(8),
      I4 => is_our_mac01_reg_2,
      I5 => \^q\(7),
      O => is_our_mac23_i_4_n_0
    );
is_our_mac23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(9),
      I1 => is_our_mac01_reg_3,
      I2 => is_our_mac01_reg_5,
      I3 => \^q\(10),
      I4 => is_our_mac01_reg_4,
      I5 => \^q\(11),
      O => is_our_mac23_i_5_n_0
    );
is_our_mac23_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => shift_reg(24),
      I1 => L(12),
      I2 => L(14),
      I3 => shift_reg(26),
      I4 => L(13),
      I5 => shift_reg(25),
      O => is_our_mac23_i_7_n_0
    );
is_our_mac45_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => is_our_mac45_i_2_n_0,
      I1 => is_our_mac45_i_3_n_0,
      I2 => is_our_mac45_reg,
      I3 => L(15),
      I4 => shift_reg(11),
      I5 => is_our_mac45_i_5_n_0,
      O => eqOp29_out
    );
is_our_mac45_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => is_our_mac45_reg_0,
      I2 => is_our_mac45_reg_1,
      I3 => \^q\(3),
      I4 => is_our_mac45_reg_2,
      I5 => \^q\(4),
      O => is_our_mac45_i_2_n_0
    );
is_our_mac45_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => is_our_mac23_reg_1,
      I2 => is_our_mac23_reg_3,
      I3 => shift_reg(6),
      I4 => is_our_mac23_reg_2,
      I5 => shift_reg(7),
      O => is_our_mac45_i_3_n_0
    );
is_our_mac45_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => shift_reg(8),
      I1 => L(12),
      I2 => L(14),
      I3 => shift_reg(10),
      I4 => L(13),
      I5 => shift_reg(9),
      O => is_our_mac45_i_5_n_0
    );
\mux_value_p2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^q\(25),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => shift_reg(22),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(6),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[36]_1\
    );
\mux_value_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => shift_reg(23),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(7),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[37]_1\
    );
\mux_value_p2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => shift_reg(38),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => shift_reg(24),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(8),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[38]_1\
    );
\mux_value_p2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => shift_reg(39),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => shift_reg(25),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(9),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[39]_1\
    );
\mux_value_p2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE2CCE2"
    )
        port map (
      I0 => shift_reg(40),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => shift_reg(26),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(10),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[40]_1\
    );
\mux_value_p2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE2CCE2"
    )
        port map (
      I0 => shift_reg(41),
      I1 => \mux_value_p2_reg[15]\(0),
      I2 => \^q\(16),
      I3 => \mux_value_p2_reg[15]\(1),
      I4 => shift_reg(11),
      I5 => \mux_value_p2_reg[15]\(2),
      O => \shift_reg_reg[41]__0_1\
    );
\mux_value_p2[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mux_value_p2_reg[15]\(1),
      I2 => \^q\(10),
      I3 => \mux_value_p2_reg[15]\(0),
      I4 => \^q\(21),
      O => \shift_reg_reg[0]_0\
    );
\mux_value_p2[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mux_value_p2_reg[15]\(1),
      I2 => \^q\(11),
      I3 => \mux_value_p2_reg[15]\(0),
      I4 => \^q\(22),
      O => \shift_reg_reg[1]_0\
    );
\mux_value_p2[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mux_value_p2_reg[15]\(1),
      I2 => \^q\(12),
      I3 => \mux_value_p2_reg[15]\(0),
      I4 => \^q\(23),
      O => \shift_reg_reg[2]_0\
    );
\mux_value_p2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^q\(3),
      I1 => \mux_value_p2_reg[15]\(1),
      I2 => \^q\(13),
      I3 => \mux_value_p2_reg[15]\(0),
      I4 => \^q\(24),
      O => \shift_reg_reg[3]_0\
    );
port_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => '1',
      D => port_read,
      Q => READ,
      R => '0'
    );
port_shift_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => shift_reg_0,
      I1 => \FSM_onehot_state[2]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => port_shift
    );
port_shift_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk25_in,
      CE => '1',
      D => port_shift,
      Q => SHIFT,
      R => '0'
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(1),
      Q => \^q\(0),
      R => '0'
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(11),
      Q => shift_reg(10),
      R => '0'
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(6),
      Q => shift_reg(11),
      R => '0'
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(7),
      Q => \^q\(6),
      R => '0'
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(8),
      Q => \^q\(7),
      R => '0'
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(9),
      Q => \^q\(8),
      R => '0'
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(10),
      Q => \^q\(9),
      R => '0'
    );
\shift_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(11),
      Q => \^q\(10),
      R => '0'
    );
\shift_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(12),
      Q => \^q\(11),
      R => '0'
    );
\shift_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(13),
      Q => \^q\(12),
      R => '0'
    );
\shift_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(14),
      Q => \^q\(13),
      R => '0'
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(2),
      Q => \^q\(1),
      R => '0'
    );
\shift_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(15),
      Q => \^q\(14),
      R => '0'
    );
\shift_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(22),
      Q => \^q\(15),
      R => '0'
    );
\shift_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(23),
      Q => shift_reg(22),
      R => '0'
    );
\shift_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(24),
      Q => shift_reg(23),
      R => '0'
    );
\shift_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(25),
      Q => shift_reg(24),
      R => '0'
    );
\shift_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(26),
      Q => shift_reg(25),
      R => '0'
    );
\shift_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(16),
      Q => shift_reg(26),
      R => '0'
    );
\shift_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(17),
      Q => \^q\(16),
      R => '0'
    );
\shift_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(18),
      Q => \^q\(17),
      R => '0'
    );
\shift_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(19),
      Q => \^q\(18),
      R => '0'
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(3),
      Q => \^q\(2),
      R => '0'
    );
\shift_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(20),
      Q => \^q\(19),
      R => '0'
    );
\shift_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(21),
      Q => \^q\(20),
      R => '0'
    );
\shift_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(22),
      Q => \^q\(21),
      R => '0'
    );
\shift_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(23),
      Q => \^q\(22),
      R => '0'
    );
\shift_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(24),
      Q => \^q\(23),
      R => '0'
    );
\shift_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(25),
      Q => \^q\(24),
      R => '0'
    );
\shift_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(26),
      Q => \^q\(25),
      R => '0'
    );
\shift_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(38),
      Q => \^q\(26),
      R => '0'
    );
\shift_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(39),
      Q => shift_reg(38),
      R => '0'
    );
\shift_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(40),
      Q => shift_reg(39),
      R => '0'
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(4),
      Q => \^q\(3),
      R => '0'
    );
\shift_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(41),
      Q => shift_reg(40),
      R => '0'
    );
\shift_reg_reg[41]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \shift_reg_reg[42]_srl15_n_0\,
      Q => shift_reg(41),
      R => '0'
    );
\shift_reg_reg[42]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => shift_reg_0,
      CLK => clk25_in,
      D => port_dout,
      Q => \shift_reg_reg[42]_srl15_n_0\
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => \^q\(5),
      Q => \^q\(4),
      R => '0'
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(6),
      Q => \^q\(5),
      R => '0'
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(7),
      Q => shift_reg(6),
      R => '0'
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(8),
      Q => shift_reg(7),
      R => '0'
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(9),
      Q => shift_reg(8),
      R => '0'
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk25_in,
      CE => shift_reg_0,
      D => shift_reg(10),
      Q => shift_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_hw_oddr is
  port (
    eth_tx_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_hw_oddr : entity is "efnet_hw_oddr";
end top_block_fakernet_top_0_0_efnet_hw_oddr;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_hw_oddr is
  signal C1 : STD_LOGIC;
  signal o_n_0 : STD_LOGIC;
  signal NLW_o_CLKDIV_UNCONNECTED : STD_LOGIC;
  signal NLW_o_T_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_o_D_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of o : label is "ODDR2";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of o : label is "D0:D1 D1:D[0],D[4] C0:CLK R:SR SR:RST GND:T Q:OQ";
  attribute box_type : string;
  attribute box_type of o : label is "PRIMITIVE";
begin
o: unisim.vcomponents.OSERDESE3
    generic map(
      INIT => '0',
      ODDR_MODE => "TRUE",
      OSERDES_T_BYPASS => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      CLK => eth_tx_clk,
      CLKDIV => NLW_o_CLKDIV_UNCONNECTED,
      D(7 downto 5) => NLW_o_D_UNCONNECTED(7 downto 5),
      D(4) => '1',
      D(3 downto 1) => NLW_o_D_UNCONNECTED(3 downto 1),
      D(0) => '0',
      OQ => o_n_0,
      RST => '0',
      T => '0',
      T_OUT => NLW_o_T_OUT_UNCONNECTED
    );
o_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eth_tx_clk,
      O => C1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_octet_to_word is
  port (
    DIB : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_fifo_got_word : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    eth_rx_dv : in STD_LOGIC;
    eth_rx_clk : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_octet_to_word : entity is "efnet_octet_to_word";
end top_block_fakernet_top_0_0_efnet_octet_to_word;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_octet_to_word is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \nibble_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \nibble_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal packet_start_i_1_n_0 : STD_LOGIC;
  signal r_rx_dv : STD_LOGIC;
  signal r_rxd : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_found : STD_LOGIC;
  signal start_found_i_1_n_0 : STD_LOGIC;
  signal start_found_i_2_n_0 : STD_LOGIC;
  signal start_found_i_3_n_0 : STD_LOGIC;
  signal start_found_i_4_n_0 : STD_LOGIC;
  signal start_found_i_5_n_0 : STD_LOGIC;
  signal word_completed_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \nibble_counter[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of word_completed_i_1 : label is "soft_lutpair0";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\nibble_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7A"
    )
        port map (
      I0 => \nibble_counter_reg_n_0_[1]\,
      I1 => start_found,
      I2 => r_rx_dv,
      O => \nibble_counter[1]_i_1_n_0\
    );
\nibble_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \nibble_counter[1]_i_1_n_0\,
      Q => \nibble_counter_reg_n_0_[1]\,
      R => '0'
    );
packet_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => start_found_i_2_n_0,
      I1 => start_found_i_3_n_0,
      I2 => start_found_i_4_n_0,
      I3 => start_found_i_5_n_0,
      I4 => r_rx_dv,
      I5 => start_found,
      O => packet_start_i_1_n_0
    );
packet_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => packet_start_i_1_n_0,
      Q => DIB(0),
      R => '0'
    );
r_rx_dv_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rx_dv,
      Q => r_rx_dv,
      R => '0'
    );
\r_rxd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(0),
      Q => r_rxd(0),
      R => '0'
    );
\r_rxd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(1),
      Q => r_rxd(1),
      R => '0'
    );
\r_rxd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(2),
      Q => r_rxd(2),
      R => '0'
    );
\r_rxd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(3),
      Q => r_rxd(3),
      R => '0'
    );
\r_rxd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(4),
      Q => r_rxd(4),
      R => '0'
    );
\r_rxd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(5),
      Q => r_rxd(5),
      R => '0'
    );
\r_rxd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(6),
      Q => r_rxd(6),
      R => '0'
    );
\r_rxd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => eth_rxd(7),
      Q => r_rxd(7),
      R => '0'
    );
start_found_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000010000"
    )
        port map (
      I0 => start_found_i_2_n_0,
      I1 => start_found_i_3_n_0,
      I2 => start_found_i_4_n_0,
      I3 => start_found_i_5_n_0,
      I4 => r_rx_dv,
      I5 => start_found,
      O => start_found_i_1_n_0
    );
start_found_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(4),
      I3 => \^q\(10),
      O => start_found_i_2_n_0
    );
start_found_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(12),
      I2 => \^q\(0),
      I3 => \^q\(15),
      O => start_found_i_3_n_0
    );
start_found_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(7),
      I2 => \^q\(3),
      I3 => \^q\(13),
      O => start_found_i_4_n_0
    );
start_found_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(11),
      I2 => \^q\(14),
      I3 => \^q\(9),
      O => start_found_i_5_n_0
    );
start_found_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => start_found_i_1_n_0,
      Q => start_found,
      R => '0'
    );
\word[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_rx_dv,
      O => p_0_in
    );
word_completed_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \nibble_counter_reg_n_0_[1]\,
      I1 => start_found,
      I2 => r_rx_dv,
      O => word_completed_i_1_n_0
    );
word_completed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => word_completed_i_1_n_0,
      Q => in_fifo_got_word,
      R => '0'
    );
\word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(8),
      Q => \^q\(0),
      R => p_0_in
    );
\word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(2),
      Q => \^q\(10),
      R => p_0_in
    );
\word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(3),
      Q => \^q\(11),
      R => p_0_in
    );
\word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(4),
      Q => \^q\(12),
      R => p_0_in
    );
\word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(5),
      Q => \^q\(13),
      R => p_0_in
    );
\word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(6),
      Q => \^q\(14),
      R => p_0_in
    );
\word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(7),
      Q => \^q\(15),
      R => p_0_in
    );
\word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(9),
      Q => \^q\(1),
      R => p_0_in
    );
\word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(10),
      Q => \^q\(2),
      R => p_0_in
    );
\word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(11),
      Q => \^q\(3),
      R => p_0_in
    );
\word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(12),
      Q => \^q\(4),
      R => p_0_in
    );
\word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(13),
      Q => \^q\(5),
      R => p_0_in
    );
\word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(14),
      Q => \^q\(6),
      R => p_0_in
    );
\word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => \^q\(15),
      Q => \^q\(7),
      R => p_0_in
    );
\word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(0),
      Q => \^q\(8),
      R => p_0_in
    );
\word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => r_rx_dv,
      D => r_rxd(1),
      Q => \^q\(9),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_word_to_octet is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    eth_tx_en : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    eth_tx_clk : in STD_LOGIC;
    out_fifo_many : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_word_to_octet : entity is "efnet_word_to_octet";
end top_block_fakernet_top_0_0_efnet_word_to_octet;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_word_to_octet is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_ena : STD_LOGIC;
  signal \cur_word_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_word_reg_n_0_[9]\ : STD_LOGIC;
  signal get_next : STD_LOGIC;
  signal get_next_i_1_n_0 : STD_LOGIC;
  signal next_ena : STD_LOGIC;
  signal next_octet : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_octet[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[1]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[2]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[4]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[5]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[6]_i_1_n_0\ : STD_LOGIC;
  signal \next_octet[7]_i_1_n_0\ : STD_LOGIC;
  signal nibble_counter : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \nibble_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of get_next_i_1 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \next_octet[0]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \next_octet[1]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \next_octet[2]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \next_octet[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \next_octet[4]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \next_octet[5]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \next_octet[6]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \next_octet[7]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \nibble_counter[1]_i_1__0\ : label is "soft_lutpair574";
begin
  E(0) <= \^e\(0);
cur_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(16),
      Q => cur_ena,
      R => '0'
    );
\cur_word[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => get_next,
      I1 => p_2_in(0),
      I2 => cur_ena,
      I3 => out_fifo_many,
      O => \^e\(0)
    );
\cur_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(0),
      Q => p_2_in(0),
      R => '0'
    );
\cur_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(10),
      Q => \cur_word_reg_n_0_[10]\,
      R => '0'
    );
\cur_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(11),
      Q => \cur_word_reg_n_0_[11]\,
      R => '0'
    );
\cur_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(12),
      Q => \cur_word_reg_n_0_[12]\,
      R => '0'
    );
\cur_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(13),
      Q => \cur_word_reg_n_0_[13]\,
      R => '0'
    );
\cur_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(14),
      Q => \cur_word_reg_n_0_[14]\,
      R => '0'
    );
\cur_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(15),
      Q => \cur_word_reg_n_0_[15]\,
      R => '0'
    );
\cur_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(1),
      Q => \cur_word_reg_n_0_[1]\,
      R => '0'
    );
\cur_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(2),
      Q => \cur_word_reg_n_0_[2]\,
      R => '0'
    );
\cur_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(3),
      Q => \cur_word_reg_n_0_[3]\,
      R => '0'
    );
\cur_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(4),
      Q => \cur_word_reg_n_0_[4]\,
      R => '0'
    );
\cur_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(5),
      Q => \cur_word_reg_n_0_[5]\,
      R => '0'
    );
\cur_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(6),
      Q => \cur_word_reg_n_0_[6]\,
      R => '0'
    );
\cur_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(7),
      Q => \cur_word_reg_n_0_[7]\,
      R => '0'
    );
\cur_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(8),
      Q => \cur_word_reg_n_0_[8]\,
      R => '0'
    );
\cur_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => \^e\(0),
      D => Q(9),
      Q => \cur_word_reg_n_0_[9]\,
      R => '0'
    );
get_next_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => nibble_counter(1),
      I1 => cur_ena,
      I2 => p_2_in(0),
      O => get_next_i_1_n_0
    );
get_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => get_next_i_1_n_0,
      Q => get_next,
      R => '0'
    );
next_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => cur_ena,
      Q => next_ena,
      R => '0'
    );
\next_octet[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_2_in(0),
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[8]\,
      O => \next_octet[0]_i_1_n_0\
    );
\next_octet[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[1]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[9]\,
      O => \next_octet[1]_i_1_n_0\
    );
\next_octet[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[2]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[10]\,
      O => \next_octet[2]_i_1_n_0\
    );
\next_octet[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[3]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[11]\,
      O => \next_octet[3]_i_1_n_0\
    );
\next_octet[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[4]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[12]\,
      O => \next_octet[4]_i_1_n_0\
    );
\next_octet[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[5]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[13]\,
      O => \next_octet[5]_i_1_n_0\
    );
\next_octet[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[6]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[14]\,
      O => \next_octet[6]_i_1_n_0\
    );
\next_octet[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_word_reg_n_0_[7]\,
      I1 => nibble_counter(1),
      I2 => \cur_word_reg_n_0_[15]\,
      O => \next_octet[7]_i_1_n_0\
    );
\next_octet_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[0]_i_1_n_0\,
      Q => next_octet(0),
      R => '0'
    );
\next_octet_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[1]_i_1_n_0\,
      Q => next_octet(1),
      R => '0'
    );
\next_octet_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[2]_i_1_n_0\,
      Q => next_octet(2),
      R => '0'
    );
\next_octet_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[3]_i_1_n_0\,
      Q => next_octet(3),
      R => '0'
    );
\next_octet_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[4]_i_1_n_0\,
      Q => next_octet(4),
      R => '0'
    );
\next_octet_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[5]_i_1_n_0\,
      Q => next_octet(5),
      R => '0'
    );
\next_octet_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[6]_i_1_n_0\,
      Q => next_octet(6),
      R => '0'
    );
\next_octet_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \next_octet[7]_i_1_n_0\,
      Q => next_octet(7),
      R => '0'
    );
\nibble_counter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005551"
    )
        port map (
      I0 => nibble_counter(1),
      I1 => out_fifo_many,
      I2 => cur_ena,
      I3 => p_2_in(0),
      I4 => get_next,
      O => \nibble_counter[1]_i_1__0_n_0\
    );
\nibble_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \nibble_counter[1]_i_1__0_n_0\,
      Q => nibble_counter(1),
      R => '0'
    );
send_octet_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_ena,
      Q => eth_tx_en,
      R => '0'
    );
\send_octet_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(0),
      Q => eth_txd(0),
      R => '0'
    );
\send_octet_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(1),
      Q => eth_txd(1),
      R => '0'
    );
\send_octet_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(2),
      Q => eth_txd(2),
      R => '0'
    );
\send_octet_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(3),
      Q => eth_txd(3),
      R => '0'
    );
\send_octet_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(4),
      Q => eth_txd(4),
      R => '0'
    );
\send_octet_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(5),
      Q => eth_txd(5),
      R => '0'
    );
\send_octet_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(6),
      Q => eth_txd(6),
      R => '0'
    );
\send_octet_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => next_octet(7),
      Q => eth_txd(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_async_fifo is
  port (
    clk_in_0 : out STD_LOGIC;
    clk_in_1 : out STD_LOGIC;
    clk_in_2 : out STD_LOGIC;
    clk_in_3 : out STD_LOGIC;
    clk_in_4 : out STD_LOGIC;
    clk_in_5 : out STD_LOGIC;
    clk_in_6 : out STD_LOGIC;
    clk_in_7 : out STD_LOGIC;
    clk_in_8 : out STD_LOGIC;
    clk_in_9 : out STD_LOGIC;
    clk_in_10 : out STD_LOGIC;
    clk_in_11 : out STD_LOGIC;
    clk_in_12 : out STD_LOGIC;
    clk_in_13 : out STD_LOGIC;
    clk_in_14 : out STD_LOGIC;
    fifo_out_has : out STD_LOGIC;
    in_got_word : out STD_LOGIC;
    \output_b_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    eth_rx_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_fifo_got_word : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_async_fifo : entity is "fnet_async_fifo";
end top_block_fakernet_top_0_0_fnet_async_fifo;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_async_fifo is
  signal \^fifo_out_has\ : STD_LOGIC;
  signal has_items_b : STD_LOGIC;
  signal minusOp0_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal out_has_b_i_2_n_0 : STD_LOGIC;
  signal out_has_b_i_3_n_0 : STD_LOGIC;
  signal out_has_b_i_4_n_0 : STD_LOGIC;
  signal output_b_r : STD_LOGIC_VECTOR ( 16 downto 10 );
  signal output_b_r0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^output_b_reg[16]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_reg_0_15_0_13_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_0_13_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_13_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_13_i_4__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_5_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_6_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_7_n_0 : STD_LOGIC;
  signal rd_ptr_a : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_ptr_b[4]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_ptr_b_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_b_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal rd_ptr_bin_a : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_bin_a_4 : STD_LOGIC;
  signal rd_ptr_gr0_a : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_ptr_gr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr_gr_b : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_ptr_gr_b0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_ptr_b : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_ptr_bin_b : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_bin_b_4 : STD_LOGIC;
  signal wr_ptr_gr0_b : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_ptr_gr_a : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_ptr_gr_a0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wr_ptr_gr_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gr_b_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of got_word_prev1_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of new_packet_prev1_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of out_has_b_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of out_has_b_i_3 : label is "soft_lutpair8";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \output_b_reg[0]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name : string;
  attribute srl_name of \output_b_reg[0]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[0]_srl2 ";
  attribute srl_bus_name of \output_b_reg[11]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[11]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[11]_srl2 ";
  attribute srl_bus_name of \output_b_reg[12]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[12]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[12]_srl2 ";
  attribute srl_bus_name of \output_b_reg[13]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[13]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[13]_srl2 ";
  attribute srl_bus_name of \output_b_reg[14]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[14]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[14]_srl2 ";
  attribute srl_bus_name of \output_b_reg[15]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[15]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[15]_srl2 ";
  attribute srl_bus_name of \output_b_reg[1]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[1]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[1]_srl2 ";
  attribute srl_bus_name of \output_b_reg[2]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[2]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[2]_srl2 ";
  attribute srl_bus_name of \output_b_reg[3]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[3]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[3]_srl2 ";
  attribute srl_bus_name of \output_b_reg[4]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[4]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[4]_srl2 ";
  attribute srl_bus_name of \output_b_reg[5]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[5]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[5]_srl2 ";
  attribute srl_bus_name of \output_b_reg[6]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[6]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[6]_srl2 ";
  attribute srl_bus_name of \output_b_reg[7]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[7]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[7]_srl2 ";
  attribute srl_bus_name of \output_b_reg[8]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[8]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[8]_srl2 ";
  attribute srl_bus_name of \output_b_reg[9]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg ";
  attribute srl_name of \output_b_reg[9]_srl2\ : label is "\inst/rx/rx_fifo/fifo/output_b_reg[9]_srl2 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_13 : label is 272;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_13 : label is "inst/rx/rx_fifo/fifo/ram_reg_0_15_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_13 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_13 : label is 13;
  attribute SOFT_HLUTNM of ram_reg_0_15_0_13_i_6 : label is "soft_lutpair9";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_14_16 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_14_16 : label is 272;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_16 : label is "inst/rx/rx_fifo/fifo/ram_reg_0_15_14_16";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_16 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_14_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_16 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_16 : label is 16;
  attribute SOFT_HLUTNM of \rd_ptr_a[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rd_ptr_a[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rd_ptr_a[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_ptr_a[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_ptr_a[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wr_ptr_a[1]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wr_ptr_a[2]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wr_ptr_a[3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wr_ptr_b[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_ptr_b[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_ptr_b[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wr_ptr_b[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[0]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[3]_i_1__0\ : label is "soft_lutpair9";
begin
  fifo_out_has <= \^fifo_out_has\;
  \output_b_reg[16]_0\(1 downto 0) <= \^output_b_reg[16]_0\(1 downto 0);
got_word_prev1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_out_has\,
      I1 => \^output_b_reg[16]_0\(1),
      O => in_got_word
    );
new_packet_prev1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fifo_out_has\,
      I1 => \^output_b_reg[16]_0\(1),
      O => E(0)
    );
out_has_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFBFBEF"
    )
        port map (
      I0 => out_has_b_i_2_n_0,
      I1 => out_has_b_i_3_n_0,
      I2 => rd_ptr_b_reg(3),
      I3 => wr_ptr_b(3),
      I4 => out_has_b_i_4_n_0,
      I5 => minusOp0_out(2),
      O => has_items_b
    );
out_has_b_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => wr_ptr_b(1),
      I1 => rd_ptr_b_reg(1),
      I2 => rd_ptr_b_reg(0),
      I3 => wr_ptr_b(0),
      O => out_has_b_i_2_n_0
    );
out_has_b_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_b(4),
      I1 => \rd_ptr_b_reg__0\(4),
      O => out_has_b_i_3_n_0
    );
out_has_b_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => rd_ptr_b_reg(2),
      I1 => wr_ptr_b(2),
      I2 => wr_ptr_b(0),
      I3 => rd_ptr_b_reg(0),
      I4 => wr_ptr_b(1),
      I5 => rd_ptr_b_reg(1),
      O => out_has_b_i_4_n_0
    );
out_has_b_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => wr_ptr_b(0),
      I1 => rd_ptr_b_reg(0),
      I2 => wr_ptr_b(1),
      I3 => rd_ptr_b_reg(1),
      I4 => rd_ptr_b_reg(2),
      I5 => wr_ptr_b(2),
      O => minusOp0_out(2)
    );
out_has_b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => has_items_b,
      Q => \^fifo_out_has\,
      R => '0'
    );
\output_b_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => output_b_r0(10),
      Q => output_b_r(10),
      R => '0'
    );
\output_b_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => output_b_r0(16),
      Q => output_b_r(16),
      R => '0'
    );
\output_b_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(0),
      Q => clk_in_7
    );
\output_b_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => output_b_r(10),
      Q => \^output_b_reg[16]_0\(0),
      R => '0'
    );
\output_b_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(11),
      Q => clk_in_12
    );
\output_b_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(12),
      Q => clk_in_11
    );
\output_b_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(13),
      Q => clk_in_10
    );
\output_b_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(14),
      Q => clk_in_9
    );
\output_b_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(15),
      Q => clk_in_8
    );
\output_b_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => output_b_r(16),
      Q => \^output_b_reg[16]_0\(1),
      R => '0'
    );
\output_b_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(1),
      Q => clk_in_6
    );
\output_b_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(2),
      Q => clk_in_5
    );
\output_b_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(3),
      Q => clk_in_4
    );
\output_b_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(4),
      Q => clk_in_3
    );
\output_b_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(5),
      Q => clk_in_2
    );
\output_b_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(6),
      Q => clk_in_1
    );
\output_b_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(7),
      Q => clk_in_0
    );
\output_b_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(8),
      Q => clk_in_14
    );
\output_b_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => output_b_r0(9),
      Q => clk_in_13
    );
ram_reg_0_15_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRA(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRA(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRA(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRB(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRB(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRB(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRC(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRC(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRC(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRD(4) => '0',
      ADDRD(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRD(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRD(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRD(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRE(4) => '0',
      ADDRE(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRE(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRE(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRE(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRF(4) => '0',
      ADDRF(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRF(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRF(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRF(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRG(4) => '0',
      ADDRG(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRG(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRG(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRG(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRH(4) => '0',
      ADDRH(3) => \wr_ptr_a_reg_n_0_[3]\,
      ADDRH(2) => \wr_ptr_a_reg_n_0_[2]\,
      ADDRH(1) => \wr_ptr_a_reg_n_0_[1]\,
      ADDRH(0) => \wr_ptr_a_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => Q(7 downto 6),
      DIE(1 downto 0) => Q(9 downto 8),
      DIF(1 downto 0) => Q(11 downto 10),
      DIG(1 downto 0) => Q(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => output_b_r0(1 downto 0),
      DOB(1 downto 0) => output_b_r0(3 downto 2),
      DOC(1 downto 0) => output_b_r0(5 downto 4),
      DOD(1 downto 0) => output_b_r0(7 downto 6),
      DOE(1 downto 0) => output_b_r0(9 downto 8),
      DOF(1 downto 0) => output_b_r0(11 downto 10),
      DOG(1 downto 0) => output_b_r0(13 downto 12),
      DOH(1 downto 0) => NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => eth_rx_clk,
      WE => ram_reg_0_15_0_13_i_1_n_0
    );
ram_reg_0_15_0_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E00EE00EE00E0E"
    )
        port map (
      I0 => DIB(0),
      I1 => in_fifo_got_word,
      I2 => ram_reg_0_15_0_13_i_6_n_0,
      I3 => rd_ptr_a(3),
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      I5 => ram_reg_0_15_0_13_i_7_n_0,
      O => ram_reg_0_15_0_13_i_1_n_0
    );
\ram_reg_0_15_0_13_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => has_items_b,
      I1 => rd_ptr_b_reg(0),
      I2 => rd_ptr_b_reg(1),
      I3 => rd_ptr_b_reg(2),
      I4 => rd_ptr_b_reg(3),
      O => \ram_reg_0_15_0_13_i_2__0_n_0\
    );
\ram_reg_0_15_0_13_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => has_items_b,
      I1 => rd_ptr_b_reg(0),
      I2 => rd_ptr_b_reg(1),
      I3 => rd_ptr_b_reg(2),
      O => \ram_reg_0_15_0_13_i_3__0_n_0\
    );
\ram_reg_0_15_0_13_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => has_items_b,
      I1 => rd_ptr_b_reg(0),
      I2 => rd_ptr_b_reg(1),
      O => \ram_reg_0_15_0_13_i_4__0_n_0\
    );
ram_reg_0_15_0_13_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_b_reg(0),
      I1 => has_items_b,
      O => ram_reg_0_15_0_13_i_5_n_0
    );
ram_reg_0_15_0_13_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[4]\,
      I1 => rd_ptr_a(4),
      O => ram_reg_0_15_0_13_i_6_n_0
    );
ram_reg_0_15_0_13_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => rd_ptr_a(2),
      I1 => \wr_ptr_a_reg_n_0_[2]\,
      I2 => \wr_ptr_a_reg_n_0_[0]\,
      I3 => rd_ptr_a(0),
      I4 => \wr_ptr_a_reg_n_0_[1]\,
      I5 => rd_ptr_a(1),
      O => ram_reg_0_15_0_13_i_7_n_0
    );
ram_reg_0_15_14_16: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRA(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRA(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRA(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRB(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRB(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRB(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => \ram_reg_0_15_0_13_i_2__0_n_0\,
      ADDRC(2) => \ram_reg_0_15_0_13_i_3__0_n_0\,
      ADDRC(1) => \ram_reg_0_15_0_13_i_4__0_n_0\,
      ADDRC(0) => ram_reg_0_15_0_13_i_5_n_0,
      ADDRD(4) => '0',
      ADDRD(3) => \wr_ptr_a_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_a_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_a_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_a_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(15 downto 14),
      DIB(1) => '0',
      DIB(0) => DIB(0),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => output_b_r0(15 downto 14),
      DOB(1) => NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED(1),
      DOB(0) => output_b_r0(16),
      DOC(1 downto 0) => NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => eth_rx_clk,
      WE => ram_reg_0_15_0_13_i_1_n_0
    );
\rd_ptr_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \rd_ptr_gr_a_reg_n_0_[0]\,
      I1 => p_0_in6_in,
      I2 => rd_ptr_bin_a_4,
      I3 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I4 => p_1_in8_in,
      O => rd_ptr_bin_a(0)
    );
\rd_ptr_a[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I2 => rd_ptr_bin_a_4,
      I3 => p_0_in6_in,
      O => rd_ptr_bin_a(1)
    );
\rd_ptr_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => rd_ptr_bin_a_4,
      I2 => \rd_ptr_gr_a_reg_n_0_[3]\,
      O => rd_ptr_bin_a(2)
    );
\rd_ptr_a[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I1 => rd_ptr_bin_a_4,
      O => rd_ptr_bin_a(3)
    );
\rd_ptr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_bin_a(0),
      Q => rd_ptr_a(0),
      R => '0'
    );
\rd_ptr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_bin_a(1),
      Q => rd_ptr_a(1),
      R => '0'
    );
\rd_ptr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_bin_a(2),
      Q => rd_ptr_a(2),
      R => '0'
    );
\rd_ptr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_bin_a(3),
      Q => rd_ptr_a(3),
      R => '0'
    );
\rd_ptr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_bin_a_4,
      Q => rd_ptr_a(4),
      R => '0'
    );
\rd_ptr_b[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => has_items_b,
      I1 => rd_ptr_b_reg(0),
      I2 => rd_ptr_b_reg(1),
      I3 => rd_ptr_b_reg(2),
      I4 => rd_ptr_b_reg(3),
      I5 => \rd_ptr_b_reg__0\(4),
      O => \rd_ptr_b[4]_i_1__0_n_0\
    );
\rd_ptr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => ram_reg_0_15_0_13_i_5_n_0,
      Q => rd_ptr_b_reg(0),
      R => '0'
    );
\rd_ptr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \ram_reg_0_15_0_13_i_4__0_n_0\,
      Q => rd_ptr_b_reg(1),
      R => '0'
    );
\rd_ptr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \ram_reg_0_15_0_13_i_3__0_n_0\,
      Q => rd_ptr_b_reg(2),
      R => '0'
    );
\rd_ptr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \ram_reg_0_15_0_13_i_2__0_n_0\,
      Q => rd_ptr_b_reg(3),
      R => '0'
    );
\rd_ptr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_b[4]_i_1__0_n_0\,
      Q => \rd_ptr_b_reg__0\(4),
      R => '0'
    );
\rd_ptr_gr0_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr_b(0),
      Q => rd_ptr_gr0_a(0),
      R => '0'
    );
\rd_ptr_gr0_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr_b(1),
      Q => rd_ptr_gr0_a(1),
      R => '0'
    );
\rd_ptr_gr0_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr_b(2),
      Q => rd_ptr_gr0_a(2),
      R => '0'
    );
\rd_ptr_gr0_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr_b(3),
      Q => rd_ptr_gr0_a(3),
      R => '0'
    );
\rd_ptr_gr0_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr_b(4),
      Q => rd_ptr_gr0_a(4),
      R => '0'
    );
\rd_ptr_gr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr0_a(0),
      Q => \rd_ptr_gr_a_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_gr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr0_a(1),
      Q => p_1_in8_in,
      R => '0'
    );
\rd_ptr_gr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr0_a(2),
      Q => p_0_in6_in,
      R => '0'
    );
\rd_ptr_gr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr0_a(3),
      Q => \rd_ptr_gr_a_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_gr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => rd_ptr_gr0_a(4),
      Q => rd_ptr_bin_a_4,
      R => '0'
    );
\rd_ptr_gr_b[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_b_reg(1),
      I1 => rd_ptr_b_reg(0),
      O => rd_ptr_gr_b0(0)
    );
\rd_ptr_gr_b[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_b_reg(2),
      I1 => rd_ptr_b_reg(1),
      O => rd_ptr_gr_b0(1)
    );
\rd_ptr_gr_b[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_b_reg(3),
      I1 => rd_ptr_b_reg(2),
      O => rd_ptr_gr_b0(2)
    );
\rd_ptr_gr_b[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(4),
      I1 => rd_ptr_b_reg(3),
      O => rd_ptr_gr_b0(3)
    );
\rd_ptr_gr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_gr_b0(0),
      Q => rd_ptr_gr_b(0),
      R => '0'
    );
\rd_ptr_gr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_gr_b0(1),
      Q => rd_ptr_gr_b(1),
      R => '0'
    );
\rd_ptr_gr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_gr_b0(2),
      Q => rd_ptr_gr_b(2),
      R => '0'
    );
\rd_ptr_gr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_gr_b0(3),
      Q => rd_ptr_gr_b(3),
      R => '0'
    );
\rd_ptr_gr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_b_reg__0\(4),
      Q => rd_ptr_gr_b(4),
      R => '0'
    );
\wr_ptr_a[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[0]\,
      I1 => ram_reg_0_15_0_13_i_1_n_0,
      O => \plusOp__3\(0)
    );
\wr_ptr_a[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[0]\,
      I1 => ram_reg_0_15_0_13_i_1_n_0,
      I2 => \wr_ptr_a_reg_n_0_[1]\,
      O => \plusOp__3\(1)
    );
\wr_ptr_a[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ram_reg_0_15_0_13_i_1_n_0,
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      I2 => \wr_ptr_a_reg_n_0_[1]\,
      I3 => \wr_ptr_a_reg_n_0_[2]\,
      O => \plusOp__3\(2)
    );
\wr_ptr_a[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[1]\,
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      I2 => ram_reg_0_15_0_13_i_1_n_0,
      I3 => \wr_ptr_a_reg_n_0_[2]\,
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      O => \plusOp__3\(3)
    );
\wr_ptr_a[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[2]\,
      I1 => ram_reg_0_15_0_13_i_1_n_0,
      I2 => \wr_ptr_a_reg_n_0_[0]\,
      I3 => \wr_ptr_a_reg_n_0_[1]\,
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      I5 => \wr_ptr_a_reg_n_0_[4]\,
      O => \plusOp__3\(4)
    );
\wr_ptr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \plusOp__3\(0),
      Q => \wr_ptr_a_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \plusOp__3\(1),
      Q => \wr_ptr_a_reg_n_0_[1]\,
      R => '0'
    );
\wr_ptr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \plusOp__3\(2),
      Q => \wr_ptr_a_reg_n_0_[2]\,
      R => '0'
    );
\wr_ptr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \plusOp__3\(3),
      Q => \wr_ptr_a_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \plusOp__3\(4),
      Q => \wr_ptr_a_reg_n_0_[4]\,
      R => '0'
    );
\wr_ptr_b[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \wr_ptr_gr_b_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => wr_ptr_bin_b_4,
      I3 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I4 => p_1_in,
      O => wr_ptr_bin_b(0)
    );
\wr_ptr_b[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I2 => wr_ptr_bin_b_4,
      I3 => p_0_in1_in,
      O => wr_ptr_bin_b(1)
    );
\wr_ptr_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => wr_ptr_bin_b_4,
      I2 => \wr_ptr_gr_b_reg_n_0_[3]\,
      O => wr_ptr_bin_b(2)
    );
\wr_ptr_b[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I1 => wr_ptr_bin_b_4,
      O => wr_ptr_bin_b(3)
    );
\wr_ptr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_bin_b(0),
      Q => wr_ptr_b(0),
      R => '0'
    );
\wr_ptr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_bin_b(1),
      Q => wr_ptr_b(1),
      R => '0'
    );
\wr_ptr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_bin_b(2),
      Q => wr_ptr_b(2),
      R => '0'
    );
\wr_ptr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_bin_b(3),
      Q => wr_ptr_b(3),
      R => '0'
    );
\wr_ptr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_bin_b_4,
      Q => wr_ptr_b(4),
      R => '0'
    );
\wr_ptr_gr0_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr_a(0),
      Q => wr_ptr_gr0_b(0),
      R => '0'
    );
\wr_ptr_gr0_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr_a(1),
      Q => wr_ptr_gr0_b(1),
      R => '0'
    );
\wr_ptr_gr0_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr_a(2),
      Q => wr_ptr_gr0_b(2),
      R => '0'
    );
\wr_ptr_gr0_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr_a(3),
      Q => wr_ptr_gr0_b(3),
      R => '0'
    );
\wr_ptr_gr0_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr_a(4),
      Q => wr_ptr_gr0_b(4),
      R => '0'
    );
\wr_ptr_gr_a[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[1]\,
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      O => wr_ptr_gr_a0(0)
    );
\wr_ptr_gr_a[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[2]\,
      I1 => \wr_ptr_a_reg_n_0_[1]\,
      O => wr_ptr_gr_a0(1)
    );
\wr_ptr_gr_a[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[3]\,
      I1 => \wr_ptr_a_reg_n_0_[2]\,
      O => wr_ptr_gr_a0(2)
    );
\wr_ptr_gr_a[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[4]\,
      I1 => \wr_ptr_a_reg_n_0_[3]\,
      O => wr_ptr_gr_a0(3)
    );
\wr_ptr_gr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => wr_ptr_gr_a0(0),
      Q => wr_ptr_gr_a(0),
      R => '0'
    );
\wr_ptr_gr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => wr_ptr_gr_a0(1),
      Q => wr_ptr_gr_a(1),
      R => '0'
    );
\wr_ptr_gr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => wr_ptr_gr_a0(2),
      Q => wr_ptr_gr_a(2),
      R => '0'
    );
\wr_ptr_gr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => wr_ptr_gr_a0(3),
      Q => wr_ptr_gr_a(3),
      R => '0'
    );
\wr_ptr_gr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_rx_clk,
      CE => '1',
      D => \wr_ptr_a_reg_n_0_[4]\,
      Q => wr_ptr_gr_a(4),
      R => '0'
    );
\wr_ptr_gr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr0_b(0),
      Q => \wr_ptr_gr_b_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_gr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr0_b(1),
      Q => p_1_in,
      R => '0'
    );
\wr_ptr_gr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr0_b(2),
      Q => p_0_in1_in,
      R => '0'
    );
\wr_ptr_gr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr0_b(3),
      Q => \wr_ptr_gr_b_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_gr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => wr_ptr_gr0_b(4),
      Q => wr_ptr_bin_b_4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0\ is
  port (
    \wr_ptr_a_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_many : out STD_LOGIC;
    output_b : out STD_LOGIC_VECTOR ( 16 downto 0 );
    clk_in : in STD_LOGIC;
    \output_b_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \output_b_r_reg[15]_1\ : in STD_LOGIC;
    eth_tx_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0\ : entity is "fnet_async_fifo";
end \top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0\;

architecture STRUCTURE of \top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0\ is
  signal minusOp2_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal out_many_b_i_1_n_0 : STD_LOGIC;
  signal out_many_b_i_2_n_0 : STD_LOGIC;
  signal out_many_b_i_3_n_0 : STD_LOGIC;
  signal \output_b_r0__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \output_b_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_b_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \ram_reg_0_15_0_13_i_1__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_2_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_3_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_13_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_0_13_i_5__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_b[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_b_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rd_ptr_b_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_bin_a : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr_bin_a_4 : STD_LOGIC;
  signal \rd_ptr_gr0_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gr0_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gr0_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gr0_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gr0_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gr_b[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gr_b[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gr_b[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gr_b[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gr_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gr_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gr_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gr_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gr_b_reg_n_0_[4]\ : STD_LOGIC;
  signal taken_prev_i_2_n_0 : STD_LOGIC;
  signal \wr_ptr_a[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^wr_ptr_a_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_ptr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_b_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_ptr_bin_b : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_bin_b_4 : STD_LOGIC;
  signal \wr_ptr_gr0_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gr0_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_gr0_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_gr0_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_gr0_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_gr_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gr_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gr_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gr_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gr_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gr_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_gr_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_gr_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_gr_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_gr_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gr_b_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_13 : label is 272;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_13 : label is "inst/tx/tx_fifo/fifo/ram_reg_0_15_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_13 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_14_16 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_14_16 : label is 272;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_16 : label is "inst/tx/tx_fifo/fifo/ram_reg_0_15_14_16";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_16 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_14_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_16 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_16 : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr_a[0]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \rd_ptr_a[1]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \rd_ptr_a[2]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \rd_ptr_a[3]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[0]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[1]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[2]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \rd_ptr_gr_b[3]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \wr_ptr_a[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \wr_ptr_a[2]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \wr_ptr_a[3]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \wr_ptr_a[4]_i_2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \wr_ptr_b[0]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \wr_ptr_b[1]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \wr_ptr_b[2]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \wr_ptr_b[3]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[0]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[1]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[2]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \wr_ptr_gr_a[3]_i_1\ : label is "soft_lutpair580";
begin
  \wr_ptr_a_reg[4]_0\(0) <= \^wr_ptr_a_reg[4]_0\(0);
out_many_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF9F66F"
    )
        port map (
      I0 => rd_ptr_b_reg(4),
      I1 => \wr_ptr_b_reg_n_0_[4]\,
      I2 => out_many_b_i_2_n_0,
      I3 => \wr_ptr_b_reg_n_0_[3]\,
      I4 => \rd_ptr_b_reg__0\(3),
      I5 => out_many_b_i_3_n_0,
      O => out_many_b_i_1_n_0
    );
out_many_b_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0BFFFF0000BF0B"
    )
        port map (
      I0 => \wr_ptr_b_reg_n_0_[0]\,
      I1 => \rd_ptr_b_reg__0\(0),
      I2 => \rd_ptr_b_reg__0\(1),
      I3 => \wr_ptr_b_reg_n_0_[1]\,
      I4 => \rd_ptr_b_reg__0\(2),
      I5 => \wr_ptr_b_reg_n_0_[2]\,
      O => out_many_b_i_2_n_0
    );
out_many_b_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4BB2BBB2B44D4"
    )
        port map (
      I0 => \wr_ptr_b_reg_n_0_[1]\,
      I1 => \rd_ptr_b_reg__0\(1),
      I2 => \rd_ptr_b_reg__0\(0),
      I3 => \wr_ptr_b_reg_n_0_[0]\,
      I4 => \wr_ptr_b_reg_n_0_[2]\,
      I5 => \rd_ptr_b_reg__0\(2),
      O => out_many_b_i_3_n_0
    );
out_many_b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => out_many_b_i_1_n_0,
      Q => out_fifo_many,
      R => '0'
    );
\output_b_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(0),
      Q => \output_b_r_reg_n_0_[0]\,
      R => '0'
    );
\output_b_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(10),
      Q => \output_b_r_reg_n_0_[10]\,
      R => '0'
    );
\output_b_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(11),
      Q => \output_b_r_reg_n_0_[11]\,
      R => '0'
    );
\output_b_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(12),
      Q => \output_b_r_reg_n_0_[12]\,
      R => '0'
    );
\output_b_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(13),
      Q => \output_b_r_reg_n_0_[13]\,
      R => '0'
    );
\output_b_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(14),
      Q => \output_b_r_reg_n_0_[14]\,
      R => '0'
    );
\output_b_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(15),
      Q => \output_b_r_reg_n_0_[15]\,
      R => '0'
    );
\output_b_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(16),
      Q => \output_b_r_reg_n_0_[16]\,
      R => '0'
    );
\output_b_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(1),
      Q => \output_b_r_reg_n_0_[1]\,
      R => '0'
    );
\output_b_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(2),
      Q => \output_b_r_reg_n_0_[2]\,
      R => '0'
    );
\output_b_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(3),
      Q => \output_b_r_reg_n_0_[3]\,
      R => '0'
    );
\output_b_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(4),
      Q => \output_b_r_reg_n_0_[4]\,
      R => '0'
    );
\output_b_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(5),
      Q => \output_b_r_reg_n_0_[5]\,
      R => '0'
    );
\output_b_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(6),
      Q => \output_b_r_reg_n_0_[6]\,
      R => '0'
    );
\output_b_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(7),
      Q => \output_b_r_reg_n_0_[7]\,
      R => '0'
    );
\output_b_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(8),
      Q => \output_b_r_reg_n_0_[8]\,
      R => '0'
    );
\output_b_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r0__0\(9),
      Q => \output_b_r_reg_n_0_[9]\,
      R => '0'
    );
\output_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[0]\,
      Q => output_b(0),
      R => '0'
    );
\output_b_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[10]\,
      Q => output_b(10),
      R => '0'
    );
\output_b_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[11]\,
      Q => output_b(11),
      R => '0'
    );
\output_b_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[12]\,
      Q => output_b(12),
      R => '0'
    );
\output_b_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[13]\,
      Q => output_b(13),
      R => '0'
    );
\output_b_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[14]\,
      Q => output_b(14),
      R => '0'
    );
\output_b_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[15]\,
      Q => output_b(15),
      R => '0'
    );
\output_b_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[16]\,
      Q => output_b(16),
      R => '0'
    );
\output_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[1]\,
      Q => output_b(1),
      R => '0'
    );
\output_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[2]\,
      Q => output_b(2),
      R => '0'
    );
\output_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[3]\,
      Q => output_b(3),
      R => '0'
    );
\output_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[4]\,
      Q => output_b(4),
      R => '0'
    );
\output_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[5]\,
      Q => output_b(5),
      R => '0'
    );
\output_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[6]\,
      Q => output_b(6),
      R => '0'
    );
\output_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[7]\,
      Q => output_b(7),
      R => '0'
    );
\output_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[8]\,
      Q => output_b(8),
      R => '0'
    );
\output_b_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \output_b_r_reg_n_0_[9]\,
      Q => output_b(9),
      R => '0'
    );
ram_reg_0_15_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRA(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRA(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRA(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRB(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRB(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRB(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRC(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRC(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRC(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRD(4) => '0',
      ADDRD(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRD(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRD(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRD(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRE(4) => '0',
      ADDRE(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRE(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRE(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRE(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRF(4) => '0',
      ADDRF(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRF(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRF(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRF(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRG(4) => '0',
      ADDRG(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRG(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRG(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRG(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRH(4) => '0',
      ADDRH(3) => \wr_ptr_a_reg_n_0_[3]\,
      ADDRH(2) => \wr_ptr_a_reg_n_0_[2]\,
      ADDRH(1) => \wr_ptr_a_reg_n_0_[1]\,
      ADDRH(0) => \wr_ptr_a_reg_n_0_[0]\,
      DIA(1 downto 0) => \output_b_r_reg[15]_0\(1 downto 0),
      DIB(1 downto 0) => \output_b_r_reg[15]_0\(3 downto 2),
      DIC(1 downto 0) => \output_b_r_reg[15]_0\(5 downto 4),
      DID(1 downto 0) => \output_b_r_reg[15]_0\(7 downto 6),
      DIE(1 downto 0) => \output_b_r_reg[15]_0\(9 downto 8),
      DIF(1 downto 0) => \output_b_r_reg[15]_0\(11 downto 10),
      DIG(1 downto 0) => \output_b_r_reg[15]_0\(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \output_b_r0__0\(1 downto 0),
      DOB(1 downto 0) => \output_b_r0__0\(3 downto 2),
      DOC(1 downto 0) => \output_b_r0__0\(5 downto 4),
      DOD(1 downto 0) => \output_b_r0__0\(7 downto 6),
      DOE(1 downto 0) => \output_b_r0__0\(9 downto 8),
      DOF(1 downto 0) => \output_b_r0__0\(11 downto 10),
      DOG(1 downto 0) => \output_b_r0__0\(13 downto 12),
      DOH(1 downto 0) => NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk_in,
      WE => \^wr_ptr_a_reg[4]_0\(0)
    );
\ram_reg_0_15_0_13_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(3),
      I1 => \rd_ptr_b_reg__0\(2),
      I2 => \ram_reg_0_15_0_13_i_5__0_n_0\,
      I3 => \rd_ptr_b_reg__0\(1),
      I4 => \rd_ptr_b_reg__0\(0),
      O => \ram_reg_0_15_0_13_i_1__0_n_0\
    );
ram_reg_0_15_0_13_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(2),
      I1 => \rd_ptr_b_reg__0\(0),
      I2 => \rd_ptr_b_reg__0\(1),
      I3 => \ram_reg_0_15_0_13_i_5__0_n_0\,
      O => ram_reg_0_15_0_13_i_2_n_0
    );
ram_reg_0_15_0_13_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(1),
      I1 => \ram_reg_0_15_0_13_i_5__0_n_0\,
      I2 => \rd_ptr_b_reg__0\(0),
      O => ram_reg_0_15_0_13_i_3_n_0
    );
ram_reg_0_15_0_13_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(0),
      I1 => \ram_reg_0_15_0_13_i_5__0_n_0\,
      O => ram_reg_0_15_0_13_i_4_n_0
    );
\ram_reg_0_15_0_13_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => E(0),
      I1 => out_many_b_i_1_n_0,
      I2 => \wr_ptr_b_reg_n_0_[0]\,
      I3 => \rd_ptr_b_reg__0\(0),
      I4 => \wr_ptr_b_reg_n_0_[1]\,
      I5 => \rd_ptr_b_reg__0\(1),
      O => \ram_reg_0_15_0_13_i_5__0_n_0\
    );
ram_reg_0_15_14_16: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRA(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRA(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRA(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRB(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRB(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRB(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => \ram_reg_0_15_0_13_i_1__0_n_0\,
      ADDRC(2) => ram_reg_0_15_0_13_i_2_n_0,
      ADDRC(1) => ram_reg_0_15_0_13_i_3_n_0,
      ADDRC(0) => ram_reg_0_15_0_13_i_4_n_0,
      ADDRD(4) => '0',
      ADDRD(3) => \wr_ptr_a_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_a_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_a_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_a_reg_n_0_[0]\,
      DIA(1 downto 0) => \output_b_r_reg[15]_0\(15 downto 14),
      DIB(1) => '0',
      DIB(0) => \output_b_r_reg[15]_1\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \output_b_r0__0\(15 downto 14),
      DOB(1) => NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED(1),
      DOB(0) => \output_b_r0__0\(16),
      DOC(1 downto 0) => NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk_in,
      WE => \^wr_ptr_a_reg[4]_0\(0)
    );
\rd_ptr_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \rd_ptr_gr_a_reg_n_0_[0]\,
      I1 => p_0_in6_in,
      I2 => rd_ptr_bin_a_4,
      I3 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I4 => p_1_in8_in,
      O => rd_ptr_bin_a(0)
    );
\rd_ptr_a[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I2 => rd_ptr_bin_a_4,
      I3 => p_0_in6_in,
      O => rd_ptr_bin_a(1)
    );
\rd_ptr_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => rd_ptr_bin_a_4,
      I2 => \rd_ptr_gr_a_reg_n_0_[3]\,
      O => rd_ptr_bin_a(2)
    );
\rd_ptr_a[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_gr_a_reg_n_0_[3]\,
      I1 => rd_ptr_bin_a_4,
      O => rd_ptr_bin_a(3)
    );
\rd_ptr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_bin_a(0),
      Q => \rd_ptr_a_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_bin_a(1),
      Q => \rd_ptr_a_reg_n_0_[1]\,
      R => '0'
    );
\rd_ptr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_bin_a(2),
      Q => \rd_ptr_a_reg_n_0_[2]\,
      R => '0'
    );
\rd_ptr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_bin_a(3),
      Q => \rd_ptr_a_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rd_ptr_bin_a_4,
      Q => \rd_ptr_a_reg_n_0_[4]\,
      R => '0'
    );
\rd_ptr_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_ptr_b_reg(4),
      I1 => \rd_ptr_b_reg__0\(0),
      I2 => \rd_ptr_b_reg__0\(1),
      I3 => \ram_reg_0_15_0_13_i_5__0_n_0\,
      I4 => \rd_ptr_b_reg__0\(2),
      I5 => \rd_ptr_b_reg__0\(3),
      O => \rd_ptr_b[4]_i_1_n_0\
    );
\rd_ptr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => ram_reg_0_15_0_13_i_4_n_0,
      Q => \rd_ptr_b_reg__0\(0),
      R => '0'
    );
\rd_ptr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => ram_reg_0_15_0_13_i_3_n_0,
      Q => \rd_ptr_b_reg__0\(1),
      R => '0'
    );
\rd_ptr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => ram_reg_0_15_0_13_i_2_n_0,
      Q => \rd_ptr_b_reg__0\(2),
      R => '0'
    );
\rd_ptr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \ram_reg_0_15_0_13_i_1__0_n_0\,
      Q => \rd_ptr_b_reg__0\(3),
      R => '0'
    );
\rd_ptr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \rd_ptr_b[4]_i_1_n_0\,
      Q => rd_ptr_b_reg(4),
      R => '0'
    );
\rd_ptr_gr0_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr_b_reg_n_0_[0]\,
      Q => \rd_ptr_gr0_a_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_gr0_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr_b_reg_n_0_[1]\,
      Q => \rd_ptr_gr0_a_reg_n_0_[1]\,
      R => '0'
    );
\rd_ptr_gr0_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr_b_reg_n_0_[2]\,
      Q => \rd_ptr_gr0_a_reg_n_0_[2]\,
      R => '0'
    );
\rd_ptr_gr0_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr_b_reg_n_0_[3]\,
      Q => \rd_ptr_gr0_a_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_gr0_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr_b_reg_n_0_[4]\,
      Q => \rd_ptr_gr0_a_reg_n_0_[4]\,
      R => '0'
    );
\rd_ptr_gr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr0_a_reg_n_0_[0]\,
      Q => \rd_ptr_gr_a_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_gr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr0_a_reg_n_0_[1]\,
      Q => p_1_in8_in,
      R => '0'
    );
\rd_ptr_gr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr0_a_reg_n_0_[2]\,
      Q => p_0_in6_in,
      R => '0'
    );
\rd_ptr_gr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr0_a_reg_n_0_[3]\,
      Q => \rd_ptr_gr_a_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_gr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rd_ptr_gr0_a_reg_n_0_[4]\,
      Q => rd_ptr_bin_a_4,
      R => '0'
    );
\rd_ptr_gr_b[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(0),
      I1 => \rd_ptr_b_reg__0\(1),
      O => \rd_ptr_gr_b[0]_i_1__0_n_0\
    );
\rd_ptr_gr_b[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(1),
      I1 => \rd_ptr_b_reg__0\(2),
      O => \rd_ptr_gr_b[1]_i_1__0_n_0\
    );
\rd_ptr_gr_b[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(3),
      I1 => \rd_ptr_b_reg__0\(2),
      O => \rd_ptr_gr_b[2]_i_1__0_n_0\
    );
\rd_ptr_gr_b[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_b_reg__0\(3),
      I1 => rd_ptr_b_reg(4),
      O => \rd_ptr_gr_b[3]_i_1__0_n_0\
    );
\rd_ptr_gr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \rd_ptr_gr_b[0]_i_1__0_n_0\,
      Q => \rd_ptr_gr_b_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_gr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \rd_ptr_gr_b[1]_i_1__0_n_0\,
      Q => \rd_ptr_gr_b_reg_n_0_[1]\,
      R => '0'
    );
\rd_ptr_gr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \rd_ptr_gr_b[2]_i_1__0_n_0\,
      Q => \rd_ptr_gr_b_reg_n_0_[2]\,
      R => '0'
    );
\rd_ptr_gr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \rd_ptr_gr_b[3]_i_1__0_n_0\,
      Q => \rd_ptr_gr_b_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_gr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => rd_ptr_b_reg(4),
      Q => \rd_ptr_gr_b_reg_n_0_[4]\,
      R => '0'
    );
taken_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696966"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[4]\,
      I1 => \rd_ptr_a_reg_n_0_[4]\,
      I2 => \rd_ptr_a_reg_n_0_[3]\,
      I3 => \wr_ptr_a_reg_n_0_[3]\,
      I4 => taken_prev_i_2_n_0,
      O => \^wr_ptr_a_reg[4]_0\(0)
    );
taken_prev_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \rd_ptr_a_reg_n_0_[2]\,
      I1 => \wr_ptr_a_reg_n_0_[2]\,
      I2 => \wr_ptr_a_reg_n_0_[0]\,
      I3 => \rd_ptr_a_reg_n_0_[0]\,
      I4 => \wr_ptr_a_reg_n_0_[1]\,
      I5 => \rd_ptr_a_reg_n_0_[1]\,
      O => taken_prev_i_2_n_0
    );
\wr_ptr_a[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[0]\,
      I1 => \wr_ptr_a_reg_n_0_[4]\,
      I2 => \rd_ptr_a_reg_n_0_[4]\,
      I3 => \rd_ptr_a_reg_n_0_[3]\,
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      I5 => taken_prev_i_2_n_0,
      O => \wr_ptr_a[0]_i_1__0_n_0\
    );
\wr_ptr_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => minusOp2_out(4),
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      I2 => \wr_ptr_a_reg_n_0_[1]\,
      O => \plusOp__2\(1)
    );
\wr_ptr_a[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[0]\,
      I1 => minusOp2_out(4),
      I2 => \wr_ptr_a_reg_n_0_[1]\,
      I3 => \wr_ptr_a_reg_n_0_[2]\,
      O => \plusOp__2\(2)
    );
\wr_ptr_a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[1]\,
      I1 => minusOp2_out(4),
      I2 => \wr_ptr_a_reg_n_0_[0]\,
      I3 => \wr_ptr_a_reg_n_0_[2]\,
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      O => \plusOp__2\(3)
    );
\wr_ptr_a[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[2]\,
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      I2 => minusOp2_out(4),
      I3 => \wr_ptr_a_reg_n_0_[1]\,
      I4 => \wr_ptr_a_reg_n_0_[3]\,
      I5 => \wr_ptr_a_reg_n_0_[4]\,
      O => \plusOp__2\(4)
    );
\wr_ptr_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => taken_prev_i_2_n_0,
      I1 => \wr_ptr_a_reg_n_0_[3]\,
      I2 => \rd_ptr_a_reg_n_0_[3]\,
      I3 => \rd_ptr_a_reg_n_0_[4]\,
      I4 => \wr_ptr_a_reg_n_0_[4]\,
      O => minusOp2_out(4)
    );
\wr_ptr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_a[0]_i_1__0_n_0\,
      Q => \wr_ptr_a_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__2\(1),
      Q => \wr_ptr_a_reg_n_0_[1]\,
      R => '0'
    );
\wr_ptr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__2\(2),
      Q => \wr_ptr_a_reg_n_0_[2]\,
      R => '0'
    );
\wr_ptr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__2\(3),
      Q => \wr_ptr_a_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__2\(4),
      Q => \wr_ptr_a_reg_n_0_[4]\,
      R => '0'
    );
\wr_ptr_b[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \wr_ptr_gr_b_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => wr_ptr_bin_b_4,
      I3 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I4 => p_1_in,
      O => wr_ptr_bin_b(0)
    );
\wr_ptr_b[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I2 => wr_ptr_bin_b_4,
      I3 => p_0_in1_in,
      O => wr_ptr_bin_b(1)
    );
\wr_ptr_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => wr_ptr_bin_b_4,
      I2 => \wr_ptr_gr_b_reg_n_0_[3]\,
      O => wr_ptr_bin_b(2)
    );
\wr_ptr_b[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_gr_b_reg_n_0_[3]\,
      I1 => wr_ptr_bin_b_4,
      O => wr_ptr_bin_b(3)
    );
\wr_ptr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => wr_ptr_bin_b(0),
      Q => \wr_ptr_b_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => wr_ptr_bin_b(1),
      Q => \wr_ptr_b_reg_n_0_[1]\,
      R => '0'
    );
\wr_ptr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => wr_ptr_bin_b(2),
      Q => \wr_ptr_b_reg_n_0_[2]\,
      R => '0'
    );
\wr_ptr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => wr_ptr_bin_b(3),
      Q => \wr_ptr_b_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => wr_ptr_bin_b_4,
      Q => \wr_ptr_b_reg_n_0_[4]\,
      R => '0'
    );
\wr_ptr_gr0_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr_a_reg_n_0_[0]\,
      Q => \wr_ptr_gr0_b_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_gr0_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr_a_reg_n_0_[1]\,
      Q => \wr_ptr_gr0_b_reg_n_0_[1]\,
      R => '0'
    );
\wr_ptr_gr0_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr_a_reg_n_0_[2]\,
      Q => \wr_ptr_gr0_b_reg_n_0_[2]\,
      R => '0'
    );
\wr_ptr_gr0_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr_a_reg_n_0_[3]\,
      Q => \wr_ptr_gr0_b_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_gr0_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr_a_reg_n_0_[4]\,
      Q => \wr_ptr_gr0_b_reg_n_0_[4]\,
      R => '0'
    );
\wr_ptr_gr_a[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[1]\,
      I1 => \wr_ptr_a_reg_n_0_[0]\,
      O => \wr_ptr_gr_a[0]_i_1_n_0\
    );
\wr_ptr_gr_a[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[2]\,
      I1 => \wr_ptr_a_reg_n_0_[1]\,
      O => \wr_ptr_gr_a[1]_i_1_n_0\
    );
\wr_ptr_gr_a[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[3]\,
      I1 => \wr_ptr_a_reg_n_0_[2]\,
      O => \wr_ptr_gr_a[2]_i_1_n_0\
    );
\wr_ptr_gr_a[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_a_reg_n_0_[4]\,
      I1 => \wr_ptr_a_reg_n_0_[3]\,
      O => \wr_ptr_gr_a[3]_i_1_n_0\
    );
\wr_ptr_gr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_gr_a[0]_i_1_n_0\,
      Q => \wr_ptr_gr_a_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_gr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_gr_a[1]_i_1_n_0\,
      Q => \wr_ptr_gr_a_reg_n_0_[1]\,
      R => '0'
    );
\wr_ptr_gr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_gr_a[2]_i_1_n_0\,
      Q => \wr_ptr_gr_a_reg_n_0_[2]\,
      R => '0'
    );
\wr_ptr_gr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_gr_a[3]_i_1_n_0\,
      Q => \wr_ptr_gr_a_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_gr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \wr_ptr_a_reg_n_0_[4]\,
      Q => \wr_ptr_gr_a_reg_n_0_[4]\,
      R => '0'
    );
\wr_ptr_gr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr0_b_reg_n_0_[0]\,
      Q => \wr_ptr_gr_b_reg_n_0_[0]\,
      R => '0'
    );
\wr_ptr_gr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr0_b_reg_n_0_[1]\,
      Q => p_1_in,
      R => '0'
    );
\wr_ptr_gr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr0_b_reg_n_0_[2]\,
      Q => p_0_in1_in,
      R => '0'
    );
\wr_ptr_gr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr0_b_reg_n_0_[3]\,
      Q => \wr_ptr_gr_b_reg_n_0_[3]\,
      R => '0'
    );
\wr_ptr_gr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => eth_tx_clk,
      CE => '1',
      D => \wr_ptr_gr0_b_reg_n_0_[4]\,
      Q => wr_ptr_bin_b_4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_dyn_control is
  port (
    \state_reg[expect_dhcp_ack]_0\ : out STD_LOGIC;
    \state_reg[dyn_ip_set]_0\ : out STD_LOGIC;
    \dyn_ctrl_stat[pending_rarp]\ : out STD_LOGIC;
    \state_reg[expect_dhcp_offer]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp23_out : out STD_LOGIC;
    \state_reg[dyn_ip][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eqOp22_out : out STD_LOGIC;
    \dhcp_latched_reg[7]_0\ : out STD_LOGIC;
    \dhcp_latched_reg[23]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dhcp_count_reg[4]_0\ : out STD_LOGIC;
    \dhcp_latched_reg[2]_0\ : out STD_LOGIC;
    eqOp16_out : out STD_LOGIC;
    eqOp4_out : out STD_LOGIC;
    \state_reg[dhcp_offer_ip][31]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[dhcp_offer_ip][6]_0\ : out STD_LOGIC;
    \state_reg[pending_dhcp_req]_0\ : out STD_LOGIC;
    \dyn_ctrl_stat[pending_dhcp_req]\ : out STD_LOGIC;
    \dyn_ctrl_stat[pending_dhcp_disc]\ : out STD_LOGIC;
    \state_reg[pending_rarp]_0\ : out STD_LOGIC;
    \state_reg[pending_dhcp_disc]_0\ : out STD_LOGIC;
    \state_reg[pending_rarp]_1\ : out STD_LOGIC;
    \state_reg[pending_dhcp_req]_1\ : out STD_LOGIC;
    \state_reg[pending_dhcp_req]_2\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][31]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[dhcp_offer_serv_ip][30]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][29]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][28]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][27]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][26]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_ip][25]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][24]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][23]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][22]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][21]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][20]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_ip][3]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][19]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][18]_0\ : out STD_LOGIC;
    \dhcp_latched_reg[9]_0\ : out STD_LOGIC;
    \state_reg[dhcp_offer_serv_ip][16]_0\ : out STD_LOGIC;
    \state_reg[pending_dhcp_req]_3\ : out STD_LOGIC;
    \downcount_reg[4]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    \dyn_ctrl_gen_stat[gen_rarp]\ : in STD_LOGIC;
    \dyn_ctrl_gen_stat[gen_dhcp_req]\ : in STD_LOGIC;
    \state_reg[pending_rarp]_2\ : in STD_LOGIC;
    \dyn_ctrl_gen_stat[gen_dhcp_disc]\ : in STD_LOGIC;
    \dhcp_count_reg[5]_0\ : in STD_LOGIC;
    \dyn_ctrl_in_stat[good_dhcp_ack]\ : in STD_LOGIC;
    \dyn_ctrl_in_stat[good_rarp]\ : in STD_LOGIC;
    \dyn_ctrl_in_stat[good_dhcp_offer]\ : in STD_LOGIC;
    is_our_b_ip01_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    is_our_b_ip23_reg : in STD_LOGIC;
    is_dhcp_xid_hi_reg : in STD_LOGIC;
    is_dyn_offer_ip01_reg : in STD_LOGIC;
    is_dyn_offer_ip23_reg : in STD_LOGIC;
    is_dyn_offer_ip23_reg_0 : in STD_LOGIC;
    active_p0_reg : in STD_LOGIC;
    \cmdi_p0_reg[0]\ : in STD_LOGIC;
    cmdi_p0_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_value_p2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    active_p0_reg_0 : in STD_LOGIC;
    \state_reg[dyn_ip][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \downcount_reg[0]_0\ : in STD_LOGIC;
    \downcount_reg[2]_0\ : in STD_LOGIC;
    \dyn_ctrl_in_stat[any_arp]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[dhcp_offer_ip][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[dhcp_offer_serv_ip][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_dyn_control : entity is "fnet_dyn_control";
end top_block_fakernet_top_0_0_fnet_dyn_control;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_dyn_control is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dhcp_latched_reg[23]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dhcp_retry[0]_i_1_n_0\ : STD_LOGIC;
  signal \dhcp_retry[1]_i_2_n_0\ : STD_LOGIC;
  signal \dhcp_retry[1]_i_3_n_0\ : STD_LOGIC;
  signal \dhcp_retry_reg_n_0_[0]\ : STD_LOGIC;
  signal \dhcp_retry_reg_n_0_[1]\ : STD_LOGIC;
  signal \downcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \downcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \downcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \downcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \downcount[5]_i_2_n_0\ : STD_LOGIC;
  signal \downcount[5]_i_3_n_0\ : STD_LOGIC;
  signal \downcount__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^downcount_reg[4]_0\ : STD_LOGIC;
  signal \downcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \downcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \downcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \downcount_reg_n_0_[4]\ : STD_LOGIC;
  signal \downcount_reg_n_0_[5]\ : STD_LOGIC;
  signal \dyn_ctrl_stat[dhcp_offer_ip]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \dyn_ctrl_stat[dhcp_offer_serv_ip]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dyn_ctrl_stat[dhcp_xid]\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \^dyn_ctrl_stat[pending_dhcp_disc]\ : STD_LOGIC;
  signal \^dyn_ctrl_stat[pending_dhcp_req]\ : STD_LOGIC;
  signal \^dyn_ctrl_stat[pending_rarp]\ : STD_LOGIC;
  signal \dyn_response_seen[0]_i_1_n_0\ : STD_LOGIC;
  signal \dyn_response_seen[1]_i_1_n_0\ : STD_LOGIC;
  signal \dyn_response_seen[1]_i_2_n_0\ : STD_LOGIC;
  signal \dyn_response_seen_reg_n_0_[0]\ : STD_LOGIC;
  signal \dyn_response_seen_reg_n_0_[1]\ : STD_LOGIC;
  signal is_dhcp_xid_hi_i_2_n_0 : STD_LOGIC;
  signal is_dhcp_xid_hi_i_3_n_0 : STD_LOGIC;
  signal is_dhcp_xid_hi_i_4_n_0 : STD_LOGIC;
  signal is_dhcp_xid_hi_i_5_n_0 : STD_LOGIC;
  signal is_dhcp_xid_hi_i_7_n_0 : STD_LOGIC;
  signal is_dhcp_xid_lo_i_8_n_0 : STD_LOGIC;
  signal is_dhcp_xid_lo_i_9_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01_i_2_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01_i_3_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01_i_4_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01_i_5_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01_i_7_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip23_i_2_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip23_i_4_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip23_i_5_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip23_i_7_n_0 : STD_LOGIC;
  signal is_our_b_ip01_i_2_n_0 : STD_LOGIC;
  signal is_our_b_ip01_i_3_n_0 : STD_LOGIC;
  signal is_our_b_ip01_i_4_n_0 : STD_LOGIC;
  signal is_our_b_ip01_i_5_n_0 : STD_LOGIC;
  signal is_our_b_ip01_i_7_n_0 : STD_LOGIC;
  signal is_our_b_ip23_i_2_n_0 : STD_LOGIC;
  signal is_our_b_ip23_i_3_n_0 : STD_LOGIC;
  signal is_our_b_ip23_i_4_n_0 : STD_LOGIC;
  signal is_our_b_ip23_i_5_n_0 : STD_LOGIC;
  signal is_our_b_ip23_i_7_n_0 : STD_LOGIC;
  signal lfsr : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal lfsr_next : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \lfsr_reg[29]_srl14_n_0\ : STD_LOGIC;
  signal \mux_value_p2[0]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[10]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[11]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[12]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[13]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[14]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[15]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[2]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[4]_i_5_n_0\ : STD_LOGIC;
  signal \mux_value_p2[5]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[6]_i_5_n_0\ : STD_LOGIC;
  signal \mux_value_p2[7]_i_5_n_0\ : STD_LOGIC;
  signal \mux_value_p2[8]_i_4_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state[dyn_ip][31]_i_1_n_0\ : STD_LOGIC;
  signal \state[dyn_ip_set]_i_1_n_0\ : STD_LOGIC;
  signal \state[expect_dhcp_ack]_i_1_n_0\ : STD_LOGIC;
  signal \state[expect_dhcp_offer]_i_1_n_0\ : STD_LOGIC;
  signal \state[expect_rarp_resp]_i_1_n_0\ : STD_LOGIC;
  signal \state[pending_dhcp_disc]_i_1_n_0\ : STD_LOGIC;
  signal \state[pending_dhcp_req]_i_1_n_0\ : STD_LOGIC;
  signal \^state_reg[dhcp_offer_ip][31]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^state_reg[dyn_ip][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^state_reg[dyn_ip_set]_0\ : STD_LOGIC;
  signal \^state_reg[expect_dhcp_ack]_0\ : STD_LOGIC;
  signal \^state_reg[expect_dhcp_offer]_0\ : STD_LOGIC;
  signal \state_reg[expect_rarp_resp_n_0_]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of active_p0_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cmdi_p0[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cmdi_p0[2]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cmdi_p0[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cmdi_p0[7]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \counter[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dhcp_count[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dhcp_count[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dhcp_count[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dhcp_count[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dhcp_retry[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dhcp_retry[1]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \downcount[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \downcount[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dyn_gen_stat[gen_dhcp_req]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dyn_response_seen[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dyn_response_seen[1]_i_2\ : label is "soft_lutpair91";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lfsr_reg[29]_srl14\ : label is "\inst/t/fakernet/dyn_ctrl/lfsr_reg ";
  attribute srl_name : string;
  attribute srl_name of \lfsr_reg[29]_srl14\ : label is "\inst/t/fakernet/dyn_ctrl/lfsr_reg[29]_srl14 ";
  attribute SOFT_HLUTNM of reset_offset_p0_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \state[pending_dhcp_disc]_i_1\ : label is "soft_lutpair87";
begin
  Q(0) <= \^q\(0);
  \dhcp_latched_reg[23]_0\(4 downto 0) <= \^dhcp_latched_reg[23]_0\(4 downto 0);
  \downcount_reg[4]_0\ <= \^downcount_reg[4]_0\;
  \dyn_ctrl_stat[pending_dhcp_disc]\ <= \^dyn_ctrl_stat[pending_dhcp_disc]\;
  \dyn_ctrl_stat[pending_dhcp_req]\ <= \^dyn_ctrl_stat[pending_dhcp_req]\;
  \dyn_ctrl_stat[pending_rarp]\ <= \^dyn_ctrl_stat[pending_rarp]\;
  \state_reg[dhcp_offer_ip][31]_0\(4 downto 0) <= \^state_reg[dhcp_offer_ip][31]_0\(4 downto 0);
  \state_reg[dyn_ip][31]_0\(31 downto 0) <= \^state_reg[dyn_ip][31]_0\(31 downto 0);
  \state_reg[dyn_ip_set]_0\ <= \^state_reg[dyn_ip_set]_0\;
  \state_reg[expect_dhcp_ack]_0\ <= \^state_reg[expect_dhcp_ack]_0\;
  \state_reg[expect_dhcp_offer]_0\ <= \^state_reg[expect_dhcp_offer]_0\;
active_p0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I2 => \^dyn_ctrl_stat[pending_rarp]\,
      I3 => active_p0_reg,
      I4 => active_p0_reg_0,
      O => \state_reg[pending_dhcp_req]_3\
    );
\cmdi_p0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_rarp]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I2 => cmdi_p0_reg_rep(0),
      I3 => \cmdi_p0_reg[0]\,
      O => \state_reg[pending_rarp]_0\
    );
\cmdi_p0[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      O => \state_reg[pending_dhcp_req]_2\
    );
\cmdi_p0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I2 => \^dyn_ctrl_stat[pending_rarp]\,
      I3 => active_p0_reg,
      I4 => \cmdi_p0_reg[0]\,
      O => \state_reg[pending_dhcp_req]_0\
    );
\cmdi_p0[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I2 => \^dyn_ctrl_stat[pending_rarp]\,
      O => \state_reg[pending_dhcp_req]_1\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => plusOp(0)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => plusOp(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(2),
      O => plusOp(2)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => counter_reg(2),
      I3 => counter_reg(3),
      O => plusOp(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => counter_reg(3),
      I4 => counter_reg(4),
      O => plusOp(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(1),
      I2 => counter_reg(0),
      I3 => counter_reg(2),
      I4 => counter_reg(4),
      I5 => counter_reg(5),
      O => plusOp(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter[7]_i_2_n_0\,
      I1 => counter_reg(6),
      O => plusOp(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter[7]_i_2_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      O => plusOp(7)
    );
\counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => counter_reg(2),
      I5 => counter_reg(4),
      O => \counter[7]_i_2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(0),
      Q => counter_reg(0),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(1),
      Q => counter_reg(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(2),
      Q => counter_reg(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(3),
      Q => counter_reg(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(4),
      Q => counter_reg(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(5),
      Q => counter_reg(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(6),
      Q => counter_reg(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(7),
      Q => counter_reg(7),
      R => '0'
    );
\dhcp_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(2),
      O => \plusOp__0\(0)
    );
\dhcp_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I1 => \dyn_ctrl_stat[dhcp_xid]\(3),
      O => \plusOp__0\(1)
    );
\dhcp_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I1 => \dyn_ctrl_stat[dhcp_xid]\(3),
      I2 => \dyn_ctrl_stat[dhcp_xid]\(4),
      O => \plusOp__0\(2)
    );
\dhcp_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(3),
      I1 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I2 => \dyn_ctrl_stat[dhcp_xid]\(4),
      I3 => \^dhcp_latched_reg[23]_0\(0),
      O => \plusOp__0\(3)
    );
\dhcp_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(4),
      I1 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I2 => \dyn_ctrl_stat[dhcp_xid]\(3),
      I3 => \^dhcp_latched_reg[23]_0\(0),
      I4 => \dyn_ctrl_stat[dhcp_xid]\(6),
      O => \plusOp__0\(4)
    );
\dhcp_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^dhcp_latched_reg[23]_0\(0),
      I1 => \dyn_ctrl_stat[dhcp_xid]\(3),
      I2 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(4),
      I4 => \dyn_ctrl_stat[dhcp_xid]\(6),
      I5 => \^dhcp_latched_reg[23]_0\(1),
      O => \plusOp__0\(5)
    );
\dhcp_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(0),
      Q => \dyn_ctrl_stat[dhcp_xid]\(2),
      R => '0'
    );
\dhcp_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(1),
      Q => \dyn_ctrl_stat[dhcp_xid]\(3),
      R => '0'
    );
\dhcp_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(2),
      Q => \dyn_ctrl_stat[dhcp_xid]\(4),
      R => '0'
    );
\dhcp_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(3),
      Q => \^dhcp_latched_reg[23]_0\(0),
      R => '0'
    );
\dhcp_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(4),
      Q => \dyn_ctrl_stat[dhcp_xid]\(6),
      R => '0'
    );
\dhcp_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => \plusOp__0\(5),
      Q => \^dhcp_latched_reg[23]_0\(1),
      R => '0'
    );
\dhcp_latched_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(0),
      Q => \^dhcp_latched_reg[23]_0\(2),
      R => '0'
    );
\dhcp_latched_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(2),
      Q => \dyn_ctrl_stat[dhcp_xid]\(18),
      R => '0'
    );
\dhcp_latched_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(3),
      Q => \dyn_ctrl_stat[dhcp_xid]\(19),
      R => '0'
    );
\dhcp_latched_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(4),
      Q => \dyn_ctrl_stat[dhcp_xid]\(20),
      R => '0'
    );
\dhcp_latched_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(5),
      Q => \dyn_ctrl_stat[dhcp_xid]\(21),
      R => '0'
    );
\dhcp_latched_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(6),
      Q => \dyn_ctrl_stat[dhcp_xid]\(22),
      R => '0'
    );
\dhcp_latched_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(7),
      Q => \dyn_ctrl_stat[dhcp_xid]\(23),
      R => '0'
    );
\dhcp_latched_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(8),
      Q => \dyn_ctrl_stat[dhcp_xid]\(24),
      R => '0'
    );
\dhcp_latched_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(9),
      Q => \dyn_ctrl_stat[dhcp_xid]\(25),
      R => '0'
    );
\dhcp_latched_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(10),
      Q => \dyn_ctrl_stat[dhcp_xid]\(26),
      R => '0'
    );
\dhcp_latched_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(11),
      Q => \dyn_ctrl_stat[dhcp_xid]\(27),
      R => '0'
    );
\dhcp_latched_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(1),
      Q => \^dhcp_latched_reg[23]_0\(3),
      R => '0'
    );
\dhcp_latched_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(12),
      Q => \dyn_ctrl_stat[dhcp_xid]\(28),
      R => '0'
    );
\dhcp_latched_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(13),
      Q => \dyn_ctrl_stat[dhcp_xid]\(29),
      R => '0'
    );
\dhcp_latched_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(14),
      Q => \dyn_ctrl_stat[dhcp_xid]\(30),
      R => '0'
    );
\dhcp_latched_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(15),
      Q => \^dhcp_latched_reg[23]_0\(4),
      R => '0'
    );
\dhcp_latched_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(2),
      Q => \dyn_ctrl_stat[dhcp_xid]\(10),
      R => '0'
    );
\dhcp_latched_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(3),
      Q => \dyn_ctrl_stat[dhcp_xid]\(11),
      R => '0'
    );
\dhcp_latched_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(4),
      Q => \dyn_ctrl_stat[dhcp_xid]\(12),
      R => '0'
    );
\dhcp_latched_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(5),
      Q => \dyn_ctrl_stat[dhcp_xid]\(13),
      R => '0'
    );
\dhcp_latched_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(6),
      Q => \dyn_ctrl_stat[dhcp_xid]\(14),
      R => '0'
    );
\dhcp_latched_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => counter_reg(7),
      Q => \dyn_ctrl_stat[dhcp_xid]\(15),
      R => '0'
    );
\dhcp_latched_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(0),
      Q => \dyn_ctrl_stat[dhcp_xid]\(16),
      R => '0'
    );
\dhcp_latched_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_count_reg[5]_0\,
      D => lfsr(1),
      Q => \dyn_ctrl_stat[dhcp_xid]\(17),
      R => '0'
    );
\dhcp_retry[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dhcp_retry_reg_n_0_[0]\,
      O => \dhcp_retry[0]_i_1_n_0\
    );
\dhcp_retry[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \dhcp_retry_reg_n_0_[0]\,
      I2 => \dhcp_retry_reg_n_0_[1]\,
      O => \dhcp_retry[1]_i_2_n_0\
    );
\dhcp_retry[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dhcp_retry_reg_n_0_[0]\,
      I1 => \dhcp_retry_reg_n_0_[1]\,
      O => \dhcp_retry[1]_i_3_n_0\
    );
\dhcp_retry_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_retry[1]_i_2_n_0\,
      D => \dhcp_retry[0]_i_1_n_0\,
      Q => \dhcp_retry_reg_n_0_[0]\,
      S => SS(0)
    );
\dhcp_retry_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dhcp_retry[1]_i_2_n_0\,
      D => \dhcp_retry[1]_i_3_n_0\,
      Q => \dhcp_retry_reg_n_0_[1]\,
      S => SS(0)
    );
\downcount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \downcount_reg_n_0_[1]\,
      I2 => \^q\(0),
      O => \downcount[1]_i_1_n_0\
    );
\downcount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6FFFFAAA6AAAA"
    )
        port map (
      I0 => \downcount_reg_n_0_[2]\,
      I1 => \downcount_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \downcount_reg_n_0_[1]\,
      I4 => \^downcount_reg[4]_0\,
      I5 => \dyn_ctrl_in_stat[any_arp]\,
      O => \downcount[2]_i_1_n_0\
    );
\downcount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEB"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \downcount_reg_n_0_[3]\,
      I2 => \downcount_reg_n_0_[1]\,
      I3 => \^q\(0),
      I4 => \downcount_reg_n_0_[2]\,
      O => \downcount[3]_i_1_n_0\
    );
\downcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \downcount_reg_n_0_[4]\,
      I2 => \downcount_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \downcount_reg_n_0_[1]\,
      I5 => \downcount_reg_n_0_[3]\,
      O => \downcount[4]_i_1_n_0\
    );
\downcount[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \dyn_response_seen_reg_n_0_[0]\,
      I2 => \dyn_response_seen_reg_n_0_[1]\,
      O => \downcount__0\(5)
    );
\downcount[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \downcount_reg[2]_0\,
      I1 => \^downcount_reg[4]_0\,
      I2 => \dyn_ctrl_in_stat[any_arp]\,
      O => \downcount[5]_i_2_n_0\
    );
\downcount[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \downcount_reg_n_0_[3]\,
      I1 => \downcount_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \downcount_reg_n_0_[2]\,
      I4 => \downcount_reg_n_0_[4]\,
      I5 => \downcount_reg_n_0_[5]\,
      O => \downcount[5]_i_3_n_0\
    );
\downcount[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \downcount_reg_n_0_[4]\,
      I1 => \downcount_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \downcount_reg_n_0_[1]\,
      I4 => \downcount_reg_n_0_[3]\,
      I5 => \downcount_reg_n_0_[5]\,
      O => \^downcount_reg[4]_0\
    );
\downcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \downcount[5]_i_2_n_0\,
      D => \downcount_reg[0]_0\,
      Q => \^q\(0),
      R => \downcount__0\(5)
    );
\downcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \downcount[5]_i_2_n_0\,
      D => \downcount[1]_i_1_n_0\,
      Q => \downcount_reg_n_0_[1]\,
      R => \downcount__0\(5)
    );
\downcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \downcount[2]_i_1_n_0\,
      Q => \downcount_reg_n_0_[2]\,
      R => '0'
    );
\downcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \downcount[5]_i_2_n_0\,
      D => \downcount[3]_i_1_n_0\,
      Q => \downcount_reg_n_0_[3]\,
      R => \downcount__0\(5)
    );
\downcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \downcount[5]_i_2_n_0\,
      D => \downcount[4]_i_1_n_0\,
      Q => \downcount_reg_n_0_[4]\,
      R => \downcount__0\(5)
    );
\downcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \downcount[5]_i_2_n_0\,
      D => \downcount[5]_i_3_n_0\,
      Q => \downcount_reg_n_0_[5]\,
      R => \downcount__0\(5)
    );
\dyn_gen_stat[gen_dhcp_req]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I1 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      I2 => active_p0_reg,
      I3 => \^dyn_ctrl_stat[pending_rarp]\,
      O => \state_reg[pending_dhcp_disc]_0\
    );
\dyn_response_seen[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dyn_response_seen_reg_n_0_[0]\,
      O => \dyn_response_seen[0]_i_1_n_0\
    );
\dyn_response_seen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \dyn_response_seen_reg_n_0_[0]\,
      I2 => \dyn_response_seen_reg_n_0_[1]\,
      O => \dyn_response_seen[1]_i_1_n_0\
    );
\dyn_response_seen[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dyn_response_seen_reg_n_0_[0]\,
      I1 => \dyn_response_seen_reg_n_0_[1]\,
      O => \dyn_response_seen[1]_i_2_n_0\
    );
\dyn_response_seen_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dyn_response_seen[1]_i_1_n_0\,
      D => \dyn_response_seen[0]_i_1_n_0\,
      Q => \dyn_response_seen_reg_n_0_[0]\,
      S => \state[dyn_ip][31]_i_1_n_0\
    );
\dyn_response_seen_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \dyn_response_seen[1]_i_1_n_0\,
      D => \dyn_response_seen[1]_i_2_n_0\,
      Q => \dyn_response_seen_reg_n_0_[1]\,
      S => \state[dyn_ip][31]_i_1_n_0\
    );
is_dhcp_xid_hi_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_dhcp_xid_hi_i_2_n_0,
      I1 => is_dhcp_xid_hi_i_3_n_0,
      I2 => is_dhcp_xid_hi_i_4_n_0,
      I3 => is_dhcp_xid_hi_i_5_n_0,
      I4 => is_dhcp_xid_hi_reg,
      I5 => is_dhcp_xid_hi_i_7_n_0,
      O => eqOp16_out
    );
is_dhcp_xid_hi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(22),
      I1 => D(6),
      I2 => D(7),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(23),
      I4 => D(8),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(24),
      O => is_dhcp_xid_hi_i_2_n_0
    );
is_dhcp_xid_hi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(25),
      I1 => D(9),
      I2 => D(10),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(26),
      I4 => D(11),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(27),
      O => is_dhcp_xid_hi_i_3_n_0
    );
is_dhcp_xid_hi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(16),
      I1 => D(0),
      I2 => D(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(17),
      I4 => D(2),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(18),
      O => is_dhcp_xid_hi_i_4_n_0
    );
is_dhcp_xid_hi_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(19),
      I1 => D(3),
      I2 => D(4),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(20),
      I4 => D(5),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(21),
      O => is_dhcp_xid_hi_i_5_n_0
    );
is_dhcp_xid_hi_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(28),
      I1 => D(12),
      I2 => D(14),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(30),
      I4 => D(13),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(29),
      O => is_dhcp_xid_hi_i_7_n_0
    );
is_dhcp_xid_lo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(6),
      I1 => D(6),
      I2 => \^dhcp_latched_reg[23]_0\(2),
      I3 => D(8),
      I4 => D(3),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(3),
      O => \dhcp_count_reg[4]_0\
    );
is_dhcp_xid_lo_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => is_dhcp_xid_lo_i_8_n_0,
      I1 => \dyn_ctrl_stat[dhcp_xid]\(15),
      I2 => D(15),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(12),
      I4 => D(12),
      I5 => is_dhcp_xid_lo_i_9_n_0,
      O => \dhcp_latched_reg[7]_0\
    );
is_dhcp_xid_lo_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(10),
      I1 => D(10),
      I2 => \^dhcp_latched_reg[23]_0\(0),
      I3 => D(5),
      I4 => D(4),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(4),
      O => \dhcp_latched_reg[2]_0\
    );
is_dhcp_xid_lo_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(14),
      I1 => D(14),
      I2 => D(2),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I4 => D(13),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(13),
      O => is_dhcp_xid_lo_i_8_n_0
    );
is_dhcp_xid_lo_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(11),
      I1 => D(11),
      I2 => D(6),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(6),
      I4 => \dyn_ctrl_stat[dhcp_xid]\(4),
      I5 => D(4),
      O => is_dhcp_xid_lo_i_9_n_0
    );
is_dyn_offer_ip01_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_dyn_offer_ip01_i_2_n_0,
      I1 => is_dyn_offer_ip01_i_3_n_0,
      I2 => is_dyn_offer_ip01_i_4_n_0,
      I3 => is_dyn_offer_ip01_i_5_n_0,
      I4 => is_dyn_offer_ip01_reg,
      I5 => is_dyn_offer_ip01_i_7_n_0,
      O => eqOp4_out
    );
is_dyn_offer_ip01_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(22),
      I1 => D(6),
      I2 => D(7),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(23),
      I4 => D(8),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(24),
      O => is_dyn_offer_ip01_i_2_n_0
    );
is_dyn_offer_ip01_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(25),
      I1 => D(9),
      I2 => D(10),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(26),
      I4 => D(11),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(27),
      O => is_dyn_offer_ip01_i_3_n_0
    );
is_dyn_offer_ip01_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(16),
      I1 => D(0),
      I2 => D(2),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(18),
      I4 => D(1),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(17),
      O => is_dyn_offer_ip01_i_4_n_0
    );
is_dyn_offer_ip01_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(19),
      I1 => D(3),
      I2 => D(4),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(20),
      I4 => D(5),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(21),
      O => is_dyn_offer_ip01_i_5_n_0
    );
is_dyn_offer_ip01_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(28),
      I1 => D(12),
      I2 => D(13),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(29),
      I4 => D(14),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(30),
      O => is_dyn_offer_ip01_i_7_n_0
    );
is_dyn_offer_ip23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_dyn_offer_ip23_i_2_n_0,
      I1 => is_dyn_offer_ip23_reg,
      I2 => is_dyn_offer_ip23_i_4_n_0,
      I3 => is_dyn_offer_ip23_i_5_n_0,
      I4 => is_dyn_offer_ip23_reg_0,
      I5 => is_dyn_offer_ip23_i_7_n_0,
      O => \state_reg[dhcp_offer_ip][6]_0\
    );
is_dyn_offer_ip23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(6),
      I1 => D(6),
      I2 => D(8),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(8),
      I4 => D(7),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(7),
      O => is_dyn_offer_ip23_i_2_n_0
    );
is_dyn_offer_ip23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(0),
      I1 => D(0),
      I2 => D(1),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(1),
      I4 => D(2),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(2),
      O => is_dyn_offer_ip23_i_4_n_0
    );
is_dyn_offer_ip23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(3),
      I1 => D(3),
      I2 => D(5),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(5),
      I4 => D(4),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(4),
      O => is_dyn_offer_ip23_i_5_n_0
    );
is_dyn_offer_ip23_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(12),
      I1 => D(12),
      I2 => D(14),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(14),
      I4 => D(13),
      I5 => \dyn_ctrl_stat[dhcp_offer_ip]\(13),
      O => is_dyn_offer_ip23_i_7_n_0
    );
is_our_b_ip01_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_our_b_ip01_i_2_n_0,
      I1 => is_our_b_ip01_i_3_n_0,
      I2 => is_our_b_ip01_i_4_n_0,
      I3 => is_our_b_ip01_i_5_n_0,
      I4 => is_our_b_ip01_reg,
      I5 => is_our_b_ip01_i_7_n_0,
      O => eqOp23_out
    );
is_our_b_ip01_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(22),
      I1 => D(6),
      I2 => D(7),
      I3 => \^state_reg[dyn_ip][31]_0\(23),
      I4 => D(8),
      I5 => \^state_reg[dyn_ip][31]_0\(24),
      O => is_our_b_ip01_i_2_n_0
    );
is_our_b_ip01_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(25),
      I1 => D(9),
      I2 => D(11),
      I3 => \^state_reg[dyn_ip][31]_0\(27),
      I4 => D(10),
      I5 => \^state_reg[dyn_ip][31]_0\(26),
      O => is_our_b_ip01_i_3_n_0
    );
is_our_b_ip01_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(16),
      I1 => D(0),
      I2 => D(2),
      I3 => \^state_reg[dyn_ip][31]_0\(18),
      I4 => D(1),
      I5 => \^state_reg[dyn_ip][31]_0\(17),
      O => is_our_b_ip01_i_4_n_0
    );
is_our_b_ip01_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(19),
      I1 => D(3),
      I2 => D(4),
      I3 => \^state_reg[dyn_ip][31]_0\(20),
      I4 => D(5),
      I5 => \^state_reg[dyn_ip][31]_0\(21),
      O => is_our_b_ip01_i_5_n_0
    );
is_our_b_ip01_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(28),
      I1 => D(12),
      I2 => D(14),
      I3 => \^state_reg[dyn_ip][31]_0\(30),
      I4 => D(13),
      I5 => \^state_reg[dyn_ip][31]_0\(29),
      O => is_our_b_ip01_i_7_n_0
    );
is_our_b_ip23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_our_b_ip23_i_2_n_0,
      I1 => is_our_b_ip23_i_3_n_0,
      I2 => is_our_b_ip23_i_4_n_0,
      I3 => is_our_b_ip23_i_5_n_0,
      I4 => is_our_b_ip23_reg,
      I5 => is_our_b_ip23_i_7_n_0,
      O => eqOp22_out
    );
is_our_b_ip23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(6),
      I1 => D(6),
      I2 => D(8),
      I3 => \^state_reg[dyn_ip][31]_0\(8),
      I4 => D(7),
      I5 => \^state_reg[dyn_ip][31]_0\(7),
      O => is_our_b_ip23_i_2_n_0
    );
is_our_b_ip23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(9),
      I1 => D(9),
      I2 => D(10),
      I3 => \^state_reg[dyn_ip][31]_0\(10),
      I4 => D(11),
      I5 => \^state_reg[dyn_ip][31]_0\(11),
      O => is_our_b_ip23_i_3_n_0
    );
is_our_b_ip23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(0),
      I1 => D(0),
      I2 => D(2),
      I3 => \^state_reg[dyn_ip][31]_0\(2),
      I4 => D(1),
      I5 => \^state_reg[dyn_ip][31]_0\(1),
      O => is_our_b_ip23_i_4_n_0
    );
is_our_b_ip23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(3),
      I1 => D(3),
      I2 => D(4),
      I3 => \^state_reg[dyn_ip][31]_0\(4),
      I4 => D(5),
      I5 => \^state_reg[dyn_ip][31]_0\(5),
      O => is_our_b_ip23_i_5_n_0
    );
is_our_b_ip23_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^state_reg[dyn_ip][31]_0\(12),
      I1 => D(12),
      I2 => D(13),
      I3 => \^state_reg[dyn_ip][31]_0\(13),
      I4 => D(14),
      I5 => \^state_reg[dyn_ip][31]_0\(14),
      O => is_our_b_ip23_i_7_n_0
    );
\lfsr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lfsr(2),
      I1 => lfsr(30),
      O => lfsr_next(0)
    );
\lfsr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr_next(0),
      Q => lfsr(0),
      R => '0'
    );
\lfsr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(9),
      Q => lfsr(10),
      R => '0'
    );
\lfsr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(10),
      Q => lfsr(11),
      R => '0'
    );
\lfsr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(11),
      Q => lfsr(12),
      R => '0'
    );
\lfsr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(12),
      Q => lfsr(13),
      R => '0'
    );
\lfsr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(13),
      Q => lfsr(14),
      R => '0'
    );
\lfsr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(14),
      Q => lfsr(15),
      R => '0'
    );
\lfsr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(0),
      Q => lfsr(1),
      R => '0'
    );
\lfsr_reg[29]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"3FFF"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => E(0),
      CLK => clk_in,
      D => lfsr(15),
      Q => \lfsr_reg[29]_srl14_n_0\
    );
\lfsr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(1),
      Q => lfsr(2),
      R => '0'
    );
\lfsr_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \lfsr_reg[29]_srl14_n_0\,
      Q => lfsr(30),
      R => '0'
    );
\lfsr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(2),
      Q => lfsr(3),
      R => '0'
    );
\lfsr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(3),
      Q => lfsr(4),
      R => '0'
    );
\lfsr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(4),
      Q => lfsr(5),
      R => '0'
    );
\lfsr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(5),
      Q => lfsr(6),
      R => '0'
    );
\lfsr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(6),
      Q => lfsr(7),
      R => '0'
    );
\lfsr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(7),
      Q => lfsr(8),
      R => '0'
    );
\lfsr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => lfsr(8),
      Q => lfsr(9),
      R => '0'
    );
\mux_value_p2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(16),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(0),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[0]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][16]_0\
    );
\mux_value_p2[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(0),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(16),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \mux_value_p2_reg[0]\(0),
      I4 => \dyn_ctrl_stat[dhcp_xid]\(16),
      O => \mux_value_p2[0]_i_4_n_0\
    );
\mux_value_p2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(26),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(10),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[10]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][26]_0\
    );
\mux_value_p2[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^state_reg[dhcp_offer_ip][31]_0\(1),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(26),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(10),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(26),
      O => \mux_value_p2[10]_i_4_n_0\
    );
\mux_value_p2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(27),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(11),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[11]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][27]_0\
    );
\mux_value_p2[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^state_reg[dhcp_offer_ip][31]_0\(2),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(27),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(11),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(27),
      O => \mux_value_p2[11]_i_4_n_0\
    );
\mux_value_p2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(28),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(12),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[12]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][28]_0\
    );
\mux_value_p2[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(12),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(28),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(12),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(28),
      O => \mux_value_p2[12]_i_4_n_0\
    );
\mux_value_p2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(29),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(13),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[13]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][29]_0\
    );
\mux_value_p2[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(13),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(29),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(13),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(29),
      O => \mux_value_p2[13]_i_4_n_0\
    );
\mux_value_p2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(30),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(14),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[14]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][30]_0\
    );
\mux_value_p2[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(14),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(30),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(14),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(30),
      O => \mux_value_p2[14]_i_4_n_0\
    );
\mux_value_p2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(31),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(15),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[15]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][31]_0\
    );
\mux_value_p2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^state_reg[dhcp_offer_ip][31]_0\(3),
      I1 => \^state_reg[dhcp_offer_ip][31]_0\(4),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(15),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \^dhcp_latched_reg[23]_0\(4),
      O => \mux_value_p2[15]_i_4_n_0\
    );
\mux_value_p2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FECE3E0E"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_xid]\(17),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_offer_ip]\(17),
      I4 => \dyn_ctrl_stat[dhcp_offer_ip]\(1),
      I5 => \mux_value_p2_reg[0]\(2),
      O => \dhcp_latched_reg[9]_0\
    );
\mux_value_p2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(18),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(2),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[2]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][18]_0\
    );
\mux_value_p2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(2),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(18),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(2),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(18),
      O => \mux_value_p2[2]_i_4_n_0\
    );
\mux_value_p2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(19),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(3),
      I3 => \mux_value_p2_reg[0]\(1),
      O => \state_reg[dhcp_offer_serv_ip][19]_0\
    );
\mux_value_p2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(3),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(19),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(3),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(19),
      O => \state_reg[dhcp_offer_ip][3]_0\
    );
\mux_value_p2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(20),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(4),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[4]_i_5_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][20]_0\
    );
\mux_value_p2[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(4),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(20),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(4),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(20),
      O => \mux_value_p2[4]_i_5_n_0\
    );
\mux_value_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(21),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(5),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[5]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][21]_0\
    );
\mux_value_p2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(5),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(21),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \^dhcp_latched_reg[23]_0\(0),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(21),
      O => \mux_value_p2[5]_i_4_n_0\
    );
\mux_value_p2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(22),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(6),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[6]_i_5_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][22]_0\
    );
\mux_value_p2[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(6),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(22),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(6),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(22),
      O => \mux_value_p2[6]_i_5_n_0\
    );
\mux_value_p2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(23),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(7),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[7]_i_5_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][23]_0\
    );
\mux_value_p2[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(7),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(23),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \^dhcp_latched_reg[23]_0\(1),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(23),
      O => \mux_value_p2[7]_i_5_n_0\
    );
\mux_value_p2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(24),
      I1 => \mux_value_p2_reg[0]\(0),
      I2 => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(8),
      I3 => \mux_value_p2_reg[0]\(1),
      I4 => \mux_value_p2_reg[0]\(2),
      I5 => \mux_value_p2[8]_i_4_n_0\,
      O => \state_reg[dhcp_offer_serv_ip][24]_0\
    );
\mux_value_p2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(8),
      I1 => \dyn_ctrl_stat[dhcp_offer_ip]\(24),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \^dhcp_latched_reg[23]_0\(2),
      I4 => \mux_value_p2_reg[0]\(0),
      I5 => \dyn_ctrl_stat[dhcp_xid]\(24),
      O => \mux_value_p2[8]_i_4_n_0\
    );
\mux_value_p2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303F3F505F505F"
    )
        port map (
      I0 => \dyn_ctrl_stat[dhcp_offer_ip]\(25),
      I1 => \^state_reg[dhcp_offer_ip][31]_0\(0),
      I2 => \mux_value_p2_reg[0]\(1),
      I3 => \dyn_ctrl_stat[dhcp_xid]\(25),
      I4 => \^dhcp_latched_reg[23]_0\(3),
      I5 => \mux_value_p2_reg[0]\(0),
      O => \state_reg[dhcp_offer_ip][25]_0\
    );
reset_offset_p0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => active_p0_reg,
      I1 => \^dyn_ctrl_stat[pending_rarp]\,
      I2 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      I3 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      O => \state_reg[pending_rarp]_1\
    );
\state[dyn_ip][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state_reg[expect_rarp_resp_n_0_]\,
      I1 => \dyn_ctrl_in_stat[good_rarp]\,
      I2 => \^state_reg[expect_dhcp_ack]_0\,
      I3 => \dyn_ctrl_in_stat[good_dhcp_ack]\,
      O => \state[dyn_ip][31]_i_1_n_0\
    );
\state[dyn_ip_set]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \^state_reg[dyn_ip_set]_0\,
      I1 => \dyn_ctrl_in_stat[good_dhcp_ack]\,
      I2 => \^state_reg[expect_dhcp_ack]_0\,
      I3 => \dyn_ctrl_in_stat[good_rarp]\,
      I4 => \state_reg[expect_rarp_resp_n_0_]\,
      O => \state[dyn_ip_set]_i_1_n_0\
    );
\state[expect_dhcp_ack]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[expect_dhcp_ack]_0\,
      I1 => \dyn_ctrl_in_stat[good_dhcp_ack]\,
      O => \state[expect_dhcp_ack]_i_1_n_0\
    );
\state[expect_dhcp_offer]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[expect_dhcp_offer]_0\,
      I1 => \dyn_ctrl_in_stat[good_dhcp_offer]\,
      O => \state[expect_dhcp_offer]_i_1_n_0\
    );
\state[expect_rarp_resp]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg[expect_rarp_resp_n_0_]\,
      I1 => \dyn_ctrl_in_stat[good_rarp]\,
      O => \state[expect_rarp_resp]_i_1_n_0\
    );
\state[pending_dhcp_disc]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \dhcp_retry_reg_n_0_[1]\,
      I1 => \dhcp_retry_reg_n_0_[0]\,
      I2 => \dhcp_count_reg[5]_0\,
      I3 => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      O => \state[pending_dhcp_disc]_i_1_n_0\
    );
\state[pending_dhcp_req]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8A8A8"
    )
        port map (
      I0 => \dhcp_count_reg[5]_0\,
      I1 => \dhcp_retry_reg_n_0_[0]\,
      I2 => \dhcp_retry_reg_n_0_[1]\,
      I3 => \dyn_ctrl_in_stat[good_dhcp_offer]\,
      I4 => \^state_reg[expect_dhcp_offer]_0\,
      I5 => \^dyn_ctrl_stat[pending_dhcp_req]\,
      O => \state[pending_dhcp_req]_i_1_n_0\
    );
\state_reg[dhcp_offer_ip][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(0),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(0),
      R => '0'
    );
\state_reg[dhcp_offer_ip][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(10),
      Q => \^state_reg[dhcp_offer_ip][31]_0\(1),
      R => '0'
    );
\state_reg[dhcp_offer_ip][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(11),
      Q => \^state_reg[dhcp_offer_ip][31]_0\(2),
      R => '0'
    );
\state_reg[dhcp_offer_ip][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(12),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(12),
      R => '0'
    );
\state_reg[dhcp_offer_ip][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(13),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(13),
      R => '0'
    );
\state_reg[dhcp_offer_ip][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(14),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(14),
      R => '0'
    );
\state_reg[dhcp_offer_ip][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(15),
      Q => \^state_reg[dhcp_offer_ip][31]_0\(3),
      R => '0'
    );
\state_reg[dhcp_offer_ip][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(16),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(16),
      R => '0'
    );
\state_reg[dhcp_offer_ip][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(17),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(17),
      R => '0'
    );
\state_reg[dhcp_offer_ip][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(18),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(18),
      R => '0'
    );
\state_reg[dhcp_offer_ip][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(19),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(19),
      R => '0'
    );
\state_reg[dhcp_offer_ip][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(1),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(1),
      R => '0'
    );
\state_reg[dhcp_offer_ip][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(20),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(20),
      R => '0'
    );
\state_reg[dhcp_offer_ip][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(21),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(21),
      R => '0'
    );
\state_reg[dhcp_offer_ip][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(22),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(22),
      R => '0'
    );
\state_reg[dhcp_offer_ip][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(23),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(23),
      R => '0'
    );
\state_reg[dhcp_offer_ip][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(24),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(24),
      R => '0'
    );
\state_reg[dhcp_offer_ip][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(25),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(25),
      R => '0'
    );
\state_reg[dhcp_offer_ip][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(26),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(26),
      R => '0'
    );
\state_reg[dhcp_offer_ip][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(27),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(27),
      R => '0'
    );
\state_reg[dhcp_offer_ip][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(28),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(28),
      R => '0'
    );
\state_reg[dhcp_offer_ip][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(29),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(29),
      R => '0'
    );
\state_reg[dhcp_offer_ip][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(2),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(2),
      R => '0'
    );
\state_reg[dhcp_offer_ip][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(30),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(30),
      R => '0'
    );
\state_reg[dhcp_offer_ip][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(31),
      Q => \^state_reg[dhcp_offer_ip][31]_0\(4),
      R => '0'
    );
\state_reg[dhcp_offer_ip][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(3),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(3),
      R => '0'
    );
\state_reg[dhcp_offer_ip][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(4),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(4),
      R => '0'
    );
\state_reg[dhcp_offer_ip][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(5),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(5),
      R => '0'
    );
\state_reg[dhcp_offer_ip][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(6),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(6),
      R => '0'
    );
\state_reg[dhcp_offer_ip][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(7),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(7),
      R => '0'
    );
\state_reg[dhcp_offer_ip][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(8),
      Q => \dyn_ctrl_stat[dhcp_offer_ip]\(8),
      R => '0'
    );
\state_reg[dhcp_offer_ip][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dyn_ip][31]_1\(9),
      Q => \^state_reg[dhcp_offer_ip][31]_0\(0),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(0),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(0),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(10),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(10),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(11),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(11),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(12),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(12),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(13),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(13),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(14),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(14),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(15),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(15),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(16),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(16),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(17),
      Q => \state_reg[dhcp_offer_serv_ip][25]_0\(2),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(18),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(18),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(19),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(19),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(1),
      Q => \state_reg[dhcp_offer_serv_ip][25]_0\(0),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(20),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(20),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(21),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(21),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(22),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(22),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(23),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(23),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(24),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(24),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(25),
      Q => \state_reg[dhcp_offer_serv_ip][25]_0\(3),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(26),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(26),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(27),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(27),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(28),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(28),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(29),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(29),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(2),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(2),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(30),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(30),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(31),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(31),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(3),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(3),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(4),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(4),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(5),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(5),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(6),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(6),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(7),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(7),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(8),
      Q => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(8),
      R => '0'
    );
\state_reg[dhcp_offer_serv_ip][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state_reg[dhcp_offer_ip][31]_1\(0),
      D => \state_reg[dhcp_offer_serv_ip][31]_1\(9),
      Q => \state_reg[dhcp_offer_serv_ip][25]_0\(1),
      R => '0'
    );
\state_reg[dyn_ip][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(0),
      Q => \^state_reg[dyn_ip][31]_0\(0),
      R => '0'
    );
\state_reg[dyn_ip][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(10),
      Q => \^state_reg[dyn_ip][31]_0\(10),
      R => '0'
    );
\state_reg[dyn_ip][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(11),
      Q => \^state_reg[dyn_ip][31]_0\(11),
      R => '0'
    );
\state_reg[dyn_ip][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(12),
      Q => \^state_reg[dyn_ip][31]_0\(12),
      R => '0'
    );
\state_reg[dyn_ip][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(13),
      Q => \^state_reg[dyn_ip][31]_0\(13),
      R => '0'
    );
\state_reg[dyn_ip][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(14),
      Q => \^state_reg[dyn_ip][31]_0\(14),
      R => '0'
    );
\state_reg[dyn_ip][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(15),
      Q => \^state_reg[dyn_ip][31]_0\(15),
      R => '0'
    );
\state_reg[dyn_ip][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(16),
      Q => \^state_reg[dyn_ip][31]_0\(16),
      R => '0'
    );
\state_reg[dyn_ip][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(17),
      Q => \^state_reg[dyn_ip][31]_0\(17),
      R => '0'
    );
\state_reg[dyn_ip][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(18),
      Q => \^state_reg[dyn_ip][31]_0\(18),
      R => '0'
    );
\state_reg[dyn_ip][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(19),
      Q => \^state_reg[dyn_ip][31]_0\(19),
      R => '0'
    );
\state_reg[dyn_ip][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(1),
      Q => \^state_reg[dyn_ip][31]_0\(1),
      R => '0'
    );
\state_reg[dyn_ip][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(20),
      Q => \^state_reg[dyn_ip][31]_0\(20),
      R => '0'
    );
\state_reg[dyn_ip][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(21),
      Q => \^state_reg[dyn_ip][31]_0\(21),
      R => '0'
    );
\state_reg[dyn_ip][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(22),
      Q => \^state_reg[dyn_ip][31]_0\(22),
      R => '0'
    );
\state_reg[dyn_ip][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(23),
      Q => \^state_reg[dyn_ip][31]_0\(23),
      R => '0'
    );
\state_reg[dyn_ip][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(24),
      Q => \^state_reg[dyn_ip][31]_0\(24),
      R => '0'
    );
\state_reg[dyn_ip][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(25),
      Q => \^state_reg[dyn_ip][31]_0\(25),
      R => '0'
    );
\state_reg[dyn_ip][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(26),
      Q => \^state_reg[dyn_ip][31]_0\(26),
      R => '0'
    );
\state_reg[dyn_ip][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(27),
      Q => \^state_reg[dyn_ip][31]_0\(27),
      R => '0'
    );
\state_reg[dyn_ip][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(28),
      Q => \^state_reg[dyn_ip][31]_0\(28),
      R => '0'
    );
\state_reg[dyn_ip][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(29),
      Q => \^state_reg[dyn_ip][31]_0\(29),
      R => '0'
    );
\state_reg[dyn_ip][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(2),
      Q => \^state_reg[dyn_ip][31]_0\(2),
      R => '0'
    );
\state_reg[dyn_ip][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(30),
      Q => \^state_reg[dyn_ip][31]_0\(30),
      R => '0'
    );
\state_reg[dyn_ip][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(31),
      Q => \^state_reg[dyn_ip][31]_0\(31),
      R => '0'
    );
\state_reg[dyn_ip][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(3),
      Q => \^state_reg[dyn_ip][31]_0\(3),
      R => '0'
    );
\state_reg[dyn_ip][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(4),
      Q => \^state_reg[dyn_ip][31]_0\(4),
      R => '0'
    );
\state_reg[dyn_ip][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(5),
      Q => \^state_reg[dyn_ip][31]_0\(5),
      R => '0'
    );
\state_reg[dyn_ip][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(6),
      Q => \^state_reg[dyn_ip][31]_0\(6),
      R => '0'
    );
\state_reg[dyn_ip][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(7),
      Q => \^state_reg[dyn_ip][31]_0\(7),
      R => '0'
    );
\state_reg[dyn_ip][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(8),
      Q => \^state_reg[dyn_ip][31]_0\(8),
      R => '0'
    );
\state_reg[dyn_ip][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \state[dyn_ip][31]_i_1_n_0\,
      D => \state_reg[dyn_ip][31]_1\(9),
      Q => \^state_reg[dyn_ip][31]_0\(9),
      R => '0'
    );
\state_reg[dyn_ip_set]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[dyn_ip_set]_i_1_n_0\,
      Q => \^state_reg[dyn_ip_set]_0\,
      R => '0'
    );
\state_reg[expect_dhcp_ack]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[expect_dhcp_ack]_i_1_n_0\,
      Q => \^state_reg[expect_dhcp_ack]_0\,
      S => \dyn_ctrl_gen_stat[gen_dhcp_req]\
    );
\state_reg[expect_dhcp_offer]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[expect_dhcp_offer]_i_1_n_0\,
      Q => \^state_reg[expect_dhcp_offer]_0\,
      S => \dyn_ctrl_gen_stat[gen_dhcp_disc]\
    );
\state_reg[expect_rarp_resp]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[expect_rarp_resp]_i_1_n_0\,
      Q => \state_reg[expect_rarp_resp_n_0_]\,
      S => \dyn_ctrl_gen_stat[gen_rarp]\
    );
\state_reg[pending_dhcp_disc]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[pending_dhcp_disc]_i_1_n_0\,
      Q => \^dyn_ctrl_stat[pending_dhcp_disc]\,
      R => \dyn_ctrl_gen_stat[gen_dhcp_disc]\
    );
\state_reg[pending_dhcp_req]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state[pending_dhcp_req]_i_1_n_0\,
      Q => \^dyn_ctrl_stat[pending_dhcp_req]\,
      R => \dyn_ctrl_gen_stat[gen_dhcp_req]\
    );
\state_reg[pending_rarp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \state_reg[pending_rarp]_2\,
      Q => \^dyn_ctrl_stat[pending_rarp]\,
      R => \dyn_ctrl_gen_stat[gen_rarp]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_in_state is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \tcp_ctrl_recv[got_ack]\ : out STD_LOGIC;
    \tcp_ctrl_recv[got_syn]\ : out STD_LOGIC;
    \dyn_ctrl_in_stat[any_arp]\ : out STD_LOGIC;
    \dyn_ctrl_in_stat[good_rarp]\ : out STD_LOGIC;
    \dyn_ctrl_in_stat[good_dhcp_offer]\ : out STD_LOGIC;
    \dyn_ctrl_in_stat[good_dhcp_ack]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_udp_regacc_porto_reg[wr]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_tcp_template_porto_reg[wr]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \info_counts_reg[slow_tick]_0\ : out STD_LOGIC;
    \info_counts_reg[timeout_tick]_0\ : out STD_LOGIC;
    \info_counts_reg[words_div_32]_0\ : out STD_LOGIC;
    \info_counts_reg[start_packet]_0\ : out STD_LOGIC;
    \info_counts_reg[mac_for_us]_0\ : out STD_LOGIC;
    \info_counts_reg[start_arp]_0\ : out STD_LOGIC;
    \info_counts_reg[arp_our_ip]_0\ : out STD_LOGIC;
    \info_counts_reg[good_arp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_rarp]_0\ : out STD_LOGIC;
    \info_counts_reg[start_ipv4]_0\ : out STD_LOGIC;
    \info_counts_reg[ip_hdr_ok]_0\ : out STD_LOGIC;
    \info_counts_reg[ip_a_for_us]_0\ : out STD_LOGIC;
    \info_counts_reg[ip_b_for_us]_0\ : out STD_LOGIC;
    \info_counts_reg[start_icmp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_icmp]_0\ : out STD_LOGIC;
    \info_counts_reg[start_udp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_udp]_0\ : out STD_LOGIC;
    \info_counts_reg[start_bootp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_bootp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_dhcp_offer]_0\ : out STD_LOGIC;
    \info_counts_reg[good_dhcp_ack]_0\ : out STD_LOGIC;
    \info_counts_reg[start_ntp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_ntp]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_arm]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_badactivearm]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_reset]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_badreset]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_disconnect]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_baddisconnect]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_regaccess]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_regaccess_idp]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_ra_is_otherip]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_ra_seqplus1]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_ra_repeat]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_ra_busy]_0\ : out STD_LOGIC;
    \info_counts_reg[udp_ra_idp_busy]_0\ : out STD_LOGIC;
    \info_counts_reg[start_tcp]_0\ : out STD_LOGIC;
    \info_counts_reg[good_tcp]_0\ : out STD_LOGIC;
    \info_counts_reg[bad_cksum]_0\ : out STD_LOGIC;
    \info_counts_reg[bad_crc]_0\ : out STD_LOGIC;
    \info_counts_reg[spurious]_0\ : out STD_LOGIC;
    \info_counts_reg[stop_parse]_0\ : out STD_LOGIC;
    \regacc_aux_info[prod][v][reg_ch]\ : out STD_LOGIC;
    \regacc_aux_info[prod][v][reg_idp]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_arp_icmp[prod][set_drop_dly]\ : out STD_LOGIC;
    \ram_prod_udp_regacc_reg[set_hasdata]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_udp_regres[0][prod2][set_again]\ : out STD_LOGIC;
    \ram_udp_regres[1][prod2][set_again]\ : out STD_LOGIC;
    \info_counts_reg[incomplete]_0\ : out STD_LOGIC;
    \w_reg[15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_sequential_s_reg[state][5]_rep_0\ : out STD_LOGIC;
    \FSM_sequential_s_reg[state][1]_rep__0_0\ : out STD_LOGIC;
    \shift_reg_reg[0]\ : out STD_LOGIC;
    \downcount_reg[0]\ : out STD_LOGIC;
    \dyn_in_stat_reg[any_arp]_0\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_0\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_1\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_2\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_3\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_4\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_5\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tcp_ctrl_recv[ack_seqno]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \cycle_count_reg[21]\ : out STD_LOGIC;
    \cycle_count_reg[21]_0\ : out STD_LOGIC;
    \cycle_count_reg[21]_1\ : out STD_LOGIC;
    \cycle_count_reg[21]_2\ : out STD_LOGIC;
    \cycle_count_reg[21]_3\ : out STD_LOGIC;
    \cycle_count_reg[21]_4\ : out STD_LOGIC;
    \cycle_count_reg[21]_5\ : out STD_LOGIC;
    \s_reg[set_regacc_wcksum]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[fill_ram_udp_regacc]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_aux_info[prod][set_reg_ch]\ : out STD_LOGIC;
    \FSM_sequential_s_reg[state][1]_rep__0_1\ : out STD_LOGIC;
    is_w_0001_reg_0 : out STD_LOGIC;
    is_w_0001_reg_1 : out STD_LOGIC;
    is_w_0001_reg_2 : out STD_LOGIC;
    is_w_0001_reg_3 : out STD_LOGIC;
    is_w_0001_reg_4 : out STD_LOGIC;
    is_w_0001_reg_5 : out STD_LOGIC;
    \word_prev1_reg[15]__0_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_reg[off][10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_reg[off][10]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_reg[cur_other_ip_port][ip01][15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_stat_reg[base_seqno][17]\ : out STD_LOGIC;
    \w_reg[0]_0\ : out STD_LOGIC;
    \word_prev1_reg[9]__0_0\ : out STD_LOGIC;
    \word_prev1_reg[8]__0_0\ : out STD_LOGIC;
    \word_prev1_reg[10]__0_0\ : out STD_LOGIC;
    \s_reg[wcksum][16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_stat_reg[base_seqno][2]\ : out STD_LOGIC;
    \tcp_recv_reg[got_ack]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slow_counter_tick_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tcp_recv_reg[got_ack]_1\ : out STD_LOGIC;
    \tcp_recv_reg[got_ack]_2\ : out STD_LOGIC;
    \tcp_recv_reg[got_ack]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tcp_reset_reg : out STD_LOGIC;
    \tcp_recv_reg[got_ack]_4\ : out STD_LOGIC;
    \tcp_recv_reg[got_syn]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tcp_recv_reg[window_len][15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \tcp_recv_reg[window_len][14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dyn_in_stat_reg[good_dhcp_offer]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[pending_rarp]\ : out STD_LOGIC;
    \s_reg[dyn_offer_ip_port][ip01][15]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dly_actual_woff_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dly_actual_wdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \info_counts_reg[b_ip0123][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \word_prev1_reg[15]__0_7\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \word_prev1_reg[14]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[13]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[12]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[11]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[10]__0_1\ : in STD_LOGIC;
    \word_prev1_reg[9]__0_1\ : in STD_LOGIC;
    \word_prev1_reg[8]__0_1\ : in STD_LOGIC;
    \word_prev1_reg[7]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[6]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[5]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[4]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[3]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[1]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[0]__0_0\ : in STD_LOGIC;
    in_got_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[fill_ram_arp_icmp]_0\ : in STD_LOGIC;
    new_packet_prev1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp23_out : in STD_LOGIC;
    eqOp22_out : in STD_LOGIC;
    eqOp16_out : in STD_LOGIC;
    \s_reg[fill_ram_tcp_template]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_tcp_stat_max_sent16_eq_base_seqno16_reg_0 : in STD_LOGIC;
    \s_reg[seqno_hi_same]_0\ : in STD_LOGIC;
    \s_reg[seqno_hi_next]_0\ : in STD_LOGIC;
    eqOp33_out : in STD_LOGIC;
    eqOp31_out : in STD_LOGIC;
    eqOp29_out : in STD_LOGIC;
    eqOp4_out : in STD_LOGIC;
    is_dyn_offer_ip23_reg_0 : in STD_LOGIC;
    slow_counter_tick : in STD_LOGIC;
    \info_counts_reg[timeout_tick]_1\ : in STD_LOGIC;
    \info_counts_reg[udp_ra_idp_busy]_1\ : in STD_LOGIC;
    is_our_mac01_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \downcount_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dhcp_count_reg[5]\ : in STD_LOGIC;
    \info_counts_reg[b_ip0123][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    is_dhcp_xid_hi_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    is_dyn_offer_ip01_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    take_rtt_reg_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_led_info1_reg[0]\ : in STD_LOGIC;
    \rgb_led_info1_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_udp_regacc[stat][hasdata]\ : in STD_LOGIC;
    \info_counts_reg[ip_b_for_us]_1\ : in STD_LOGIC;
    \actual_wdata_reg[10]_0\ : in STD_LOGIC;
    \FSM_sequential_s_stat_reg[conn_state][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tcp_buf_stat[commit_overrun]\ : in STD_LOGIC;
    \tcp_buf_stat[write_overrun]\ : in STD_LOGIC;
    \actual_wdata[8]_i_5_0\ : in STD_LOGIC;
    \actual_wdata_reg[9]_0\ : in STD_LOGIC;
    \actual_wdata_reg[11]_0\ : in STD_LOGIC;
    \actual_wdata_reg[12]_0\ : in STD_LOGIC;
    \actual_wdata_reg[13]_0\ : in STD_LOGIC;
    \actual_wdata_reg[14]_0\ : in STD_LOGIC;
    \actual_wdata_reg[15]_0\ : in STD_LOGIC;
    \info_counts_reg[udp_ra_seqplus1]_1\ : in STD_LOGIC;
    \info_counts_reg[udp_ra_seqplus1]_2\ : in STD_LOGIC;
    is_w_le_tcp_stat_max_sent_lo_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tcp_ctrl_stat[base_seqno]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    dly_actual_dowrite_i_34_0 : in STD_LOGIC;
    is_dhcp_xid_lo_reg_0 : in STD_LOGIC;
    is_dhcp_xid_lo_reg_1 : in STD_LOGIC;
    is_dhcp_xid_lo_reg_2 : in STD_LOGIC;
    is_w_ge_tcp_stat_base_seqno_lo_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tcp_reset : in STD_LOGIC;
    \tcp_ctrl_stat[same_ack]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \packet_done[done]\ : in STD_LOGIC;
    \info_counts_reg[abort_repeat]\ : in STD_LOGIC;
    \s_stat_reg[same_ack][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tc_limit_tcp_window : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dhcp_retry_reg[1]\ : in STD_LOGIC;
    \state_reg[dhcp_offer_ip][31]\ : in STD_LOGIC;
    \dyn_ctrl_stat[pending_rarp]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_in_state : entity is "fnet_in_state";
end top_block_fakernet_top_0_0_fnet_in_state;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_in_state is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FSM_sequential_s[state][0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][4]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][0]_rep_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_s_reg[state][1]_rep__0_0\ : STD_LOGIC;
  signal \^fsm_sequential_s_reg[state][1]_rep__0_1\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][3]_rep_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_s_reg[state][5]_rep_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][5]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s_reg[state][6]_rep_n_0\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal \a[any_arp]\ : STD_LOGIC;
  signal \a[dhcp_new_option_length_next]\ : STD_LOGIC;
  signal \a[do_reg_seq_failure]\ : STD_LOGIC;
  signal \a[fill_ram_udp_regacc]\ : STD_LOGIC;
  signal \a[good_arp]\ : STD_LOGIC;
  signal \a[good_bootp]\ : STD_LOGIC;
  signal \a[good_dhcp_ack]\ : STD_LOGIC;
  signal \a[good_dhcp_offer]\ : STD_LOGIC;
  signal \a[good_icmp]\ : STD_LOGIC;
  signal \a[good_ntp]\ : STD_LOGIC;
  signal \a[good_rarp]\ : STD_LOGIC;
  signal \a[good_tcp_packet]\ : STD_LOGIC;
  signal \a[good_udp_regacc]\ : STD_LOGIC;
  signal \a[is_our_mac]\ : STD_LOGIC;
  signal \a[next_accum_cksum]\ : STD_LOGIC;
  signal \a[next_pseudo_cksum]\ : STD_LOGIC;
  signal \a[next_state]190_out\ : STD_LOGIC;
  signal \a[set_regacc_wcksum]\ : STD_LOGIC;
  signal \a[wudpcksum]\ : STD_LOGIC;
  signal accum_rcksum : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal actual_wdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \actual_wdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal actual_woff : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \actual_woff[10]_i_2_n_0\ : STD_LOGIC;
  signal \actual_woff[10]_i_3_n_0\ : STD_LOGIC;
  signal \actual_woff[10]_i_4_n_0\ : STD_LOGIC;
  signal \actual_woff[10]_i_5_n_0\ : STD_LOGIC;
  signal \actual_woff[10]_i_6_n_0\ : STD_LOGIC;
  signal \actual_woff[10]_i_7_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_10_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_11_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_12_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_13_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_14_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_15_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_16_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_17_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_18_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_19_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_20_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_21_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_22_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_2_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_3_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_4_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_5_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_6_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_7_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_8_n_0\ : STD_LOGIC;
  signal \actual_woff[7]_i_9_n_0\ : STD_LOGIC;
  signal \actual_woff_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \actual_woff_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \actual_woff_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \actual_woff_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \actual_woff_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \actual_woff_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \cnts[arp_our_ip]\ : STD_LOGIC;
  signal \cnts[bad_crc]\ : STD_LOGIC;
  signal \cnts[ip_a_for_us]\ : STD_LOGIC;
  signal \cnts[ip_b_for_us]\ : STD_LOGIC;
  signal \cnts[ip_hdr_ok]\ : STD_LOGIC;
  signal \cnts[mac_for_us]\ : STD_LOGIC;
  signal \cnts[start_arp]\ : STD_LOGIC;
  signal \cnts[start_bootp]\ : STD_LOGIC;
  signal \cnts[start_icmp]\ : STD_LOGIC;
  signal \cnts[start_ipv4]\ : STD_LOGIC;
  signal \cnts[start_ntp]\ : STD_LOGIC;
  signal \cnts[start_packet]\ : STD_LOGIC;
  signal \cnts[start_tcp]\ : STD_LOGIC;
  signal \cnts[start_udp]\ : STD_LOGIC;
  signal \cnts[udp_arm]\ : STD_LOGIC;
  signal \cnts[udp_badactivearm]\ : STD_LOGIC;
  signal \cnts[udp_baddisconnect]\ : STD_LOGIC;
  signal \cnts[udp_ra_busy]\ : STD_LOGIC;
  signal \cnts[udp_ra_is_otherip]\ : STD_LOGIC;
  signal \cnts[udp_ra_seqplus1]\ : STD_LOGIC;
  signal \cnts[udp_regaccess]\ : STD_LOGIC;
  signal \cnts[udp_regaccess_idp]\ : STD_LOGIC;
  signal count_words : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_words[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[4]_i_1_n_0\ : STD_LOGIC;
  signal crc32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc32[13]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[13]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[14]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[16]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[16]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[17]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[19]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[20]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[22]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[22]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[23]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[24]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[25]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[25]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[26]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[27]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[28]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[28]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_4_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_4_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_4_n_0\ : STD_LOGIC;
  signal \crc32[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc32[8]_i_2_n_0\ : STD_LOGIC;
  signal crc32_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dly_actual_dowrite : STD_LOGIC;
  signal dly_actual_dowrite0 : STD_LOGIC;
  signal dly_actual_dowrite_i_100_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_101_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_102_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_103_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_104_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_105_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_106_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_107_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_108_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_109_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_10_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_110_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_111_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_112_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_113_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_114_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_115_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_116_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_117_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_118_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_119_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_11_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_120_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_121_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_122_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_123_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_124_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_125_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_126_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_127_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_128_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_129_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_12_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_130_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_131_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_132_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_133_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_134_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_135_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_136_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_137_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_138_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_139_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_13_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_140_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_141_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_142_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_143_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_144_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_145_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_146_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_147_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_148_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_149_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_14_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_150_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_151_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_152_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_153_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_154_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_155_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_156_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_157_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_158_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_159_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_15_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_160_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_161_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_162_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_163_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_164_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_165_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_166_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_16_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_17_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_18_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_19_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_20_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_21_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_22_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_23_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_24_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_25_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_26_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_27_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_28_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_29_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_2_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_30_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_31_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_32_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_33_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_34_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_35_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_36_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_37_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_38_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_39_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_3_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_40_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_41_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_42_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_43_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_44_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_45_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_46_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_47_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_48_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_49_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_4_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_50_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_51_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_52_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_53_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_54_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_55_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_56_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_57_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_58_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_59_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_5_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_60_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_61_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_62_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_63_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_64_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_65_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_66_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_67_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_68_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_69_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_6_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_70_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_71_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_72_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_73_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_74_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_75_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_76_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_77_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_78_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_79_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_7_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_80_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_81_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_82_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_83_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_84_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_85_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_86_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_87_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_88_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_89_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_8_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_90_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_91_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_92_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_93_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_94_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_95_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_96_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_97_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_98_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_99_n_0 : STD_LOGIC;
  signal dly_actual_dowrite_i_9_n_0 : STD_LOGIC;
  signal \dly_actual_woff[10]_i_1_n_0\ : STD_LOGIC;
  signal \dly_actual_woff[2]_i_1_n_0\ : STD_LOGIC;
  signal \dly_actual_woff[3]_i_1_n_0\ : STD_LOGIC;
  signal dly_s_accum_cksum : STD_LOGIC;
  signal dly_s_psdcksum : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal dly_s_pseudo_cksum : STD_LOGIC;
  signal dly_wicmpcksum : STD_LOGIC;
  signal dly_wicmpcksum_i_1_n_0 : STD_LOGIC;
  signal dly_wicmpcksum_i_2_n_0 : STD_LOGIC;
  signal dly_wudpcksum : STD_LOGIC;
  signal dly_wudpcksum_i_2_n_0 : STD_LOGIC;
  signal \dp_ram_arp_icmp_porto[wr]_i_1_n_0\ : STD_LOGIC;
  signal \^dyn_ctrl_in_stat[any_arp]\ : STD_LOGIC;
  signal \^dyn_ctrl_in_stat[good_dhcp_ack]\ : STD_LOGIC;
  signal \^dyn_ctrl_in_stat[good_dhcp_offer]\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_10_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_11_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_12_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_1_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_3_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_4_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_5_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_6_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_7_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_8_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[any_arp]_i_9_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[good_dhcp_offer]_i_2_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[good_dhcp_offer]_i_3_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[good_dhcp_offer]_i_4_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[good_rarp]_i_1_n_0\ : STD_LOGIC;
  signal \dyn_in_stat[good_rarp]_i_3_n_0\ : STD_LOGIC;
  signal \^dyn_in_stat_reg[any_arp]_0\ : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp14_out : STD_LOGIC;
  signal eqOp20_out : STD_LOGIC;
  signal eqOp21_out : STD_LOGIC;
  signal eqOp25_out : STD_LOGIC;
  signal eqOp27_out : STD_LOGIC;
  signal eqOp2_out : STD_LOGIC;
  signal \eqOp__0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal got_word_prev : STD_LOGIC;
  signal got_word_prev1 : STD_LOGIC;
  signal in225 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \info_counts[arp_our_ip]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[bad_cksum]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[bad_cksum]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[bad_cksum]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[bad_crc]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[bad_crc]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[bad_crc]_i_4_n_0\ : STD_LOGIC;
  signal \info_counts[bad_crc]_i_5_n_0\ : STD_LOGIC;
  signal \info_counts[good_icmp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[good_ntp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[good_tcp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[good_udp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[good_udp]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[incomplete]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[incomplete]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[incomplete]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[mac_for_us]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[spurious]0_out\ : STD_LOGIC;
  signal \info_counts[spurious]1_out\ : STD_LOGIC;
  signal \info_counts[spurious]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[spurious]_i_4_n_0\ : STD_LOGIC;
  signal \info_counts[start_arp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[start_bootp]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[start_bootp]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[start_bootp]_i_4_n_0\ : STD_LOGIC;
  signal \info_counts[start_bootp]_i_5_n_0\ : STD_LOGIC;
  signal \info_counts[start_bootp]_i_6_n_0\ : STD_LOGIC;
  signal \info_counts[start_packet]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_arm]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_arm]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[udp_arm]_i_4_n_0\ : STD_LOGIC;
  signal \info_counts[udp_badactivearm]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_baddisconnect]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_badreset]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp_disconnect]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp_disconnect]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_disconnect]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_idp_busy]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_repeat]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_repeat]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_repeat]_i_3_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_repeat]_i_4_n_0\ : STD_LOGIC;
  signal \info_counts[udp_ra_repeat]_i_5_n_0\ : STD_LOGIC;
  signal \info_counts[udp_reset]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp_reset]_i_2_n_0\ : STD_LOGIC;
  signal \info_counts[words_div_32]_i_1_n_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_arp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_bootp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_icmp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_ntp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_rarp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_tcp]_0\ : STD_LOGIC;
  signal \^info_counts_reg[good_udp]_0\ : STD_LOGIC;
  signal is_dhcp_xid_hi : STD_LOGIC;
  signal is_dhcp_xid_lo : STD_LOGIC;
  signal is_dhcp_xid_lo_i_2_n_0 : STD_LOGIC;
  signal is_dhcp_xid_lo_i_4_n_0 : STD_LOGIC;
  signal is_dhcp_xid_lo_i_6_n_0 : STD_LOGIC;
  signal is_dyn_offer_ip01 : STD_LOGIC;
  signal is_dyn_offer_ip23 : STD_LOGIC;
  signal is_icmp : STD_LOGIC;
  signal is_icmp_i_1_n_0 : STD_LOGIC;
  signal is_icmp_i_2_n_0 : STD_LOGIC;
  signal is_ntp_mode_4 : STD_LOGIC;
  signal is_ntp_mode_4_i_1_n_0 : STD_LOGIC;
  signal is_ntp_ver_3or4_mode_3or4 : STD_LOGIC;
  signal is_our_a_ip01 : STD_LOGIC;
  signal is_our_a_ip01_i_2_n_0 : STD_LOGIC;
  signal is_our_a_ip01_i_3_n_0 : STD_LOGIC;
  signal is_our_a_ip01_i_4_n_0 : STD_LOGIC;
  signal is_our_a_ip23 : STD_LOGIC;
  signal is_our_a_ip23_i_2_n_0 : STD_LOGIC;
  signal is_our_a_ip23_i_3_n_0 : STD_LOGIC;
  signal is_our_b_ip01 : STD_LOGIC;
  signal is_our_b_ip23 : STD_LOGIC;
  signal is_our_mac01 : STD_LOGIC;
  signal is_our_mac01_i_6_n_0 : STD_LOGIC;
  signal is_our_mac23 : STD_LOGIC;
  signal is_our_mac45 : STD_LOGIC;
  signal is_prev_wlo_02 : STD_LOGIC;
  signal is_prev_wlo_05 : STD_LOGIC;
  signal is_reg_ch_other_ip_port : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_10_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_11_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_12_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_13_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_14_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_15_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_16_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_17_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_18_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_19_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_20_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_21_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_22_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_23_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_24_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_25_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_26_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_27_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_28_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_29_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_2_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_30_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_31_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_32_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_33_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_34_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_35_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_36_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_37_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_38_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_39_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_3_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_40_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_41_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_42_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_43_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_44_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_45_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_46_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_47_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_48_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_49_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_4_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_5_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_6_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_7_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_8_n_0 : STD_LOGIC;
  signal is_reg_ch_other_ip_port_i_9_n_0 : STD_LOGIC;
  signal is_reg_seq_no : STD_LOGIC;
  signal is_reg_seq_no_i_2_n_0 : STD_LOGIC;
  signal is_reg_seq_no_i_3_n_0 : STD_LOGIC;
  signal is_reg_seq_no_i_4_n_0 : STD_LOGIC;
  signal is_reg_seq_no_i_5_n_0 : STD_LOGIC;
  signal is_reg_seq_no_i_6_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_10_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_1_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_2_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_3_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_4_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_5_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_6_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_7_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_8_n_0 : STD_LOGIC;
  signal is_reg_seq_no_plus_1_i_9_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_10_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_2_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_3_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_4_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_5_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_6_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_7_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_8_n_0 : STD_LOGIC;
  signal is_req_seq_arm_reset_no_i_9_n_0 : STD_LOGIC;
  signal is_tcp : STD_LOGIC;
  signal is_tcp_i_1_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port : STD_LOGIC;
  signal is_tcp_other_ip_port_i_10_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_11_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_12_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_13_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_14_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_15_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_16_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_17_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_18_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_19_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_20_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_2_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_3_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_4_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_5_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_6_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_7_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_8_n_0 : STD_LOGIC;
  signal is_tcp_other_ip_port_i_9_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi : STD_LOGIC;
  signal is_tcp_seq_hi_i_2_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi_i_3_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi_i_4_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi_i_5_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi_i_6_n_0 : STD_LOGIC;
  signal is_tcp_seq_hi_i_7_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo : STD_LOGIC;
  signal is_tcp_seq_lo_i_2_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo_i_3_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo_i_4_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo_i_5_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo_i_6_n_0 : STD_LOGIC;
  signal is_tcp_seq_lo_i_7_n_0 : STD_LOGIC;
  signal is_tcp_stat_max_sent16_eq_base_seqno16 : STD_LOGIC;
  signal is_udp : STD_LOGIC;
  signal is_udp_i_1_n_0 : STD_LOGIC;
  signal is_udp_i_2_n_0 : STD_LOGIC;
  signal is_udp_ra_disconnect : STD_LOGIC;
  signal is_udp_ra_disconnect_i_1_n_0 : STD_LOGIC;
  signal is_udp_ra_reset : STD_LOGIC;
  signal is_udp_ra_reset_arm : STD_LOGIC;
  signal is_udp_ra_reset_arm_i_1_n_0 : STD_LOGIC;
  signal is_udp_ra_reset_i_1_n_0 : STD_LOGIC;
  signal is_w_0000 : STD_LOGIC;
  signal is_w_0000_i_1_n_0 : STD_LOGIC;
  signal is_w_0001 : STD_LOGIC;
  signal is_w_0001_i_1_n_0 : STD_LOGIC;
  signal is_w_0004 : STD_LOGIC;
  signal is_w_0004_i_1_n_0 : STD_LOGIC;
  signal is_w_0201 : STD_LOGIC;
  signal is_w_0201_i_1_n_0 : STD_LOGIC;
  signal is_w_0201_i_2_n_0 : STD_LOGIC;
  signal is_w_0201_i_3_n_0 : STD_LOGIC;
  signal is_w_0201_i_4_n_0 : STD_LOGIC;
  signal is_w_0604 : STD_LOGIC;
  signal is_w_0604_i_1_n_0 : STD_LOGIC;
  signal is_w_0604_i_2_n_0 : STD_LOGIC;
  signal is_w_0800 : STD_LOGIC;
  signal is_w_0800_i_2_n_0 : STD_LOGIC;
  signal is_w_0806 : STD_LOGIC;
  signal is_w_0806_i_1_n_0 : STD_LOGIC;
  signal is_w_4000 : STD_LOGIC;
  signal is_w_4000_i_1_n_0 : STD_LOGIC;
  signal is_w_4000_i_2_n_0 : STD_LOGIC;
  signal is_w_5363 : STD_LOGIC;
  signal is_w_5363_i_1_n_0 : STD_LOGIC;
  signal is_w_5363_i_2_n_0 : STD_LOGIC;
  signal is_w_5363_i_3_n_0 : STD_LOGIC;
  signal is_w_5363_i_4_n_0 : STD_LOGIC;
  signal is_w_6382 : STD_LOGIC;
  signal is_w_6382_i_1_n_0 : STD_LOGIC;
  signal is_w_6382_i_2_n_0 : STD_LOGIC;
  signal is_w_8035 : STD_LOGIC;
  signal is_w_8035_i_1_n_0 : STD_LOGIC;
  signal is_w_8035_i_2_n_0 : STD_LOGIC;
  signal is_w_8035_i_3_n_0 : STD_LOGIC;
  signal is_w_8035_i_4_n_0 : STD_LOGIC;
  signal is_w_8035_i_5_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_1 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_2 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_3 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_4 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_5 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_6 : STD_LOGIC;
  signal is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_7 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo : STD_LOGIC;
  signal is_whi_00 : STD_LOGIC;
  signal is_whi_00_i_1_n_0 : STD_LOGIC;
  signal is_whi_02 : STD_LOGIC;
  signal is_whi_02_i_1_n_0 : STD_LOGIC;
  signal is_whi_05 : STD_LOGIC;
  signal is_whi_05_i_1_n_0 : STD_LOGIC;
  signal is_whi_06 : STD_LOGIC;
  signal is_whi_06_i_1_n_0 : STD_LOGIC;
  signal is_whi_06_i_2_n_0 : STD_LOGIC;
  signal is_whi_45 : STD_LOGIC;
  signal is_whi_45_i_1_n_0 : STD_LOGIC;
  signal is_whi_ff : STD_LOGIC;
  signal is_whi_ff_i_1_n_0 : STD_LOGIC;
  signal is_whi_ff_i_2_n_0 : STD_LOGIC;
  signal is_whi_ff_i_3_n_0 : STD_LOGIC;
  signal is_wlo_00 : STD_LOGIC;
  signal is_wlo_00_i_1_n_0 : STD_LOGIC;
  signal is_wlo_02 : STD_LOGIC;
  signal is_wlo_02_i_1_n_0 : STD_LOGIC;
  signal is_wlo_05 : STD_LOGIC;
  signal is_wlo_05_i_1_n_0 : STD_LOGIC;
  signal is_wlo_ff : STD_LOGIC;
  signal is_wlo_ff_i_1_n_0 : STD_LOGIC;
  signal is_wlo_ff_i_2_n_0 : STD_LOGIC;
  signal is_wlo_ff_i_3_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 3 to 3 );
  signal new_packet_prev : STD_LOGIC;
  signal new_packet_prev1 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal p_20_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_74_out : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_10_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_6_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_7_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_8_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_9_n_0\ : STD_LOGIC;
  signal \packet_req_reg[discard_cur_prepare]_i_3_n_3\ : STD_LOGIC;
  signal \packet_req_reg[discard_cur_prepare]_i_3_n_4\ : STD_LOGIC;
  signal \packet_req_reg[discard_cur_prepare]_i_3_n_5\ : STD_LOGIC;
  signal \packet_req_reg[discard_cur_prepare]_i_3_n_6\ : STD_LOGIC;
  signal \packet_req_reg[discard_cur_prepare]_i_3_n_7\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_prod2_udp_regres[0][set_again]_i_1_n_0\ : STD_LOGIC;
  signal \ram_prod2_udp_regres[1][set_again]_i_1_n_0\ : STD_LOGIC;
  signal \ram_prod_arp_icmp[set_drop_dly]_i_1_n_0\ : STD_LOGIC;
  signal \ram_prod_arp_icmp[set_hasdata]_i_1_n_0\ : STD_LOGIC;
  signal \ram_prod_arp_icmp[set_hasdata]_i_2_n_0\ : STD_LOGIC;
  signal \ram_prod_arp_icmp[set_hasdata]_i_3_n_0\ : STD_LOGIC;
  signal \ram_prod_udp_regacc[set_hasdata]_i_1_n_0\ : STD_LOGIC;
  signal rcksum_good : STD_LOGIC;
  signal rcksum_good0 : STD_LOGIC;
  signal rcksum_good_i_2_n_0 : STD_LOGIC;
  signal rcksum_good_i_3_n_0 : STD_LOGIC;
  signal rcksum_good_i_4_n_0 : STD_LOGIC;
  signal \^regacc_aux_info[prod][v][reg_ch]\ : STD_LOGIC;
  signal \^regacc_aux_info[prod][v][reg_idp]\ : STD_LOGIC;
  signal \s[accum_cksum]_i_2_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_3_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_4_n_0\ : STD_LOGIC;
  signal \s[cksum_0]_i_1_n_0\ : STD_LOGIC;
  signal \s[cksum_0]_i_2_n_0\ : STD_LOGIC;
  signal \s[cur_other_ip_port][ip01][15]_i_1_n_0\ : STD_LOGIC;
  signal \s[cur_other_ip_port][ip01][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[cur_other_ip_port][ip23]\ : STD_LOGIC;
  signal \s[cur_other_ip_port][portno]\ : STD_LOGIC;
  signal \s[cur_other_ip_port][portno][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[cur_other_ip_port][portno][15]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option]\ : STD_LOGIC;
  signal \s[dhcp_option][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_length_hi]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_length_hi]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_length_hi]_i_4_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_length_hi]_i_5_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_length_hi]_i_6_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][2]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][3]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][4]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][4]_i_4_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][5]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][6]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_10_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_11_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_12_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_4_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_5_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_6_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_7_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_8_n_0\ : STD_LOGIC;
  signal \s[dhcp_option_remain][7]_i_9_n_0\ : STD_LOGIC;
  signal \s[dyn_offer_ip_port][ip01]\ : STD_LOGIC;
  signal \s[dyn_offer_ip_port][ip01][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[dyn_offer_ip_port][ip01][15]_i_3_n_0\ : STD_LOGIC;
  signal \s[dyn_offer_ip_port][ip23]\ : STD_LOGIC;
  signal \s[dyn_offer_ip_port][ip23][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[fill_ram_arp_icmp]_i_1_n_0\ : STD_LOGIC;
  signal \s[ignore_wcksum]_i_2_n_0\ : STD_LOGIC;
  signal \s[ignore_wcksum]_i_3_n_0\ : STD_LOGIC;
  signal \s[ignore_wcksum]_i_4_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_is_0]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_is_0]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_is_0]_i_3_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_is_62]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_is_62]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_3_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_4_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_5_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][10]_i_6_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][5]_i_3_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][5]_i_4_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][5]_i_5_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][8]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][8]_i_3_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][8]_i_4_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2_is_0]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_m2_is_0]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[ipv4_remain_p6][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_bootp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_bootp]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_bootp]_i_3_n_0\ : STD_LOGIC;
  signal \s[is_bootp]_i_4_n_0\ : STD_LOGIC;
  signal \s[is_bootp]_i_5_n_0\ : STD_LOGIC;
  signal \s[is_dhcp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_ack]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_ack]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_3_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_4_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_5_n_0\ : STD_LOGIC;
  signal \s[is_dhcp_offer]_i_6_n_0\ : STD_LOGIC;
  signal \s[is_icmp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_icmp]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_ntp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_ntp]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_ntp]_i_3_n_0\ : STD_LOGIC;
  signal \s[is_ntp]_i_4_n_0\ : STD_LOGIC;
  signal \s[is_ntp_resp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_ntp_resp]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_our_ip]\ : STD_LOGIC;
  signal \s[is_our_ip]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_our_ip]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_our_ip]_i_4_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_3_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_4_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_5_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_6_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_7_n_0\ : STD_LOGIC;
  signal \s[is_our_mac]_i_8_n_0\ : STD_LOGIC;
  signal \s[is_rarp_resp]_i_1_n_0\ : STD_LOGIC;
  signal \s[is_rarp_resp]_i_2_n_0\ : STD_LOGIC;
  signal \s[is_tcp_syn]\ : STD_LOGIC;
  signal \s[is_tcp_syn]_i_3_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[minsz_remain_m2][9]_i_2_n_0\ : STD_LOGIC;
  signal \s[off][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[packet_start_count][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[psdcksum]\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_10_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_11_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_12_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_13_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_14_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_3_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_4_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_5_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_6_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_7_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_8_n_0\ : STD_LOGIC;
  signal \s[psdcksum][15]_i_9_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_4_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_5_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_6_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_7_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_8_n_0\ : STD_LOGIC;
  signal \s[psdcksum][7]_i_9_n_0\ : STD_LOGIC;
  signal \s[pseudo_cksum]_i_2_n_0\ : STD_LOGIC;
  signal \s[pseudo_cksum]_i_3_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_10_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_11_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_12_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_13_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_14_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_15_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_16_n_0\ : STD_LOGIC;
  signal \s[rcksum][15]_i_17_n_0\ : STD_LOGIC;
  signal \s[rcksum][16]_i_2_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_11_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_12_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_13_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_14_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_15_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_16_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_17_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_18_n_0\ : STD_LOGIC;
  signal \s[rcksum][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][other_ip_port][ip01]\ : STD_LOGIC;
  signal \s[reg][0][seq_active_marks]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s[reg][0][seq_active_marks][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_arm_reset_no]\ : STD_LOGIC;
  signal \s[reg][0][seq_connected]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_did_access]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no]\ : STD_LOGIC;
  signal \s[reg][0][seq_no][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_no][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][0][seq_reset_armed]57_out\ : STD_LOGIC;
  signal \s[reg][0][seq_reset_armed]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][other_ip_port][portno][15]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_active_marks]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s[reg][1][seq_active_marks][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no]\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_arm_reset_no][7]_i_4_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_connected]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_did_access]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no]\ : STD_LOGIC;
  signal \s[reg][1][seq_no][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_no][7]_i_4_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_reset_armed]\ : STD_LOGIC;
  signal \s[reg][1][seq_reset_armed]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg][1][seq_reset_armed]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_3_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_4_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_5_n_0\ : STD_LOGIC;
  signal \s[reg_ch][0]_i_6_n_0\ : STD_LOGIC;
  signal \s[reg_idp]_i_1_n_0\ : STD_LOGIC;
  signal \s[reg_idp]_i_2_n_0\ : STD_LOGIC;
  signal \s[reg_idp]_i_3_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_10_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_11_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_12_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_13_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_3_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_8_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_9_n_0\ : STD_LOGIC;
  signal \s[tcp_other_ip_port][ip01]\ : STD_LOGIC;
  signal \s[wcksum][15]_i_10_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_11_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_12_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_13_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_14_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_15_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_16_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_17_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_10_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_11_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_12_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_13_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_14_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_15_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_16_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_17_n_0\ : STD_LOGIC;
  signal \s[wcksum_ip][15]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum_ip][7]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[accum_cksum]__0\ : STD_LOGIC;
  signal \s_reg[cksum_0]__0\ : STD_LOGIC;
  signal \^s_reg[cur_other_ip_port][ip01][15]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_reg[cur_other_ip_port][portno]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[dhcp_option]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[dhcp_option_length_hi]__0\ : STD_LOGIC;
  signal \s_reg[dhcp_option_remain]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[do_access]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_access]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[do_access]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[do_access_idp]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_access_idp]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[do_access_idp]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[do_disconnect]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_disconnect]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[do_reg_access]__0\ : STD_LOGIC;
  signal \s_reg[do_reg_access_idp]__0\ : STD_LOGIC;
  signal \s_reg[do_reg_disconnect]__0\ : STD_LOGIC;
  signal \s_reg[do_reg_seq_failure]__0\ : STD_LOGIC;
  signal \s_reg[do_reg_seq_reset]__0\ : STD_LOGIC;
  signal \s_reg[do_reg_seq_reset_arm]__0\ : STD_LOGIC;
  signal \s_reg[do_seq_failure]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_failure]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_failure]_i_4_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_failure]_i_5_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset]_i_4_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset_arm]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[do_seq_reset_arm]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_arp_icmp]__0\ : STD_LOGIC;
  signal \s_reg[fill_ram_tcp_template]__0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udp_regacc]__0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_10_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_11_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_12_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_13_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_14_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_15_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_16_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_17_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_18_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_19_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_20_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_21_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_22_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_23_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_24_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_25_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_26_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_27_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_28_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_29_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_30_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_31_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_32_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_33_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_34_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_35_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_36_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_37_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_38_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_39_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_40_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_41_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_42_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_43_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_44_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_45_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_46_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_47_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_48_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_49_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_4_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_50_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_51_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_52_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_53_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_54_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_5_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_6_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_7_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_8_n_0\ : STD_LOGIC;
  signal \s_reg[fill_ram_udpacc]_i_9_n_0\ : STD_LOGIC;
  signal \s_reg[ignore_wcksum]0\ : STD_LOGIC;
  signal \s_reg[ignore_wcksum]__0\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_is_62]__0\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_is__n_0_0]\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_m2]\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \s_reg[ipv4_remain_m2_is_0]__0\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_m8_ge__n_0_0]\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[ipv4_remain_p6]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \s_reg[is_bootp]__0\ : STD_LOGIC;
  signal \s_reg[is_dhcp_ack]__0\ : STD_LOGIC;
  signal \s_reg[is_dhcp_n_0_]\ : STD_LOGIC;
  signal \s_reg[is_dhcp_offer]__0\ : STD_LOGIC;
  signal \s_reg[is_icmp]__0\ : STD_LOGIC;
  signal \s_reg[is_ntp_n_0_]\ : STD_LOGIC;
  signal \s_reg[is_ntp_resp]__0\ : STD_LOGIC;
  signal \s_reg[is_our_ip]__0\ : STD_LOGIC;
  signal \s_reg[is_our_mac]__0\ : STD_LOGIC;
  signal \s_reg[is_rarp_resp]__0\ : STD_LOGIC;
  signal \s_reg[is_tcp]__0\ : STD_LOGIC;
  signal \s_reg[is_tcp_ack]0\ : STD_LOGIC;
  signal \s_reg[is_tcp_ack]__0\ : STD_LOGIC;
  signal \s_reg[is_tcp_syn]0\ : STD_LOGIC;
  signal \s_reg[is_tcp_syn_n_0_]\ : STD_LOGIC;
  signal \s_reg[is_udp_n_0_]\ : STD_LOGIC;
  signal \s_reg[minsz_remain]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \s_reg[minsz_remain_m2]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \s_reg[off]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^s_reg[off][10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \s_reg[packet_start_count]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[prev_dhcp_xid_hi]__0\ : STD_LOGIC;
  signal \s_reg[prev_our_a_ip01]__0\ : STD_LOGIC;
  signal \s_reg[prev_our_b_ip01]__0\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[psdcksum][15]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[psdcksum][7]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][10]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][11]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][12]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][13]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][14]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][15]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][3]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][4]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][5]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][6]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][7]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][8]\ : STD_LOGIC;
  signal \s_reg[psdcksum_n_0_][9]\ : STD_LOGIC;
  signal \s_reg[pseudo_cksum]__0\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[rcksum][15]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg[rcksum][16]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[rcksum][7]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][10]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][11]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][12]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][13]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][14]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][15]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][16]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][3]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][4]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][5]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][6]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][7]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][8]\ : STD_LOGIC;
  signal \s_reg[rcksum_n_0_][9]\ : STD_LOGIC;
  signal \s_reg[reg][0][other_ip_port][ip01]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][0][other_ip_port][ip23]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][0][other_ip_port][portno]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][0][seq_active_marks_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[reg][0][seq_active_marks_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[reg][0][seq_arm_reset_no]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_reg[reg][0][seq_arm_reset_no]__0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \s_reg[reg][0][seq_did_access_n_0_]\ : STD_LOGIC;
  signal \s_reg[reg][0][seq_no]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[reg][0][seq_reset_armed_n_0_]\ : STD_LOGIC;
  signal \s_reg[reg][1][other_ip_port][ip01]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][1][other_ip_port][ip23]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][1][other_ip_port][portno]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[reg][1][seq_active_marks_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[reg][1][seq_active_marks_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[reg][1][seq_arm_reset_no]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_reg[reg][1][seq_arm_reset_no]__0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \s_reg[reg][1][seq_did_access_n_0_]\ : STD_LOGIC;
  signal \s_reg[reg][1][seq_no]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[reg][1][seq_reset_armed_n_0_]\ : STD_LOGIC;
  signal \s_reg[repeat_reg_response]__0\ : STD_LOGIC;
  signal \s_reg[repeat_response]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[seqno_hi_next]__0\ : STD_LOGIC;
  signal \s_reg[seqno_hi_same]__0\ : STD_LOGIC;
  signal \s_reg[set_regacc_wcksum]__0\ : STD_LOGIC;
  signal \s_reg[state]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \s_reg[tcp_other_ip_port][ip01]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[tcp_other_ip_port][ip23]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[tcp_other_ip_port][portno]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[wcksum][15]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1_n_9\ : STD_LOGIC;
  signal \^s_reg[wcksum][16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \s_reg[wcksum][16]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][16]_i_3_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum_ip]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[wcksum_ip][15]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][15]_i_3_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum_ip][7]_i_2_n_9\ : STD_LOGIC;
  signal \s_stat[end_words][10]_i_2_n_0\ : STD_LOGIC;
  signal \s_stat[reg_idp]_i_2_n_0\ : STD_LOGIC;
  signal \s_stat[reg_idp]_i_3_n_0\ : STD_LOGIC;
  signal \s_stat[reg_idp]_i_4_n_0\ : STD_LOGIC;
  signal \s_stat[reg_idp]_i_5_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_10_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_11_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_12_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_13_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_14_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_15_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_16_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_17_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_18_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_19_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_20_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_21_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_22_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_7_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_8_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_9_n_0\ : STD_LOGIC;
  signal \s_stat[words][10]_i_2_n_0\ : STD_LOGIC;
  signal \^s_stat_reg[base_seqno][16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_stat_reg[window_sz][15]_i_4_n_1\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_2\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_3\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_4\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_5\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_6\ : STD_LOGIC;
  signal \s_stat_reg[window_sz][15]_i_4_n_7\ : STD_LOGIC;
  signal \^tcp_ctrl_recv[ack_seqno]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^tcp_ctrl_recv[got_ack]\ : STD_LOGIC;
  signal \^tcp_ctrl_recv[got_syn]\ : STD_LOGIC;
  signal \tcp_ctrl_recv[window_len]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tcp_recv[ack_seqno][15]_i_1_n_0\ : STD_LOGIC;
  signal \tcp_recv[ack_seqno][15]_i_2_n_0\ : STD_LOGIC;
  signal \tcp_recv[ack_seqno][15]_i_3_n_0\ : STD_LOGIC;
  signal \tcp_recv[ack_seqno][16]_i_1_n_0\ : STD_LOGIC;
  signal \tcp_recv[got_ack]_i_1_n_0\ : STD_LOGIC;
  signal \tcp_recv[window_len][15]_i_1_n_0\ : STD_LOGIC;
  signal \tcp_recv[window_len][15]_i_2_n_0\ : STD_LOGIC;
  signal \^tcp_recv_reg[window_len][15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tcp_seq_hi : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_10_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_11_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_12_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_3_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_4_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_5_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_6_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_7_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_8_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[15]_i_9_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_10_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_2_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_3_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_4_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_5_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_6_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_7_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_8_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi[7]_i_9_n_0\ : STD_LOGIC;
  signal tcp_seq_hi_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tcp_seq_hi_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tcp_seq_hi_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tcp_seq_lo : STD_LOGIC;
  signal \tcp_seq_lo[15]_i_2_n_0\ : STD_LOGIC;
  signal \tcp_seq_lo[15]_i_3_n_0\ : STD_LOGIC;
  signal tcp_seq_lo_carry_reg_n_0 : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[0]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[10]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[11]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[12]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[13]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[14]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[15]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[1]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[2]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[3]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[4]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[5]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[6]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[7]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[8]\ : STD_LOGIC;
  signal \tcp_seq_lo_reg_n_0_[9]\ : STD_LOGIC;
  signal w : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal w_accum_cksum : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal w_minus_0x0100 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \w_minus_0x0100[14]_i_2_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_3_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_4_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_5_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_6_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_7_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[14]_i_8_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100[15]_i_2_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_10\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_11\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_12\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_13\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_14\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_15\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_8\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[14]_i_1_n_9\ : STD_LOGIC;
  signal \w_minus_0x0100_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal w_minus_6 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \w_minus_6[10]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[10]_i_2_n_0\ : STD_LOGIC;
  signal \w_minus_6[1]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[2]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[3]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[4]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[5]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[6]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[7]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[8]_i_1_n_0\ : STD_LOGIC;
  signal \w_minus_6[8]_i_2_n_0\ : STD_LOGIC;
  signal \w_minus_6[9]_i_1_n_0\ : STD_LOGIC;
  signal \w_plus_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \w_plus_1_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \w_plus_1_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \w_plus_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^w_reg[15]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal x_is_ntp_ver_3or4_mode_3or4 : STD_LOGIC;
  signal x_is_reg_ch_other_ip_port : STD_LOGIC;
  signal x_is_tcp_other_ip_port : STD_LOGIC;
  signal \NLW_actual_woff_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_actual_woff_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_actual_woff_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_packet_req_reg[discard_cur_prepare]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_packet_req_reg[discard_cur_prepare]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[psdcksum][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[psdcksum][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[rcksum][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[rcksum][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[wcksum][16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_stat_reg[window_sz][15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tcp_seq_hi_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_w_minus_0x0100_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_w_minus_0x0100_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_w_plus_1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_w_plus_1_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_10\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_14\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_16\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_18\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_22\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_23\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_24\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_25\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_27\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_29\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_32\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_33\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_8\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_13__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_14\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_15\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_19\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_24\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_31\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_37\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_12\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_14\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_21\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_22\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_23\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_25\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_36\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_12\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_15\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_20\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_5\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_6\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][3]_i_8\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_11\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_12\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_14\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_15\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_16\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_22\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][4]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_11\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_19\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_20\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_21\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_24\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_26\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_32\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][5]_i_8\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_14\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_16\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_21\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_25\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_27\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][6]_i_8\ : label is "soft_lutpair317";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][0]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][0]\ : label is "FSM_sequential_s_reg[state][0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][0]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][0]_rep\ : label is "FSM_sequential_s_reg[state][0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][0]_rep__0\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][0]_rep__0\ : label is "FSM_sequential_s_reg[state][0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][1]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][1]\ : label is "FSM_sequential_s_reg[state][1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][1]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][1]_rep\ : label is "FSM_sequential_s_reg[state][1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][1]_rep__0\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][1]_rep__0\ : label is "FSM_sequential_s_reg[state][1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][2]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][2]\ : label is "FSM_sequential_s_reg[state][2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][2]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][2]_rep\ : label is "FSM_sequential_s_reg[state][2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][2]_rep__0\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][2]_rep__0\ : label is "FSM_sequential_s_reg[state][2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][3]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][3]\ : label is "FSM_sequential_s_reg[state][3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][3]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][3]_rep\ : label is "FSM_sequential_s_reg[state][3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][3]_rep__0\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][3]_rep__0\ : label is "FSM_sequential_s_reg[state][3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][4]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][5]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][5]\ : label is "FSM_sequential_s_reg[state][5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][5]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][5]_rep\ : label is "FSM_sequential_s_reg[state][5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][6]\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][6]\ : label is "FSM_sequential_s_reg[state][6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][6]_rep\ : label is "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111";
  attribute ORIG_CELL_NAME of \FSM_sequential_s_reg[state][6]_rep\ : label is "FSM_sequential_s_reg[state][6]";
  attribute SOFT_HLUTNM of \FSM_sequential_s_stat[conn_state][0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \FSM_sequential_s_stat[conn_state][1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_10\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_8\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \actual_wdata[10]_i_10\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \actual_wdata[10]_i_11\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \actual_wdata[10]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \actual_wdata[10]_i_6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \actual_wdata[10]_i_7\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \actual_wdata[11]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \actual_wdata[11]_i_5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \actual_wdata[11]_i_6\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \actual_wdata[11]_i_8\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \actual_wdata[12]_i_11\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \actual_wdata[12]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \actual_wdata[12]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \actual_wdata[12]_i_6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \actual_wdata[12]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \actual_wdata[13]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \actual_wdata[13]_i_5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \actual_wdata[13]_i_6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_7\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_9\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_10\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_15\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_23\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_7\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_9__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \actual_wdata[1]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \actual_wdata[1]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \actual_wdata[1]_i_6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \actual_wdata[2]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \actual_wdata[2]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \actual_wdata[2]_i_7\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \actual_wdata[3]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \actual_wdata[3]_i_6\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \actual_wdata[3]_i_9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \actual_wdata[4]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \actual_wdata[4]_i_8\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \actual_wdata[4]_i_9\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \actual_wdata[5]_i_10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \actual_wdata[5]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \actual_wdata[5]_i_8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \actual_wdata[6]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \actual_wdata[6]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \actual_wdata[6]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \actual_wdata[7]_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \actual_wdata[7]_i_4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \actual_wdata[7]_i_9\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \actual_wdata[8]_i_10\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \actual_wdata[9]_i_12\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \actual_wdata[9]_i_4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \actual_wdata[9]_i_5__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \actual_woff[10]_i_6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \actual_woff[7]_i_12\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \actual_woff[7]_i_13\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \actual_woff[7]_i_18\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \actual_woff[7]_i_21\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \actual_woff[7]_i_22\ : label is "soft_lutpair336";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \actual_woff_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \actual_woff_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \count_words[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_words[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \count_words[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \crc32[12]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \crc32[13]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \crc32[13]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \crc32[16]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \crc32[17]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \crc32[19]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \crc32[19]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \crc32[22]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \crc32[22]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \crc32[25]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \crc32[25]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \crc32[26]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \crc32[27]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \crc32[28]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \crc32[28]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \crc32[29]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \crc32[29]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \crc32[30]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \crc32[30]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \crc32[30]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \crc32[31]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \crc32[31]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \crc32[31]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \crc32[5]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \crc32[8]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_100 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_101 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_102 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_104 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_107 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_108 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_11 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_112 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_113 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_114 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_115 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_118 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_123 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_124 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_125 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_126 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_129 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_130 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_133 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_135 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_141 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_142 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_143 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_144 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_148 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_149 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_151 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_152 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_153 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_154 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_155 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_156 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_157 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_158 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_159 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_160 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_161 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_163 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_166 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_18 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_24 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_37 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_45 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_50 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_51 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_54 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_58 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_60 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_61 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_62 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_65 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_66 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_70 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_71 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_88 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_94 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of dly_actual_dowrite_i_97 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of dly_wicmpcksum_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of dly_wudpcksum_i_2 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \downcount[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_10\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_11\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_12\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dyn_in_stat[any_arp]_i_9\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dyn_in_stat[good_dhcp_ack]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dyn_in_stat[good_dhcp_offer]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dyn_in_stat[good_dhcp_offer]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dyn_in_stat[good_dhcp_offer]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dyn_in_stat[good_rarp]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \info_counts[arp_our_ip]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \info_counts[bad_cksum]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \info_counts[bad_crc]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \info_counts[bad_crc]_i_4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \info_counts[bad_crc]_i_5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \info_counts[good_bootp]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \info_counts[good_icmp]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \info_counts[good_ntp]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \info_counts[good_tcp]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \info_counts[good_udp]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \info_counts[good_udp]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \info_counts[incomplete]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \info_counts[incomplete]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \info_counts[mac_for_us]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \info_counts[same_ack]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \info_counts[spurious]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \info_counts[start_arp]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \info_counts[start_bootp]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \info_counts[start_bootp]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \info_counts[start_icmp]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \info_counts[start_packet]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \info_counts[start_tcp]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \info_counts[twice_same_ack]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \info_counts[udp_arm]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \info_counts[udp_arm]_i_4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \info_counts[udp_badactivearm]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \info_counts[udp_disconnect]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \info_counts[udp_disconnect]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \info_counts[udp_ra_is_otherip]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \info_counts[udp_ra_repeat]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \info_counts[udp_ra_repeat]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \info_counts[udp_ra_repeat]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \info_counts_reg[udpaccess]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \info_counts_reg[udpaccess_idp]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of is_dhcp_xid_hi_i_6 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of is_dhcp_xid_lo_i_6 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of is_dyn_offer_ip01_i_6 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of is_dyn_offer_ip23_i_6 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of is_icmp_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of is_icmp_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of is_ntp_mode_4_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of is_our_a_ip01_i_4 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of is_our_a_ip23_i_2 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of is_our_b_ip01_i_6 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of is_our_b_ip23_i_6 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of is_our_mac01_i_6 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of is_our_mac23_i_6 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of is_reg_seq_no_i_4 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of is_reg_seq_no_i_5 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of is_reg_seq_no_i_6 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_10 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_5 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_6 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_7 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_8 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of is_reg_seq_no_plus_1_i_9 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_10 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_2 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_3 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_6 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_7 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_8 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of is_req_seq_arm_reset_no_i_9 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of is_tcp_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of is_tcp_seq_hi_i_6 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of is_tcp_seq_lo_i_6 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of is_udp_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of is_udp_i_2 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of is_udp_ra_disconnect_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of is_udp_ra_reset_arm_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of is_udp_ra_reset_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of is_w_0201_i_2 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of is_w_0201_i_3 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of is_w_0201_i_4 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of is_w_0604_i_2 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of is_w_0800_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of is_w_0806_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of is_w_4000_i_2 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of is_w_5363_i_3 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of is_w_5363_i_4 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of is_w_8035_i_3 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of is_w_8035_i_4 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of is_w_8035_i_5 : label is "soft_lutpair273";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of is_w_ge_tcp_stat_base_seqno_lo_reg_i_1 : label is 14;
  attribute SOFT_HLUTNM of is_whi_00_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of is_whi_02_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of is_whi_05_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of is_whi_06_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of is_whi_06_i_2 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of is_whi_45_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of is_whi_ff_i_2 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of is_whi_ff_i_3 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of is_wlo_00_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of is_wlo_02_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of is_wlo_05_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of is_wlo_ff_i_2 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of is_wlo_ff_i_3 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ram_prod2_udp_regres[0][set_again]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ram_prod2_udp_regres[1][set_again]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ram_prod_arp_icmp[set_hasdata]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rtt_counter[12]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \s[cksum_0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s[cur_other_ip_port][ip01][15]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \s[cur_other_ip_port][portno][15]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \s[cur_other_ip_port][portno][15]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \s[dhcp_option_length_hi]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s[dhcp_option_length_hi]_i_5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s[dhcp_option_length_hi]_i_6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][0]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][1]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][3]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][4]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][4]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][5]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_11\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s[dhcp_option_remain][7]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s[dyn_offer_ip_port][ip01][15]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \s[dyn_offer_ip_port][ip01][15]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s[ignore_wcksum]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \s[ipv4_remain][1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][10]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][10]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][10]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][5]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][6]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][8]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \s[ipv4_remain_m2][9]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][10]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][6]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s[ipv4_remain_p6][9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s[is_bootp]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s[is_bootp]_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \s[is_dhcp_offer]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \s[is_dhcp_offer]_i_6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s[is_icmp]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s[is_ntp]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s[is_ntp]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \s[is_ntp_resp]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s[is_our_ip]_i_4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \s[is_our_mac]_i_8\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s[is_tcp_syn]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s[minsz_remain][0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s[minsz_remain][10]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \s[minsz_remain][1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \s[minsz_remain][2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \s[minsz_remain][3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s[minsz_remain][5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \s[minsz_remain][6]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s[minsz_remain][7]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s[minsz_remain][8]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s[minsz_remain][9]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][10]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \s[minsz_remain_m2][8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s[off][10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s[off][2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \s[off][3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \s[off][4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s[off][5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s[off][7]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \s[off][8]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \s[off][9]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s[packet_start_count][0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \s[packet_start_count][1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \s[packet_start_count][2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \s[packet_start_count][3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \s[packet_start_count][6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s[packet_start_count][7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s[psdcksum][15]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \s[psdcksum][15]_i_12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s[psdcksum][15]_i_13\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s[psdcksum][15]_i_14\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s[pseudo_cksum]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \s[reg][0][seq_no][1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s[reg][0][seq_no][2]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s[reg][0][seq_no][6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s[reg][0][seq_no][7]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s[reg][1][seq_arm_reset_no][0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s[reg][1][seq_arm_reset_no][1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s[reg][1][seq_arm_reset_no][2]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \s[reg][1][seq_arm_reset_no][3]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s[reg][1][seq_arm_reset_no][7]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s[reg][1][seq_no][1]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \s[reg][1][seq_no][5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s[reg][1][seq_no][6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s[reg][1][seq_no][7]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s[reg][1][seq_no][7]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \s[reg][1][seq_reset_armed]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s[reg_ch][0]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \s[reg_ch][0]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \s[reg_ch][0]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \s[reg_ch][0]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s[reg_idp]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \s[reg_idp]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s[seqno_hi_same]_i_10\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s[seqno_hi_same]_i_11\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s[seqno_hi_same]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \s_reg[do_access_idp]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \s_reg[do_seq_reset]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \s_reg[do_seq_reset]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_reg[do_seq_reset_arm]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_21\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_24\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_25\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_26\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_27\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_33\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_41\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_42\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_43\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_44\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_45\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_46\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_47\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_48\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_50\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_51\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_52\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_53\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_6\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_reg[fill_ram_udpacc]_i_8\ : label is "soft_lutpair127";
  attribute ADDER_THRESHOLD of \s_reg[rcksum][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[rcksum][16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[rcksum][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \s_stat[base_seqno][2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][30]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_stat[reg_idp]_i_4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_stat[same_ack][0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_stat[words][10]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \s_stat[words][2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \s_stat[words][3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \s_stat[words][4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_stat[words][5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_stat[words][7]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \s_stat[words][8]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \s_stat[words][9]_i_1\ : label is "soft_lutpair190";
  attribute COMPARATOR_THRESHOLD of \s_stat_reg[window_sz][15]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \state[pending_rarp]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tcp_recv[ack_seqno][15]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tcp_recv[ack_seqno][15]_i_3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tcp_recv[ack_seqno][16]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tcp_recv[window_len][15]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tcp_seq_hi[15]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tcp_seq_lo[15]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tcp_seq_lo[15]_i_3\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of \w_minus_0x0100_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \w_minus_0x0100_reg[15]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \w_minus_6[10]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \w_minus_6[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \w_minus_6[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \w_minus_6[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \w_minus_6[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \w_minus_6[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \w_minus_6[7]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \w_minus_6[8]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \w_plus_1[0]_i_1\ : label is "soft_lutpair279";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \FSM_sequential_s_reg[state][1]_rep__0_0\ <= \^fsm_sequential_s_reg[state][1]_rep__0_0\;
  \FSM_sequential_s_reg[state][1]_rep__0_1\ <= \^fsm_sequential_s_reg[state][1]_rep__0_1\;
  \FSM_sequential_s_reg[state][5]_rep_0\ <= \^fsm_sequential_s_reg[state][5]_rep_0\;
  \dyn_ctrl_in_stat[any_arp]\ <= \^dyn_ctrl_in_stat[any_arp]\;
  \dyn_ctrl_in_stat[good_dhcp_ack]\ <= \^dyn_ctrl_in_stat[good_dhcp_ack]\;
  \dyn_ctrl_in_stat[good_dhcp_offer]\ <= \^dyn_ctrl_in_stat[good_dhcp_offer]\;
  \dyn_in_stat_reg[any_arp]_0\ <= \^dyn_in_stat_reg[any_arp]_0\;
  \info_counts_reg[good_arp]_0\ <= \^info_counts_reg[good_arp]_0\;
  \info_counts_reg[good_bootp]_0\ <= \^info_counts_reg[good_bootp]_0\;
  \info_counts_reg[good_icmp]_0\ <= \^info_counts_reg[good_icmp]_0\;
  \info_counts_reg[good_ntp]_0\ <= \^info_counts_reg[good_ntp]_0\;
  \info_counts_reg[good_rarp]_0\ <= \^info_counts_reg[good_rarp]_0\;
  \info_counts_reg[good_tcp]_0\ <= \^info_counts_reg[good_tcp]_0\;
  \info_counts_reg[good_udp]_0\ <= \^info_counts_reg[good_udp]_0\;
  \regacc_aux_info[prod][v][reg_ch]\ <= \^regacc_aux_info[prod][v][reg_ch]\;
  \regacc_aux_info[prod][v][reg_idp]\ <= \^regacc_aux_info[prod][v][reg_idp]\;
  \s_reg[cur_other_ip_port][ip01][15]_0\(31 downto 0) <= \^s_reg[cur_other_ip_port][ip01][15]_0\(31 downto 0);
  \s_reg[off][10]_0\(9 downto 0) <= \^s_reg[off][10]_0\(9 downto 0);
  \s_reg[wcksum][16]_0\(16 downto 0) <= \^s_reg[wcksum][16]_0\(16 downto 0);
  \s_stat_reg[base_seqno][16]\(0) <= \^s_stat_reg[base_seqno][16]\(0);
  \tcp_ctrl_recv[ack_seqno]\(16 downto 0) <= \^tcp_ctrl_recv[ack_seqno]\(16 downto 0);
  \tcp_ctrl_recv[got_ack]\ <= \^tcp_ctrl_recv[got_ack]\;
  \tcp_ctrl_recv[got_syn]\ <= \^tcp_ctrl_recv[got_syn]\;
  \tcp_recv_reg[window_len][15]_0\(14 downto 0) <= \^tcp_recv_reg[window_len][15]_0\(14 downto 0);
  \w_reg[15]_0\(12 downto 0) <= \^w_reg[15]_0\(12 downto 0);
\FSM_sequential_s[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_7_n_0\,
      O => \FSM_sequential_s[state][0]_i_1_n_0\
    );
\FSM_sequential_s[state][0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => is_w_0800,
      I1 => is_w_0806,
      I2 => is_w_8035,
      O => \FSM_sequential_s[state][0]_i_10_n_0\
    );
\FSM_sequential_s[state][0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057000055"
    )
        port map (
      I0 => \info_counts[arp_our_ip]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_23_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_24_n_0\,
      O => \FSM_sequential_s[state][0]_i_11_n_0\
    );
\FSM_sequential_s[state][0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000415A0000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_12_n_0\
    );
\FSM_sequential_s[state][0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55604075"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][0]_i_13_n_0\
    );
\FSM_sequential_s[state][0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \s_reg[minsz_remain]\(3),
      I1 => \s_reg[minsz_remain]\(7),
      I2 => \s_reg[minsz_remain]\(2),
      I3 => \FSM_sequential_s[state][0]_i_25_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_26_n_0\,
      O => \FSM_sequential_s[state][0]_i_14_n_0\
    );
\FSM_sequential_s[state][0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBF15FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s[state][5]_i_12_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_15_n_0\
    );
\FSM_sequential_s[state][0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_16_n_0\
    );
\FSM_sequential_s[state][0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F100F1FF0F0000"
    )
        port map (
      I0 => is_w_0001,
      I1 => is_w_0004,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][0]_i_27_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_17_n_0\
    );
\FSM_sequential_s[state][0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_15_n_0\,
      I1 => \s[is_ntp]_i_2_n_0\,
      I2 => rcksum_good,
      I3 => \s_reg[is_our_ip]__0\,
      I4 => \info_counts[start_bootp]_i_2_n_0\,
      O => \FSM_sequential_s[state][0]_i_18_n_0\
    );
\FSM_sequential_s[state][0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBFFBFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => is_w_0800,
      I4 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_28_n_0\,
      O => \FSM_sequential_s[state][0]_i_19_n_0\
    );
\FSM_sequential_s[state][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0D0D000C"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_9_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_10_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_2_n_0\
    );
\FSM_sequential_s[state][0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FA080000"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s[state][0]_i_29_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_30_n_0\,
      O => \FSM_sequential_s[state][0]_i_20_n_0\
    );
\FSM_sequential_s[state][0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \s_reg[fill_ram_tcp_template]__0\,
      I1 => is_tcp_other_ip_port,
      I2 => is_tcp_seq_hi,
      O => \FSM_sequential_s[state][0]_i_21_n_0\
    );
\FSM_sequential_s[state][0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_22_n_0\
    );
\FSM_sequential_s[state][0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      O => \FSM_sequential_s[state][0]_i_23_n_0\
    );
\FSM_sequential_s[state][0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_24_n_0\
    );
\FSM_sequential_s[state][0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_reg[minsz_remain]\(6),
      I1 => \s_reg[minsz_remain]\(0),
      I2 => \s_reg[minsz_remain]\(4),
      I3 => \s_reg[minsz_remain]\(9),
      O => \FSM_sequential_s[state][0]_i_25_n_0\
    );
\FSM_sequential_s[state][0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_reg[minsz_remain]\(5),
      I1 => \s_reg[minsz_remain]\(10),
      I2 => \s_reg[minsz_remain]\(1),
      I3 => \s_reg[minsz_remain]\(8),
      O => \FSM_sequential_s[state][0]_i_26_n_0\
    );
\FSM_sequential_s[state][0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \s_reg[is_ntp_n_0_]\,
      I1 => \s_reg[is_bootp]__0\,
      I2 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_27_n_0\
    );
\FSM_sequential_s[state][0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14040404"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => is_w_0000,
      I5 => \FSM_sequential_s[state][0]_i_31_n_0\,
      O => \FSM_sequential_s[state][0]_i_28_n_0\
    );
\FSM_sequential_s[state][0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF20F0"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_29_n_0\
    );
\FSM_sequential_s[state][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_3_n_0\
    );
\FSM_sequential_s[state][0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[ipv4_remain_is_62]__0\,
      I2 => is_w_6382,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_32_n_0\,
      O => \FSM_sequential_s[state][0]_i_30_n_0\
    );
\FSM_sequential_s[state][0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02030C0F02030003"
    )
        port map (
      I0 => \a[next_state]190_out\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_33_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][0]_i_31_n_0\
    );
\FSM_sequential_s[state][0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0030BABA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \s_reg[ipv4_remain_is__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_32_n_0\
    );
\FSM_sequential_s[state][0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][0]_i_33_n_0\
    );
\FSM_sequential_s[state][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_11_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_12_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_13_n_0\,
      I3 => \info_counts[mac_for_us]_i_2_n_0\,
      I4 => \tcp_recv[ack_seqno][15]_i_3_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_14_n_0\,
      O => \FSM_sequential_s[state][0]_i_4_n_0\
    );
\FSM_sequential_s[state][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA080000"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_15_n_0\,
      I1 => is_whi_06,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_16_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_17_n_0\,
      O => \FSM_sequential_s[state][0]_i_5_n_0\
    );
\FSM_sequential_s[state][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_18_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_19_n_0\,
      O => \FSM_sequential_s[state][0]_i_6_n_0\
    );
\FSM_sequential_s[state][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_20_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_21_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_22_n_0\,
      O => \FSM_sequential_s[state][0]_i_7_n_0\
    );
\FSM_sequential_s[state][0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \s_reg[is_udp_n_0_]\,
      I1 => \s_reg[is_tcp]__0\,
      I2 => \s_reg[is_icmp]__0\,
      I3 => \s[pseudo_cksum]_i_2_n_0\,
      O => \FSM_sequential_s[state][0]_i_8_n_0\
    );
\FSM_sequential_s[state][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAA88888888"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => is_w_4000,
      I3 => is_w_0000,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][0]_i_9_n_0\
    );
\FSM_sequential_s[state][0]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_7_n_0\,
      O => \FSM_sequential_s[state][0]_rep__0_i_1_n_0\
    );
\FSM_sequential_s[state][0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_7_n_0\,
      O => \FSM_sequential_s[state][0]_rep_i_1_n_0\
    );
\FSM_sequential_s[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_2_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s[state][1]_i_3_n_0\,
      I3 => \s_reg[state]\(0),
      I4 => \FSM_sequential_s[state][1]_i_4_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_5_n_0\,
      O => \FSM_sequential_s[state][1]_i_1_n_0\
    );
\FSM_sequential_s[state][1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF4F"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_13_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][1]_i_27_n_0\,
      O => \FSM_sequential_s[state][1]_i_10_n_0\
    );
\FSM_sequential_s[state][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_11_n_0\
    );
\FSM_sequential_s[state][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000000"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I1 => \s_reg[ipv4_remain_is__n_0_0]\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \FSM_sequential_s[state][1]_i_12_n_0\
    );
\FSM_sequential_s[state][1]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09FF"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_13__0_n_0\
    );
\FSM_sequential_s[state][1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      O => \FSM_sequential_s[state][1]_i_14_n_0\
    );
\FSM_sequential_s[state][1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44014400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => is_w_5363,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][1]_i_15_n_0\
    );
\FSM_sequential_s[state][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \s_reg[ipv4_remain_is__n_0_0]\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_16_n_0\
    );
\FSM_sequential_s[state][1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBFB"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_28_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_29_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_30_n_0\,
      O => \FSM_sequential_s[state][1]_i_17_n_0\
    );
\FSM_sequential_s[state][1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F8F8F8F8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_31_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_32_n_0\,
      I4 => \s[dhcp_option_remain][7]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_33_n_0\,
      O => \FSM_sequential_s[state][1]_i_18_n_0\
    );
\FSM_sequential_s[state][1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_34_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_3_n_0\,
      O => \FSM_sequential_s[state][1]_i_19_n_0\
    );
\FSM_sequential_s[state][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_6_n_0\,
      I1 => \FSM_sequential_s[state][1]_i_7_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_8_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_9_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_10_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_11_n_0\,
      O => \FSM_sequential_s[state][1]_i_2_n_0\
    );
\FSM_sequential_s[state][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_35_n_0\,
      I1 => \FSM_sequential_s[state][1]_i_36_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_37_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => dly_actual_dowrite_i_11_n_0,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => \FSM_sequential_s[state][1]_i_20_n_0\
    );
\FSM_sequential_s[state][1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I1 => is_wlo_ff,
      I2 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I3 => is_whi_ff,
      O => \FSM_sequential_s[state][1]_i_21_n_0\
    );
\FSM_sequential_s[state][1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => is_w_5363,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \s[dhcp_option_remain][7]_i_11_n_0\,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => \FSM_sequential_s[state][1]_i_22_n_0\
    );
\FSM_sequential_s[state][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_38_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      O => \FSM_sequential_s[state][1]_i_23_n_0\
    );
\FSM_sequential_s[state][1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_24_n_0\
    );
\FSM_sequential_s[state][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFF220000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I2 => is_whi_45,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][1]_i_25_n_0\
    );
\FSM_sequential_s[state][1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00320032CC3FFC3F"
    )
        port map (
      I0 => is_w_0201,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => is_whi_00,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_26_n_0\
    );
\FSM_sequential_s[state][1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000CDFDFDF"
    )
        port map (
      I0 => \s_reg[seqno_hi_next]__0\,
      I1 => is_tcp_stat_max_sent16_eq_base_seqno16,
      I2 => is_w_le_tcp_stat_max_sent_lo,
      I3 => is_w_ge_tcp_stat_base_seqno_lo,
      I4 => \s_reg[seqno_hi_same]__0\,
      I5 => dly_actual_dowrite_i_34_0,
      O => \FSM_sequential_s[state][1]_i_27_n_0\
    );
\FSM_sequential_s[state][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBF3F3F3FF"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_12_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => is_w_0004,
      I4 => is_w_0001,
      I5 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][1]_i_28_n_0\
    );
\FSM_sequential_s[state][1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCCAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_8_n_0\,
      I1 => \s_reg[is_ntp_n_0_]\,
      I2 => \s_reg[is_bootp]__0\,
      I3 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_4_n_0\,
      O => \FSM_sequential_s[state][1]_i_29_n_0\
    );
\FSM_sequential_s[state][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_12_n_0\,
      I1 => \FSM_sequential_s[state][1]_i_13__0_n_0\,
      I2 => \info_counts[good_icmp]_i_2_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_14_n_0\,
      I4 => dly_wicmpcksum_i_2_n_0,
      I5 => \FSM_sequential_s[state][1]_i_15_n_0\,
      O => \FSM_sequential_s[state][1]_i_3_n_0\
    );
\FSM_sequential_s[state][1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3299228832993299"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \s_reg[is_rarp_resp]__0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_30_n_0\
    );
\FSM_sequential_s[state][1]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A222A"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_39_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][5]_i_8_n_0\,
      O => \FSM_sequential_s[state][1]_i_31_n_0\
    );
\FSM_sequential_s[state][1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => is_w_6382,
      I1 => \s_reg[ipv4_remain_is_62]__0\,
      O => \FSM_sequential_s[state][1]_i_32_n_0\
    );
\FSM_sequential_s[state][1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777F777777777"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => \FSM_sequential_s[state][1]_i_33_n_0\
    );
\FSM_sequential_s[state][1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDEFFDEFFDEFFDFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \s_reg[cksum_0]__0\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][1]_i_34_n_0\
    );
\FSM_sequential_s[state][1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C080C080800000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s[state][4]_i_22_n_0\,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I5 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][1]_i_35_n_0\
    );
\FSM_sequential_s[state][1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A000A000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \s_reg[ipv4_remain_is__n_0_0]\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][1]_i_36_n_0\
    );
\FSM_sequential_s[state][1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][1]_i_37_n_0\
    );
\FSM_sequential_s[state][1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \dyn_in_stat[good_dhcp_offer]_i_4_n_0\,
      O => \FSM_sequential_s[state][1]_i_38_n_0\
    );
\FSM_sequential_s[state][1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0055FFE4"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => is_whi_06,
      I2 => \FSM_sequential_s[state][0]_i_21_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][1]_i_39_n_0\
    );
\FSM_sequential_s[state][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFB"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_16_n_0\,
      I1 => \FSM_sequential_s[state][1]_i_17_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_18_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_19_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_20_n_0\,
      I5 => \s_reg[state]\(0),
      O => \FSM_sequential_s[state][1]_i_4_n_0\
    );
\FSM_sequential_s[state][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA02AAAAAAAA"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_21_n_0\,
      I3 => \info_counts[spurious]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_22_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_23_n_0\,
      O => \FSM_sequential_s[state][1]_i_5_n_0\
    );
\FSM_sequential_s[state][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_9_n_0\,
      O => \FSM_sequential_s[state][1]_i_6_n_0\
    );
\FSM_sequential_s[state][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEBBEBFFFFBBFB"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I3 => is_w_0604,
      I4 => \FSM_sequential_s[state][1]_i_24_n_0\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][1]_i_7_n_0\
    );
\FSM_sequential_s[state][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_25_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_14_n_0\,
      O => \FSM_sequential_s[state][1]_i_8_n_0\
    );
\FSM_sequential_s[state][1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_13_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_26_n_0\,
      O => \FSM_sequential_s[state][1]_i_9_n_0\
    );
\FSM_sequential_s[state][1]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_2_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s[state][1]_i_3_n_0\,
      I3 => \s_reg[state]\(0),
      I4 => \FSM_sequential_s[state][1]_i_4_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_5_n_0\,
      O => \FSM_sequential_s[state][1]_rep__0_i_1_n_0\
    );
\FSM_sequential_s[state][1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_2_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s[state][1]_i_3_n_0\,
      I3 => \s_reg[state]\(0),
      I4 => \FSM_sequential_s[state][1]_i_4_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_5_n_0\,
      O => \FSM_sequential_s[state][1]_rep_i_1_n_0\
    );
\FSM_sequential_s[state][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEFEFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_3_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s[state][2]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_6_n_0\,
      O => \FSM_sequential_s[state][2]_i_1_n_0\
    );
\FSM_sequential_s[state][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => is_tcp_seq_lo,
      I5 => \s_reg[fill_ram_tcp_template]__0\,
      O => \FSM_sequential_s[state][2]_i_10_n_0\
    );
\FSM_sequential_s[state][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0800000000000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_11_n_0\
    );
\FSM_sequential_s[state][2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \^w_reg[15]_0\(5),
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_12_n_0\
    );
\FSM_sequential_s[state][2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_8_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][2]_i_13_n_0\
    );
\FSM_sequential_s[state][2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][2]_i_14_n_0\
    );
\FSM_sequential_s[state][2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \s[dhcp_option_remain][7]_i_11_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_27_n_0\,
      O => \FSM_sequential_s[state][2]_i_15_n_0\
    );
\FSM_sequential_s[state][2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0DFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I2 => \actual_wdata[14]_i_7_n_0\,
      I3 => \FSM_sequential_s[state][2]_i_28_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_29_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_30_n_0\,
      O => \FSM_sequential_s[state][2]_i_16_n_0\
    );
\FSM_sequential_s[state][2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444FFFFF"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => is_w_0000,
      I3 => is_w_4000,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][2]_i_17_n_0\
    );
\FSM_sequential_s[state][2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFDDDFDDDFD"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => is_whi_ff,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => is_wlo_ff,
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \FSM_sequential_s[state][2]_i_18_n_0\
    );
\FSM_sequential_s[state][2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F454F450000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => \FSM_sequential_s[state][2]_i_19_n_0\
    );
\FSM_sequential_s[state][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000082000000"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_7_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_2_n_0\
    );
\FSM_sequential_s[state][2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF7F007D00"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => \FSM_sequential_s[state][2]_i_20_n_0\
    );
\FSM_sequential_s[state][2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rcksum_good,
      I1 => \s_reg[cksum_0]__0\,
      O => \FSM_sequential_s[state][2]_i_21_n_0\
    );
\FSM_sequential_s[state][2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_22_n_0\
    );
\FSM_sequential_s[state][2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      O => \FSM_sequential_s[state][2]_i_23_n_0\
    );
\FSM_sequential_s[state][2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000BFBB0000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => is_w_5363,
      O => \FSM_sequential_s[state][2]_i_24_n_0\
    );
\FSM_sequential_s[state][2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_25_n_0\
    );
\FSM_sequential_s[state][2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010FFFF"
    )
        port map (
      I0 => \s_reg[is_udp_n_0_]\,
      I1 => dly_actual_dowrite_i_24_n_0,
      I2 => \FSM_sequential_s[state][2]_i_31_n_0\,
      I3 => \s_reg[is_tcp]__0\,
      I4 => \FSM_sequential_s[state][1]_i_32_n_0\,
      I5 => \info_counts[good_udp]_i_2_n_0\,
      O => \FSM_sequential_s[state][2]_i_26_n_0\
    );
\FSM_sequential_s[state][2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA00A2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I2 => \s_reg[is_bootp]__0\,
      I3 => \s_reg[is_ntp_n_0_]\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][2]_i_27_n_0\
    );
\FSM_sequential_s[state][2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2A2A2A0"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \info_counts[start_bootp]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_32_n_0\,
      O => \FSM_sequential_s[state][2]_i_28_n_0\
    );
\FSM_sequential_s[state][2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404000000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_15_n_0\,
      I3 => \s[is_ntp]_i_2_n_0\,
      I4 => rcksum_good,
      I5 => \s_reg[is_our_ip]__0\,
      O => \FSM_sequential_s[state][2]_i_29_n_0\
    );
\FSM_sequential_s[state][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => \s[accum_cksum]_i_4_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_8_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_9_n_0\,
      I3 => \FSM_sequential_s[state][2]_i_10_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_11_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_12_n_0\,
      O => \FSM_sequential_s[state][2]_i_3_n_0\
    );
\FSM_sequential_s[state][2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF45AA45"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_33_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_34_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => is_whi_00,
      I5 => \FSM_sequential_s[state][2]_i_35_n_0\,
      O => \FSM_sequential_s[state][2]_i_30_n_0\
    );
\FSM_sequential_s[state][2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
        port map (
      I0 => \s_reg[is_icmp]__0\,
      I1 => is_our_a_ip23,
      I2 => \s_reg[prev_our_a_ip01]__0\,
      I3 => \info_counts_reg[ip_b_for_us]_1\,
      I4 => is_our_b_ip23,
      I5 => \s_reg[prev_our_b_ip01]__0\,
      O => \FSM_sequential_s[state][2]_i_31_n_0\
    );
\FSM_sequential_s[state][2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3F3200003F33"
    )
        port map (
      I0 => \a[next_state]190_out\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][2]_i_32_n_0\
    );
\FSM_sequential_s[state][2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_36_n_0\,
      I1 => \^w_reg[15]_0\(12),
      I2 => \^w_reg[15]_0\(11),
      I3 => \^w_reg[15]_0\(10),
      I4 => \FSM_sequential_s[state][6]_i_20_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_19_n_0\,
      O => \FSM_sequential_s[state][2]_i_33_n_0\
    );
\FSM_sequential_s[state][2]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_24_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_23_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_22_n_0\,
      O => \FSM_sequential_s[state][2]_i_34_n_0\
    );
\FSM_sequential_s[state][2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2AFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => is_w_le_tcp_stat_max_sent_lo,
      I2 => \s_reg[seqno_hi_next]__0\,
      I3 => is_tcp_stat_max_sent16_eq_base_seqno16,
      I4 => \FSM_sequential_s[state][4]_i_19_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][2]_i_35_n_0\
    );
\FSM_sequential_s[state][2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(4),
      I1 => \^w_reg[15]_0\(1),
      I2 => \s_reg[ipv4_remain_p6]\(9),
      I3 => \^w_reg[15]_0\(6),
      O => \FSM_sequential_s[state][2]_i_36_n_0\
    );
\FSM_sequential_s[state][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFFF2FF0000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_13_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_14_n_0\,
      I3 => \FSM_sequential_s[state][2]_i_15_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_16_n_0\,
      O => \FSM_sequential_s[state][2]_i_4_n_0\
    );
\FSM_sequential_s[state][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A80AA8A8AAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_17_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][2]_i_5_n_0\
    );
\FSM_sequential_s[state][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000000"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_18_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_19_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_20_n_0\,
      I3 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \info_counts[mac_for_us]_i_2_n_0\,
      O => \FSM_sequential_s[state][2]_i_6_n_0\
    );
\FSM_sequential_s[state][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F3C2C3C2F3F2C3F"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I5 => \s_reg[is_rarp_resp]__0\,
      O => \FSM_sequential_s[state][2]_i_7_n_0\
    );
\FSM_sequential_s[state][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAFFFFFFEFF"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_21_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][2]_i_8_n_0\
    );
\FSM_sequential_s[state][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_22_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_23_n_0\,
      I3 => \FSM_sequential_s[state][2]_i_24_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_25_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_26_n_0\,
      O => \FSM_sequential_s[state][2]_i_9_n_0\
    );
\FSM_sequential_s[state][2]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEFEFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_3_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s[state][2]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_6_n_0\,
      O => \FSM_sequential_s[state][2]_rep__0_i_1_n_0\
    );
\FSM_sequential_s[state][2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEFEFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][2]_i_3_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s[state][2]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][2]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_6_n_0\,
      O => \FSM_sequential_s[state][2]_rep_i_1_n_0\
    );
\FSM_sequential_s[state][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8AAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][3]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_7_n_0\,
      O => \FSM_sequential_s[state][3]_i_1_n_0\
    );
\FSM_sequential_s[state][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF54"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I1 => \s_reg[cksum_0]__0\,
      I2 => rcksum_good,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_17_n_0\,
      O => \FSM_sequential_s[state][3]_i_10_n_0\
    );
\FSM_sequential_s[state][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5D0000"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_18_n_0\,
      I1 => is_whi_06,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_19_n_0\,
      O => \FSM_sequential_s[state][3]_i_11_n_0\
    );
\FSM_sequential_s[state][3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFF5"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => is_w_0800,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][3]_i_12_n_0\
    );
\FSM_sequential_s[state][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800890088"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][3]_i_13_n_0\
    );
\FSM_sequential_s[state][3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFFF"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \s_reg[is_tcp]__0\,
      I2 => \s_reg[is_udp_n_0_]\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][3]_i_14_n_0\
    );
\FSM_sequential_s[state][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C02000"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][3]_i_15_n_0\
    );
\FSM_sequential_s[state][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202028A"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_20_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I3 => \s_reg[is_ntp_n_0_]\,
      I4 => \s_reg[is_bootp]__0\,
      I5 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      O => \FSM_sequential_s[state][3]_i_16_n_0\
    );
\FSM_sequential_s[state][3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF04C4"
    )
        port map (
      I0 => is_w_0201,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => rcksum_good,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \FSM_sequential_s[state][3]_i_17_n_0\
    );
\FSM_sequential_s[state][3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F007F000FF07F"
    )
        port map (
      I0 => is_tcp_other_ip_port,
      I1 => is_tcp_seq_hi,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \s_reg[fill_ram_tcp_template]__0\,
      I5 => is_tcp_seq_lo,
      O => \FSM_sequential_s[state][3]_i_18_n_0\
    );
\FSM_sequential_s[state][3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFFFF88"
    )
        port map (
      I0 => is_dhcp_xid_lo,
      I1 => \s_reg[prev_dhcp_xid_hi]__0\,
      I2 => \FSM_sequential_s[state][1]_i_27_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => dly_actual_dowrite_i_45_n_0,
      O => \FSM_sequential_s[state][3]_i_19_n_0\
    );
\FSM_sequential_s[state][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \tcp_recv[window_len][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_8_n_0\,
      O => \FSM_sequential_s[state][3]_i_2_n_0\
    );
\FSM_sequential_s[state][3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][3]_i_20_n_0\
    );
\FSM_sequential_s[state][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808AAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_9_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s[state][3]_i_10_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_11_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_12_n_0\,
      O => \FSM_sequential_s[state][3]_i_3_n_0\
    );
\FSM_sequential_s[state][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4433773303000000"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_13_n_0\,
      I2 => dly_wicmpcksum_i_2_n_0,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][3]_i_4_n_0\
    );
\FSM_sequential_s[state][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \FSM_sequential_s[state][3]_i_5_n_0\
    );
\FSM_sequential_s[state][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][3]_i_6_n_0\
    );
\FSM_sequential_s[state][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D5D005D"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_14_n_0\,
      I2 => \FSM_sequential_s[state][4]_i_12_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_15_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_8_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_16_n_0\,
      O => \FSM_sequential_s[state][3]_i_7_n_0\
    );
\FSM_sequential_s[state][3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][3]_i_8_n_0\
    );
\FSM_sequential_s[state][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044400000444300"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][3]_i_9_n_0\
    );
\FSM_sequential_s[state][3]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8AAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][3]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_7_n_0\,
      O => \FSM_sequential_s[state][3]_rep__0_i_1_n_0\
    );
\FSM_sequential_s[state][3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8AAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][3]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][3]_i_7_n_0\,
      O => \FSM_sequential_s[state][3]_rep_i_1_n_0\
    );
\FSM_sequential_s[state][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555DDDF"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][4]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][4]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][4]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][4]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_7_n_0\,
      O => \FSM_sequential_s[state][4]_i_1_n_0\
    );
\FSM_sequential_s[state][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_17_n_0\,
      I1 => \s_reg[is_bootp]__0\,
      I2 => \s_reg[is_ntp_n_0_]\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][4]_i_10_n_0\
    );
\FSM_sequential_s[state][4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \FSM_sequential_s[state][4]_i_11_n_0\
    );
\FSM_sequential_s[state][4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_18_n_0\,
      O => \FSM_sequential_s[state][4]_i_12_n_0\
    );
\FSM_sequential_s[state][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_18_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][4]_i_19_n_0\,
      I4 => \FSM_sequential_s[state][4]_i_20_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_21_n_0\,
      O => \FSM_sequential_s[state][4]_i_13_n_0\
    );
\FSM_sequential_s[state][4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][4]_i_14_n_0\
    );
\FSM_sequential_s[state][4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][4]_i_15_n_0\
    );
\FSM_sequential_s[state][4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => is_w_8035,
      I1 => is_w_0806,
      O => \FSM_sequential_s[state][4]_i_16_n_0\
    );
\FSM_sequential_s[state][4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C00000004"
    )
        port map (
      I0 => \s_reg[is_icmp]__0\,
      I1 => \FSM_sequential_s[state][4]_i_22_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \s_reg[is_udp_n_0_]\,
      I4 => \s_reg[is_tcp]__0\,
      I5 => \s[pseudo_cksum]_i_2_n_0\,
      O => \FSM_sequential_s[state][4]_i_17_n_0\
    );
\FSM_sequential_s[state][4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE00AE00A400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => rcksum_good,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s_reg[fill_ram_tcp_template]__0\,
      I5 => is_tcp_seq_lo,
      O => \FSM_sequential_s[state][4]_i_18_n_0\
    );
\FSM_sequential_s[state][4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F777F777"
    )
        port map (
      I0 => \FSM_sequential_s_stat_reg[conn_state][0]\(0),
      I1 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      I2 => \s_reg[seqno_hi_same]__0\,
      I3 => is_w_ge_tcp_stat_base_seqno_lo,
      I4 => is_w_le_tcp_stat_max_sent_lo,
      I5 => is_tcp_stat_max_sent16_eq_base_seqno16,
      O => \FSM_sequential_s[state][4]_i_19_n_0\
    );
\FSM_sequential_s[state][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][4]_i_2_n_0\
    );
\FSM_sequential_s[state][4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => is_tcp_stat_max_sent16_eq_base_seqno16,
      I1 => \s_reg[seqno_hi_next]__0\,
      I2 => is_w_le_tcp_stat_max_sent_lo,
      O => \FSM_sequential_s[state][4]_i_20_n_0\
    );
\FSM_sequential_s[state][4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => is_tcp_seq_hi,
      I3 => is_tcp_other_ip_port,
      I4 => \s_reg[fill_ram_tcp_template]__0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \FSM_sequential_s[state][4]_i_21_n_0\
    );
\FSM_sequential_s[state][4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][4]_i_22_n_0\
    );
\FSM_sequential_s[state][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_8_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s[state][4]_i_9_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][4]_i_3_n_0\
    );
\FSM_sequential_s[state][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \FSM_sequential_s[state][4]_i_4_n_0\
    );
\FSM_sequential_s[state][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055545454"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_10_n_0\,
      I1 => \FSM_sequential_s[state][4]_i_11_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_8_n_0\,
      I3 => is_ntp_ver_3or4_mode_3or4,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_12_n_0\,
      O => \FSM_sequential_s[state][4]_i_5_n_0\
    );
\FSM_sequential_s[state][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE0EEE0EEE0E"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_13_n_0\,
      I1 => \FSM_sequential_s[state][4]_i_4_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_16_n_0\,
      I3 => \FSM_sequential_s[state][4]_i_14_n_0\,
      I4 => \FSM_sequential_s[state][4]_i_15_n_0\,
      I5 => \dyn_in_stat[any_arp]_i_4_n_0\,
      O => \FSM_sequential_s[state][4]_i_6_n_0\
    );
\FSM_sequential_s[state][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[state]\(1),
      I5 => \^w_reg[15]_0\(5),
      O => \FSM_sequential_s[state][4]_i_7_n_0\
    );
\FSM_sequential_s[state][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FCF3F3E3F0E3"
    )
        port map (
      I0 => is_w_0004,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \s_reg[state]\(2),
      I4 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I5 => is_w_0001,
      O => \FSM_sequential_s[state][4]_i_8_n_0\
    );
\FSM_sequential_s[state][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000270000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => is_w_0604,
      I2 => is_w_0800,
      I3 => \s[dhcp_option_remain][7]_i_4_n_0\,
      I4 => \s_reg[state]\(1),
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \FSM_sequential_s[state][4]_i_9_n_0\
    );
\FSM_sequential_s[state][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DDFD"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_7_n_0\,
      O => \FSM_sequential_s[state][5]_i_1_n_0\
    );
\FSM_sequential_s[state][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000110013"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => is_w_4000,
      I3 => is_w_0000,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_10_n_0\
    );
\FSM_sequential_s[state][5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_11_n_0\
    );
\FSM_sequential_s[state][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_20_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_21_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_22_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_23_n_0\,
      I4 => \s[reg_ch][0]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_24_n_0\,
      O => \FSM_sequential_s[state][5]_i_12_n_0\
    );
\FSM_sequential_s[state][5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001100F00000"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \FSM_sequential_s[state][0]_i_10_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_25_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][5]_i_13_n_0\
    );
\FSM_sequential_s[state][5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444040004"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \^w_reg[15]_0\(5),
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => is_w_0001,
      I5 => \FSM_sequential_s[state][5]_i_26_n_0\,
      O => \FSM_sequential_s[state][5]_i_14_n_0\
    );
\FSM_sequential_s[state][5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111011111"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => is_w_0604,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \FSM_sequential_s[state][5]_i_15_n_0\
    );
\FSM_sequential_s[state][5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF5555FFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => is_w_0201,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_27_n_0\,
      O => \FSM_sequential_s[state][5]_i_16_n_0\
    );
\FSM_sequential_s[state][5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00EF0000"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_28_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_29_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_30_n_0\,
      O => \FSM_sequential_s[state][5]_i_17_n_0\
    );
\FSM_sequential_s[state][5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFFFFFFFFFF"
    )
        port map (
      I0 => \info_counts_reg[udp_ra_seqplus1]_1\,
      I1 => \info_counts_reg[udp_ra_seqplus1]_2\,
      I2 => p_20_in(1),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => p_20_in(0),
      I5 => is_reg_ch_other_ip_port,
      O => \FSM_sequential_s[state][5]_i_18_n_0\
    );
\FSM_sequential_s[state][5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10155555"
    )
        port map (
      I0 => is_reg_seq_no_plus_1,
      I1 => \s_reg[reg][1][seq_did_access_n_0_]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][0][seq_did_access_n_0_]\,
      I4 => is_reg_seq_no,
      O => \FSM_sequential_s[state][5]_i_19_n_0\
    );
\FSM_sequential_s[state][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFBBBFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_9_n_0\,
      O => \FSM_sequential_s[state][5]_i_2_n_0\
    );
\FSM_sequential_s[state][5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^w_reg[15]_0\(3),
      I1 => \^w_reg[15]_0\(2),
      I2 => \^w_reg[15]_0\(4),
      I3 => \^w_reg[15]_0\(5),
      I4 => \^w_reg[15]_0\(6),
      O => \FSM_sequential_s[state][5]_i_20_n_0\
    );
\FSM_sequential_s[state][5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^w_reg[15]_0\(1),
      I1 => w(2),
      I2 => \^w_reg[15]_0\(0),
      I3 => w(0),
      I4 => w(1),
      O => \FSM_sequential_s[state][5]_i_21_n_0\
    );
\FSM_sequential_s[state][5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^w_reg[15]_0\(12),
      I1 => \^w_reg[15]_0\(11),
      I2 => \^w_reg[15]_0\(10),
      O => \FSM_sequential_s[state][5]_i_22_n_0\
    );
\FSM_sequential_s[state][5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^w_reg[15]_0\(9),
      I1 => \^w_reg[15]_0\(8),
      I2 => \^w_reg[15]_0\(7),
      I3 => w(0),
      O => \FSM_sequential_s[state][5]_i_23_n_0\
    );
\FSM_sequential_s[state][5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \^w_reg[15]_0\(6),
      I1 => \^w_reg[15]_0\(5),
      I2 => w(2),
      I3 => \^w_reg[15]_0\(0),
      I4 => \^w_reg[15]_0\(1),
      O => \FSM_sequential_s[state][5]_i_24_n_0\
    );
\FSM_sequential_s[state][5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_w_0001,
      I1 => is_w_0004,
      O => \FSM_sequential_s[state][5]_i_25_n_0\
    );
\FSM_sequential_s[state][5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_26_n_0\
    );
\FSM_sequential_s[state][5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFECCFECCFECC"
    )
        port map (
      I0 => is_whi_06,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \s_reg[prev_dhcp_xid_hi]__0\,
      I5 => is_dhcp_xid_lo,
      O => \FSM_sequential_s[state][5]_i_27_n_0\
    );
\FSM_sequential_s[state][5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => is_w_0800,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_28_n_0\
    );
\FSM_sequential_s[state][5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_31_n_0\,
      I2 => \s_reg[is_ntp_n_0_]\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      O => \FSM_sequential_s[state][5]_i_29_n_0\
    );
\FSM_sequential_s[state][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAAAABBBAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_10_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_11_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => is_whi_00,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_3_n_0\
    );
\FSM_sequential_s[state][5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFF0404040404"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_32_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \s_reg[state]\(5),
      O => \FSM_sequential_s[state][5]_i_30_n_0\
    );
\FSM_sequential_s[state][5]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[is_bootp]__0\,
      I1 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      O => \FSM_sequential_s[state][5]_i_31_n_0\
    );
\FSM_sequential_s[state][5]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => is_w_0000,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_32_n_0\
    );
\FSM_sequential_s[state][5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \FSM_sequential_s[state][5]_i_4_n_0\
    );
\FSM_sequential_s[state][5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5C0"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_12_n_0\,
      I1 => is_whi_45,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \FSM_sequential_s[state][5]_i_5_n_0\
    );
\FSM_sequential_s[state][5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][5]_i_6_n_0\
    );
\FSM_sequential_s[state][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0000"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_13_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_14_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_15_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][5]_i_16_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_17_n_0\,
      O => \FSM_sequential_s[state][5]_i_7_n_0\
    );
\FSM_sequential_s[state][5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(0),
      I1 => is_w_0000,
      I2 => \s_reg[ipv4_remain_n_0_][1]\,
      I3 => \s_reg[ipv4_remain_n_0_][2]\,
      O => \FSM_sequential_s[state][5]_i_8_n_0\
    );
\FSM_sequential_s[state][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000733773377"
    )
        port map (
      I0 => \info_counts_reg[udp_ra_idp_busy]_1\,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => \FSM_sequential_s[state][5]_i_18_n_0\,
      I3 => \s_reg[do_access_idp]_i_2_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_19_n_0\,
      I5 => \info_counts[udp_ra_repeat]_i_4_n_0\,
      O => \FSM_sequential_s[state][5]_i_9_n_0\
    );
\FSM_sequential_s[state][5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000DDFD"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_7_n_0\,
      O => \FSM_sequential_s[state][5]_rep_i_1_n_0\
    );
\FSM_sequential_s[state][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBFFFB"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_7_n_0\,
      O => \FSM_sequential_s[state][6]_i_1_n_0\
    );
\FSM_sequential_s[state][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \info_counts[start_bootp]_i_6_n_0\,
      I1 => \info_counts[start_bootp]_i_5_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_14_n_0\,
      I3 => w(2),
      I4 => w(1),
      I5 => \info_counts[start_bootp]_i_3_n_0\,
      O => \FSM_sequential_s[state][6]_i_10_n_0\
    );
\FSM_sequential_s[state][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_15_n_0\,
      I1 => \s[is_ntp]_i_4_n_0\,
      I2 => \s[is_ntp]_i_3_n_0\,
      I3 => w(0),
      I4 => w(1),
      I5 => \s[reg_ch][0]_i_3_n_0\,
      O => \FSM_sequential_s[state][6]_i_11_n_0\
    );
\FSM_sequential_s[state][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_16_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_5_n_0\,
      I2 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_17_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_18_n_0\,
      O => \FSM_sequential_s[state][6]_i_12_n_0\
    );
\FSM_sequential_s[state][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_19_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_20_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_21_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_22_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_23_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_24_n_0\,
      O => \FSM_sequential_s[state][6]_i_13_n_0\
    );
\FSM_sequential_s[state][6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^w_reg[15]_0\(1),
      I1 => \^w_reg[15]_0\(2),
      O => \FSM_sequential_s[state][6]_i_14_n_0\
    );
\FSM_sequential_s[state][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0BBBFFFF"
    )
        port map (
      I0 => \s[reg_ch][0]_i_4_n_0\,
      I1 => \s[reg_ch][0]_i_5_n_0\,
      I2 => \s[reg_idp]_i_3_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_25_n_0\,
      I4 => \info_counts[start_bootp]_i_5_n_0\,
      I5 => \info_counts[start_bootp]_i_6_n_0\,
      O => \FSM_sequential_s[state][6]_i_15_n_0\
    );
\FSM_sequential_s[state][6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][6]_i_16_n_0\
    );
\FSM_sequential_s[state][6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_26_n_0\,
      I1 => \^w_reg[15]_0\(5),
      I2 => \FSM_sequential_s[state][6]_i_27_n_0\,
      I3 => is_w_0800,
      I4 => \tcp_recv[window_len][15]_i_2_n_0\,
      I5 => \s[is_tcp_syn]_i_3_n_0\,
      O => \FSM_sequential_s[state][6]_i_17_n_0\
    );
\FSM_sequential_s[state][6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055515555"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_28_n_0\,
      I1 => is_whi_00,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_3_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_29_n_0\,
      O => \FSM_sequential_s[state][6]_i_18_n_0\
    );
\FSM_sequential_s[state][6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => w(2),
      I1 => \s_reg[ipv4_remain_p6]\(2),
      I2 => \s_reg[ipv4_remain_p6]\(3),
      I3 => \^w_reg[15]_0\(0),
      I4 => \^w_reg[15]_0\(4),
      I5 => \s_reg[ipv4_remain_p6]\(7),
      O => \FSM_sequential_s[state][6]_i_19_n_0\
    );
\FSM_sequential_s[state][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \FSM_sequential_s[state][6]_i_2_n_0\
    );
\FSM_sequential_s[state][6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(10),
      I1 => \^w_reg[15]_0\(7),
      I2 => \s_reg[ipv4_remain_p6]\(2),
      I3 => w(2),
      I4 => \^w_reg[15]_0\(5),
      I5 => \s_reg[ipv4_remain_p6]\(8),
      O => \FSM_sequential_s[state][6]_i_20_n_0\
    );
\FSM_sequential_s[state][6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_22_n_0\,
      I1 => \^w_reg[15]_0\(6),
      I2 => \s_reg[ipv4_remain_p6]\(9),
      I3 => \^w_reg[15]_0\(1),
      I4 => \s_reg[ipv4_remain_p6]\(4),
      O => \FSM_sequential_s[state][6]_i_21_n_0\
    );
\FSM_sequential_s[state][6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(0),
      I1 => w(0),
      I2 => \s_reg[ipv4_remain_p6]\(6),
      I3 => \^w_reg[15]_0\(3),
      I4 => w(1),
      I5 => \s_reg[ipv4_remain_p6]\(1),
      O => \FSM_sequential_s[state][6]_i_22_n_0\
    );
\FSM_sequential_s[state][6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(5),
      I1 => \^w_reg[15]_0\(2),
      I2 => \s_reg[ipv4_remain_p6]\(1),
      I3 => w(1),
      I4 => \s_reg[ipv4_remain_p6]\(8),
      I5 => \^w_reg[15]_0\(5),
      O => \FSM_sequential_s[state][6]_i_23_n_0\
    );
\FSM_sequential_s[state][6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
        port map (
      I0 => \^w_reg[15]_0\(0),
      I1 => \s_reg[ipv4_remain_p6]\(3),
      I2 => w(0),
      I3 => \s_reg[ipv4_remain_p6]\(0),
      I4 => \^w_reg[15]_0\(8),
      I5 => \^w_reg[15]_0\(9),
      O => \FSM_sequential_s[state][6]_i_24_n_0\
    );
\FSM_sequential_s[state][6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^w_reg[15]_0\(4),
      I1 => \^w_reg[15]_0\(3),
      I2 => \^w_reg[15]_0\(2),
      I3 => \^w_reg[15]_0\(1),
      O => \FSM_sequential_s[state][6]_i_25_n_0\
    );
\FSM_sequential_s[state][6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040000000C0"
    )
        port map (
      I0 => is_w_0001,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => is_w_0806,
      I4 => is_w_8035,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \FSM_sequential_s[state][6]_i_26_n_0\
    );
\FSM_sequential_s[state][6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \FSM_sequential_s[state][6]_i_27_n_0\
    );
\FSM_sequential_s[state][6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010001000F0001"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => is_w_0800,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => dly_actual_dowrite_i_102_n_0,
      O => \FSM_sequential_s[state][6]_i_28_n_0\
    );
\FSM_sequential_s[state][6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200A20"
    )
        port map (
      I0 => \tcp_seq_lo[15]_i_2_n_0\,
      I1 => is_w_0604,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => is_w_0001,
      I5 => is_w_0004,
      O => \FSM_sequential_s[state][6]_i_29_n_0\
    );
\FSM_sequential_s[state][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \FSM_sequential_s[state][6]_i_3_n_0\
    );
\FSM_sequential_s[state][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0700"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => is_ntp_ver_3or4_mode_3or4,
      I2 => \FSM_sequential_s[state][6]_i_8_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_9_n_0\,
      O => \FSM_sequential_s[state][6]_i_4_n_0\
    );
\FSM_sequential_s[state][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_10_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_11_n_0\,
      I4 => \s_reg[is_our_ip]__0\,
      O => \FSM_sequential_s[state][6]_i_5_n_0\
    );
\FSM_sequential_s[state][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEEEF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \s_reg[is_udp_n_0_]\,
      O => \FSM_sequential_s[state][6]_i_6_n_0\
    );
\FSM_sequential_s[state][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_12_n_0\,
      O => \FSM_sequential_s[state][6]_i_7_n_0\
    );
\FSM_sequential_s[state][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_13_n_0\,
      O => \FSM_sequential_s[state][6]_i_8_n_0\
    );
\FSM_sequential_s[state][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000F00010F0F0F"
    )
        port map (
      I0 => \s_reg[is_udp_n_0_]\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \s_reg[is_ntp_n_0_]\,
      I5 => rcksum_good,
      O => \FSM_sequential_s[state][6]_i_9_n_0\
    );
\FSM_sequential_s[state][6]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBFFFB"
    )
        port map (
      I0 => \FSM_sequential_s[state][6]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][6]_i_3_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_6_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_7_n_0\,
      O => \FSM_sequential_s[state][6]_rep_i_1_n_0\
    );
\FSM_sequential_s_reg[state][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][0]_i_1_n_0\,
      Q => \s_reg[state]\(0),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][0]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][0]_rep__0_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][1]_i_1_n_0\,
      Q => \s_reg[state]\(1),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][1]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][1]_rep__0_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][2]_i_1_n_0\,
      Q => \s_reg[state]\(2),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][2]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][2]_rep__0_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][3]_i_1_n_0\,
      Q => \s_reg[state]\(3),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][3]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][3]_rep__0_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][4]_i_1_n_0\,
      Q => \s_reg[state]\(4),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][5]_i_1_n_0\,
      Q => \s_reg[state]\(5),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][5]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][6]_i_1_n_0\,
      Q => \s_reg[state]\(6),
      R => new_packet_prev
    );
\FSM_sequential_s_reg[state][6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \FSM_sequential_s[state][6]_rep_i_1_n_0\,
      Q => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      R => new_packet_prev
    );
\FSM_sequential_s_stat[conn_state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE0EEE"
    )
        port map (
      I0 => \^tcp_ctrl_recv[got_syn]\,
      I1 => \^tcp_ctrl_recv[got_ack]\,
      I2 => \packet_done[done]\,
      I3 => \FSM_sequential_s_stat_reg[conn_state][0]\(0),
      I4 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      O => \tcp_recv_reg[got_syn]_0\(0)
    );
\FSM_sequential_s_stat[conn_state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3808"
    )
        port map (
      I0 => \^tcp_ctrl_recv[got_ack]\,
      I1 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      I2 => \FSM_sequential_s_stat_reg[conn_state][0]\(0),
      I3 => \packet_done[done]\,
      I4 => \^tcp_ctrl_recv[got_syn]\,
      O => \tcp_recv_reg[got_ack]_3\(0)
    );
\actual_wdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABBBAB"
    )
        port map (
      I0 => \actual_wdata[0]_i_2_n_0\,
      I1 => \actual_wdata[8]_i_4__0_n_0\,
      I2 => \actual_wdata[0]_i_3_n_0\,
      I3 => \actual_wdata[1]_i_3_n_0\,
      I4 => \actual_wdata[0]_i_4_n_0\,
      I5 => \actual_wdata[0]_i_5_n_0\,
      O => \actual_wdata[0]_i_1_n_0\
    );
\actual_wdata[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => is_w_0001,
      I2 => w(0),
      O => \actual_wdata[0]_i_10_n_0\
    );
\actual_wdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555033345550000"
    )
        port map (
      I0 => \actual_wdata[15]_i_25_n_0\,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset_arm,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => w(0),
      I5 => \s_reg[do_seq_failure]_i_4_n_0\,
      O => \actual_wdata[0]_i_11_n_0\
    );
\actual_wdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[0]\,
      O => \actual_wdata[0]_i_2_n_0\
    );
\actual_wdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBB8B8BBBB"
    )
        port map (
      I0 => \actual_wdata[0]_i_6_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata[14]_i_8_n_0\,
      I3 => \actual_wdata[15]_i_8_n_0\,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[0]_i_3_n_0\
    );
\actual_wdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888888BBBB"
    )
        port map (
      I0 => \actual_wdata[0]_i_7_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata[0]_i_8_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \actual_wdata[0]_i_9_n_0\,
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[0]_i_4_n_0\
    );
\actual_wdata[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(0),
      O => \actual_wdata[0]_i_5_n_0\
    );
\actual_wdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3ECEFECEFECEFE"
    )
        port map (
      I0 => \actual_wdata[0]_i_10_n_0\,
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => is_our_mac01_reg_0(14),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => is_our_mac01_reg_0(4),
      O => \actual_wdata[0]_i_6_n_0\
    );
\actual_wdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0FF55335533"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(0),
      I1 => w_minus_6(0),
      I2 => \s_reg[wcksum_ip][7]_i_2_n_15\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \s_reg[wcksum_ip]\(0),
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[0]_i_7_n_0\
    );
\actual_wdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5300"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      I1 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \info_counts[udp_arm]_i_2_n_0\,
      I4 => \actual_wdata[0]_i_11_n_0\,
      O => \actual_wdata[0]_i_8_n_0\
    );
\actual_wdata[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_20_in(0),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \FSM_sequential_s_stat_reg[conn_state][0]\(0),
      I3 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      O => \actual_wdata[0]_i_9_n_0\
    );
\actual_wdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \actual_wdata[10]_i_2_n_0\,
      I1 => \actual_wdata[10]_i_3_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata_reg[10]_0\,
      I4 => \actual_wdata[10]_i_5_n_0\,
      I5 => \actual_wdata[10]_i_6_n_0\,
      O => \actual_wdata[10]_i_1_n_0\
    );
\actual_wdata[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0133"
    )
        port map (
      I0 => is_udp_ra_reset_arm,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \actual_wdata[10]_i_10_n_0\
    );
\actual_wdata[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \info_counts[udp_reset]_i_2_n_0\,
      I1 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I2 => is_udp_ra_reset,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => is_udp_ra_reset_arm,
      O => \actual_wdata[10]_i_11_n_0\
    );
\actual_wdata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[10]\,
      O => \actual_wdata[10]_i_2_n_0\
    );
\actual_wdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000065FF00FF00"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => \actual_wdata[14]_i_8_n_0\,
      I4 => \actual_wdata[14]_i_7_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_3_n_0\,
      O => \actual_wdata[10]_i_3_n_0\
    );
\actual_wdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[10]_i_8_n_0\,
      I2 => \actual_wdata[10]_i_9_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[10]_i_5_n_0\
    );
\actual_wdata[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(10),
      O => \actual_wdata[10]_i_6_n_0\
    );
\actual_wdata[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(7),
      O => is_w_0001_reg_0
    );
\actual_wdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_13\,
      I1 => \s_reg[wcksum_ip]\(10),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(7),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(10),
      O => \actual_wdata[10]_i_8_n_0\
    );
\actual_wdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA202020AA2020AA"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \info_counts[udp_baddisconnect]_i_2_n_0\,
      I2 => \actual_wdata[10]_i_10_n_0\,
      I3 => \^w_reg[15]_0\(7),
      I4 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I5 => \actual_wdata[10]_i_11_n_0\,
      O => \actual_wdata[10]_i_9_n_0\
    );
\actual_wdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFAE"
    )
        port map (
      I0 => \actual_wdata[11]_i_2_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata_reg[11]_0\,
      I3 => \actual_wdata[15]_i_3_n_0\,
      I4 => \actual_wdata[11]_i_4_n_0\,
      I5 => \actual_wdata[11]_i_5_n_0\,
      O => \actual_wdata[11]_i_1_n_0\
    );
\actual_wdata[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[11]\,
      O => \actual_wdata[11]_i_2_n_0\
    );
\actual_wdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[11]_i_7_n_0\,
      I2 => \actual_wdata[11]_i_8_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[11]_i_4_n_0\
    );
\actual_wdata[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(11),
      O => \actual_wdata[11]_i_5_n_0\
    );
\actual_wdata[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(8),
      O => is_w_0001_reg_1
    );
\actual_wdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_12\,
      I1 => \s_reg[wcksum_ip]\(11),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(8),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(11),
      O => \actual_wdata[11]_i_7_n_0\
    );
\actual_wdata[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C83F"
    )
        port map (
      I0 => \actual_wdata[11]_i_9_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I3 => \^w_reg[15]_0\(8),
      O => \actual_wdata[11]_i_8_n_0\
    );
\actual_wdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070700000007"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I1 => is_udp_ra_reset_arm,
      I2 => \^regacc_aux_info[prod][v][reg_idp]\,
      I3 => is_udp_ra_reset,
      I4 => \info_counts[udp_baddisconnect]_i_2_n_0\,
      I5 => \s_reg[do_seq_failure]_i_4_n_0\,
      O => \actual_wdata[11]_i_9_n_0\
    );
\actual_wdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \actual_wdata[12]_i_2_n_0\,
      I1 => \actual_wdata[12]_i_3_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata_reg[12]_0\,
      I4 => \actual_wdata[12]_i_5_n_0\,
      I5 => \actual_wdata[12]_i_6_n_0\,
      O => \actual_wdata[12]_i_1_n_0\
    );
\actual_wdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABABAB"
    )
        port map (
      I0 => \s_reg[do_seq_failure]_i_4_n_0\,
      I1 => \info_counts[udp_baddisconnect]_i_2_n_0\,
      I2 => is_udp_ra_reset,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => is_udp_ra_reset_arm,
      I5 => \^regacc_aux_info[prod][v][reg_idp]\,
      O => \actual_wdata[12]_i_10_n_0\
    );
\actual_wdata[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => p_20_in(0),
      O => \actual_wdata[12]_i_11_n_0\
    );
\actual_wdata[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[12]\,
      O => \actual_wdata[12]_i_2_n_0\
    );
\actual_wdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEAE"
    )
        port map (
      I0 => \actual_wdata[1]_i_3_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_9__0_n_0\,
      O => \actual_wdata[12]_i_3_n_0\
    );
\actual_wdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[12]_i_8_n_0\,
      I2 => \actual_wdata[12]_i_9_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[12]_i_5_n_0\
    );
\actual_wdata[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(12),
      O => \actual_wdata[12]_i_6_n_0\
    );
\actual_wdata[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(9),
      O => is_w_0001_reg_2
    );
\actual_wdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_11\,
      I1 => \s_reg[wcksum_ip]\(12),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(9),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(12),
      O => \actual_wdata[12]_i_8_n_0\
    );
\actual_wdata[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D055DD55"
    )
        port map (
      I0 => \^w_reg[15]_0\(9),
      I1 => \actual_wdata[12]_i_10_n_0\,
      I2 => \info_counts[udp_arm]_i_4_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \actual_wdata[12]_i_11_n_0\,
      O => \actual_wdata[12]_i_9_n_0\
    );
\actual_wdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFAE"
    )
        port map (
      I0 => \actual_wdata[13]_i_2_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata_reg[13]_0\,
      I3 => \actual_wdata[15]_i_3_n_0\,
      I4 => \actual_wdata[13]_i_4_n_0\,
      I5 => \actual_wdata[13]_i_5_n_0\,
      O => \actual_wdata[13]_i_1_n_0\
    );
\actual_wdata[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[13]\,
      O => \actual_wdata[13]_i_2_n_0\
    );
\actual_wdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[13]_i_7_n_0\,
      I2 => \actual_wdata[13]_i_8_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[13]_i_4_n_0\
    );
\actual_wdata[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(13),
      O => \actual_wdata[13]_i_5_n_0\
    );
\actual_wdata[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(10),
      O => is_w_0001_reg_3
    );
\actual_wdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_10\,
      I1 => \s_reg[wcksum_ip]\(13),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(10),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(13),
      O => \actual_wdata[13]_i_7_n_0\
    );
\actual_wdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D00005F5FFFFF"
    )
        port map (
      I0 => \info_counts[udp_disconnect]_i_3_n_0\,
      I1 => \s_reg[do_seq_failure]_i_4_n_0\,
      I2 => \s_reg[do_seq_failure]_i_5_n_0\,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => \^w_reg[15]_0\(10),
      O => \actual_wdata[13]_i_8_n_0\
    );
\actual_wdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \actual_wdata[14]_i_2_n_0\,
      I1 => \actual_wdata[14]_i_3_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata_reg[14]_0\,
      I4 => \actual_wdata[14]_i_5_n_0\,
      I5 => \actual_wdata[14]_i_6_n_0\,
      O => \actual_wdata[14]_i_1_n_0\
    );
\actual_wdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_9\,
      I1 => \s_reg[wcksum_ip]\(14),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(11),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(14),
      O => \actual_wdata[14]_i_10_n_0\
    );
\actual_wdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A020AAAAA02AA"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \s_reg[do_seq_failure]_i_4_n_0\,
      I2 => \^w_reg[15]_0\(11),
      I3 => \info_counts[udp_disconnect]_i_3_n_0\,
      I4 => \s_reg[do_seq_failure]_i_5_n_0\,
      I5 => \^regacc_aux_info[prod][v][reg_idp]\,
      O => \actual_wdata[14]_i_11_n_0\
    );
\actual_wdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => \actual_wdata[14]_i_12_n_0\
    );
\actual_wdata[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[14]\,
      O => \actual_wdata[14]_i_2_n_0\
    );
\actual_wdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00004B00"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_3_n_0\,
      I4 => \actual_wdata[14]_i_7_n_0\,
      I5 => \actual_wdata[14]_i_8_n_0\,
      O => \actual_wdata[14]_i_3_n_0\
    );
\actual_wdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[14]_i_10_n_0\,
      I2 => \actual_wdata[14]_i_11_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[14]_i_5_n_0\
    );
\actual_wdata[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(14),
      O => \actual_wdata[14]_i_6_n_0\
    );
\actual_wdata[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \actual_wdata[14]_i_7_n_0\
    );
\actual_wdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEF"
    )
        port map (
      I0 => \actual_wdata[15]_i_11_n_0\,
      I1 => \actual_wdata[15]_i_12_n_0\,
      I2 => \actual_wdata[14]_i_12_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \actual_wdata[15]_i_14_n_0\,
      O => \actual_wdata[14]_i_8_n_0\
    );
\actual_wdata[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(11),
      O => is_w_0001_reg_4
    );
\actual_wdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \actual_wdata[15]_i_2_n_0\,
      I1 => \actual_wdata[15]_i_3_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata_reg[15]_0\,
      I4 => \actual_wdata[15]_i_6_n_0\,
      I5 => \actual_wdata[15]_i_7_n_0\,
      O => \actual_wdata[15]_i_1_n_0\
    );
\actual_wdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_wdata[15]_i_10_n_0\
    );
\actual_wdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021FF0088"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s[state][4]_i_4_n_0\,
      O => \actual_wdata[15]_i_11_n_0\
    );
\actual_wdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => dly_actual_dowrite_i_11_n_0,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \actual_wdata[15]_i_12_n_0\
    );
\actual_wdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000884000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \actual_wdata[15]_i_23_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \actual_wdata[15]_i_13_n_0\
    );
\actual_wdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A100"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_33_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \actual_wdata[15]_i_14_n_0\
    );
\actual_wdata[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"98FF"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \^w_reg[15]_0\(12),
      O => is_w_0001_reg_5
    );
\actual_wdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E040E0EFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \s[seqno_hi_same]_i_13_n_0\,
      I2 => \s[seqno_hi_same]_i_12_n_0\,
      I3 => \s[seqno_hi_same]_i_11_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \actual_wdata[15]_i_8_n_0\,
      O => \^fsm_sequential_s_reg[state][1]_rep__0_1\
    );
\actual_wdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA000000A8"
    )
        port map (
      I0 => \actual_wdata[15]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \s[seqno_hi_same]_i_13_n_0\,
      I3 => \s[seqno_hi_same]_i_12_n_0\,
      I4 => \actual_wdata[15]_i_24_n_0\,
      I5 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \^fsm_sequential_s_reg[state][1]_rep__0_0\
    );
\actual_wdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_8\,
      I1 => \s_reg[wcksum_ip]\(15),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(12),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(15),
      O => \actual_wdata[15]_i_18_n_0\
    );
\actual_wdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0D0D0D0"
    )
        port map (
      I0 => \^w_reg[15]_0\(12),
      I1 => \actual_wdata[15]_i_25_n_0\,
      I2 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => is_udp_ra_reset_arm,
      I5 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \actual_wdata[15]_i_19_n_0\
    );
\actual_wdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[15]\,
      O => \actual_wdata[15]_i_2_n_0\
    );
\actual_wdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00F500F5"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_wdata[15]_i_20_n_0\
    );
\actual_wdata[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77223FBF7CB3FFA8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_wdata[15]_i_21_n_0\
    );
\actual_wdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040C03030404"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_wdata[15]_i_22_n_0\
    );
\actual_wdata[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \actual_wdata[15]_i_23_n_0\
    );
\actual_wdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0501011140000000"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_4_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \actual_wdata[15]_i_24_n_0\
    );
\actual_wdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001000"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_idp]\,
      I1 => is_udp_ra_reset,
      I2 => is_udp_ra_disconnect,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => \info_counts[udp_disconnect]_i_2_n_0\,
      I5 => \s_reg[do_seq_failure]_i_4_n_0\,
      O => \actual_wdata[15]_i_25_n_0\
    );
\actual_wdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEA"
    )
        port map (
      I0 => \actual_wdata[1]_i_3_n_0\,
      I1 => \actual_wdata[15]_i_8_n_0\,
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \actual_wdata[15]_i_9__0_n_0\,
      O => \actual_wdata[15]_i_3_n_0\
    );
\actual_wdata[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \actual_wdata[15]_i_10_n_0\,
      I1 => \actual_wdata[15]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_11_n_0\,
      I3 => \actual_wdata[15]_i_12_n_0\,
      I4 => \actual_wdata[15]_i_13_n_0\,
      I5 => \actual_wdata[15]_i_14_n_0\,
      O => \actual_wdata[15]_i_4__0_n_0\
    );
\actual_wdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[15]_i_18_n_0\,
      I2 => \actual_wdata[15]_i_19_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[15]_i_6_n_0\
    );
\actual_wdata[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => tcp_seq_hi_reg(15),
      I2 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[15]_i_7_n_0\
    );
\actual_wdata[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \actual_wdata[15]_i_20_n_0\,
      I2 => \actual_wdata[15]_i_21_n_0\,
      I3 => \actual_wdata[15]_i_22_n_0\,
      O => \actual_wdata[15]_i_8_n_0\
    );
\actual_wdata[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \actual_wdata[14]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_wdata[15]_i_9__0_n_0\
    );
\actual_wdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFB"
    )
        port map (
      I0 => \actual_wdata[1]_i_2_n_0\,
      I1 => \actual_wdata[1]_i_3_n_0\,
      I2 => \actual_wdata_reg[1]_i_4_n_0\,
      I3 => \actual_wdata[1]_i_5_n_0\,
      I4 => \actual_wdata[8]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_6_n_0\,
      O => \actual_wdata[1]_i_1_n_0\
    );
\actual_wdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707777700077777"
    )
        port map (
      I0 => \plusOp__0\(1),
      I1 => \info_counts[udp_arm]_i_2_n_0\,
      I2 => \actual_wdata[10]_i_11_n_0\,
      I3 => w(1),
      I4 => \info_counts[udp_arm]_i_4_n_0\,
      I5 => \actual_wdata[15]_i_25_n_0\,
      O => \actual_wdata[1]_i_10_n_0\
    );
\actual_wdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[1]\,
      O => \actual_wdata[1]_i_2_n_0\
    );
\actual_wdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA82AA"
    )
        port map (
      I0 => \actual_wdata[14]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_wdata[1]_i_3_n_0\
    );
\actual_wdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AAAAAAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[7]_i_7_n_0\,
      I1 => is_our_mac01_reg_0(5),
      I2 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I3 => \^fsm_sequential_s_reg[state][1]_rep__0_1\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_9_n_0\,
      O => \actual_wdata[1]_i_5_n_0\
    );
\actual_wdata[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(1),
      O => \actual_wdata[1]_i_6_n_0\
    );
\actual_wdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FCFFAA00FC"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      I2 => \FSM_sequential_s_stat_reg[conn_state][0]\(0),
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => \actual_wdata[1]_i_10_n_0\,
      O => \actual_wdata[1]_i_7_n_0\
    );
\actual_wdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_14\,
      I1 => \s_reg[wcksum_ip]\(1),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(1),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(1),
      O => \actual_wdata[1]_i_8_n_0\
    );
\actual_wdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3E3E3E3E0E0E3E0"
    )
        port map (
      I0 => is_our_mac01_reg_0(15),
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => is_w_0001,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w(1),
      O => \actual_wdata[1]_i_9_n_0\
    );
\actual_wdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_3_n_0\,
      I1 => \tcp_seq_lo_reg_n_0_[2]\,
      I2 => \actual_wdata[2]_i_2__1_n_0\,
      I3 => \actual_wdata[2]_i_3_n_0\,
      I4 => \actual_wdata[2]_i_4_n_0\,
      I5 => \actual_wdata[9]_i_5__0_n_0\,
      O => \actual_wdata[2]_i_1_n_0\
    );
\actual_wdata[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF040000FFFFFFFF"
    )
        port map (
      I0 => \actual_wdata[3]_i_5_n_0\,
      I1 => w(2),
      I2 => \actual_wdata[3]_i_6_n_0\,
      I3 => \actual_wdata[2]_i_5_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[7]_i_7_n_0\,
      O => \actual_wdata[2]_i_2__1_n_0\
    );
\actual_wdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[2]_i_6_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata[2]_i_7_n_0\,
      I4 => \actual_wdata[7]_i_10_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[2]_i_3_n_0\
    );
\actual_wdata[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_hi_reg(2),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[2]_i_4_n_0\
    );
\actual_wdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \actual_wdata[15]_i_8_n_0\,
      I1 => is_our_mac01_reg_0(16),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => is_our_mac01_reg_0(6),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[2]_i_5_n_0\
    );
\actual_wdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_13\,
      I1 => \s_reg[wcksum_ip]\(2),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(2),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(2),
      O => \actual_wdata[2]_i_6_n_0\
    );
\actual_wdata[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \s[reg][1][seq_arm_reset_no][2]_i_1_n_0\,
      I1 => \info_counts[udp_arm]_i_2_n_0\,
      I2 => \actual_wdata[12]_i_10_n_0\,
      I3 => w(2),
      O => \actual_wdata[2]_i_7_n_0\
    );
\actual_wdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_3_n_0\,
      I1 => \tcp_seq_lo_reg_n_0_[3]\,
      I2 => \actual_wdata[3]_i_2__1_n_0\,
      I3 => \actual_wdata[3]_i_3_n_0\,
      I4 => \actual_wdata[3]_i_4_n_0\,
      I5 => \actual_wdata[9]_i_5__0_n_0\,
      O => \actual_wdata[3]_i_1_n_0\
    );
\actual_wdata[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF040000FFFFFFFF"
    )
        port map (
      I0 => \actual_wdata[3]_i_5_n_0\,
      I1 => \^w_reg[15]_0\(0),
      I2 => \actual_wdata[3]_i_6_n_0\,
      I3 => \actual_wdata[3]_i_7_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[7]_i_7_n_0\,
      O => \actual_wdata[3]_i_2__1_n_0\
    );
\actual_wdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[3]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata[3]_i_9_n_0\,
      I4 => \actual_wdata[7]_i_10_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[3]_i_3_n_0\
    );
\actual_wdata[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_hi_reg(3),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[3]_i_4_n_0\
    );
\actual_wdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8AA0000A8AA"
    )
        port map (
      I0 => is_w_0001,
      I1 => \actual_wdata[8]_i_10_n_0\,
      I2 => \actual_wdata[8]_i_9_n_0\,
      I3 => \actual_wdata[8]_i_8_n_0\,
      I4 => \actual_wdata[8]_i_7_n_0\,
      I5 => \actual_wdata[8]_i_6_n_0\,
      O => \actual_wdata[3]_i_5_n_0\
    );
\actual_wdata[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_8_n_0\,
      I1 => \actual_wdata[15]_i_8_n_0\,
      O => \actual_wdata[3]_i_6_n_0\
    );
\actual_wdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
        port map (
      I0 => \actual_wdata[15]_i_8_n_0\,
      I1 => is_our_mac01_reg_0(17),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => is_our_mac01_reg_0(7),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[3]_i_7_n_0\
    );
\actual_wdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_12\,
      I1 => \s_reg[wcksum_ip]\(3),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(3),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(3),
      O => \actual_wdata[3]_i_8_n_0\
    );
\actual_wdata[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \s[reg][1][seq_arm_reset_no][3]_i_1_n_0\,
      I1 => \info_counts[udp_arm]_i_2_n_0\,
      I2 => \actual_wdata[12]_i_10_n_0\,
      I3 => \^w_reg[15]_0\(0),
      O => \actual_wdata[3]_i_9_n_0\
    );
\actual_wdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_3_n_0\,
      I1 => \tcp_seq_lo_reg_n_0_[4]\,
      I2 => \actual_wdata[4]_i_2_n_0\,
      I3 => \actual_wdata[4]_i_3_n_0\,
      I4 => \actual_wdata[4]_i_4_n_0\,
      I5 => \actual_wdata[9]_i_5__0_n_0\,
      O => \actual_wdata[4]_i_1_n_0\
    );
\actual_wdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FB0404FBFBFB"
    )
        port map (
      I0 => is_req_seq_arm_reset_no_i_8_n_0,
      I1 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I2 => is_req_seq_arm_reset_no_i_7_n_0,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      O => \actual_wdata[4]_i_10_n_0\
    );
\actual_wdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \actual_wdata[10]_i_3_n_0\,
      I1 => \actual_wdata[4]_i_5_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata[4]_i_6_n_0\,
      O => \actual_wdata[4]_i_2_n_0\
    );
\actual_wdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[4]_i_7_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata[1]_i_3_n_0\,
      I4 => \actual_wdata[4]_i_8_n_0\,
      O => \actual_wdata[4]_i_3_n_0\
    );
\actual_wdata[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_hi_reg(4),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[4]_i_4_n_0\
    );
\actual_wdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1F1C1F1F1F1C1F"
    )
        port map (
      I0 => is_our_mac01_reg_0(18),
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(1),
      I4 => is_w_0001,
      I5 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[4]_i_5_n_0\
    );
\actual_wdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFFFFF"
    )
        port map (
      I0 => is_our_mac01_reg_0(0),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_our_mac01_reg_0(8),
      I3 => \actual_wdata[15]_i_8_n_0\,
      I4 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[4]_i_6_n_0\
    );
\actual_wdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_11\,
      I1 => \s_reg[wcksum_ip]\(4),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(4),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(4),
      O => \actual_wdata[4]_i_7_n_0\
    );
\actual_wdata[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFFFFF3"
    )
        port map (
      I0 => \actual_wdata[4]_i_9_n_0\,
      I1 => \tcp_buf_stat[commit_overrun]\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[4]_i_8_n_0\
    );
\actual_wdata[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \info_counts[udp_arm]_i_2_n_0\,
      I1 => \actual_wdata[4]_i_10_n_0\,
      I2 => \actual_wdata[12]_i_10_n_0\,
      I3 => \^w_reg[15]_0\(1),
      O => \actual_wdata[4]_i_9_n_0\
    );
\actual_wdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808F8F"
    )
        port map (
      I0 => tcp_seq_hi_reg(5),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \actual_wdata[9]_i_5__0_n_0\,
      I3 => \actual_wdata[5]_i_2_n_0\,
      I4 => \actual_wdata[5]_i_3_n_0\,
      I5 => \actual_wdata[5]_i_4_n_0\,
      O => \actual_wdata[5]_i_1_n_0\
    );
\actual_wdata[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \actual_wdata[12]_i_10_n_0\,
      O => \actual_wdata[5]_i_10_n_0\
    );
\actual_wdata[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[5]\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      O => \actual_wdata[5]_i_2_n_0\
    );
\actual_wdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F0000004F00"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[5]_i_5_n_0\,
      I3 => \actual_wdata[1]_i_3_n_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[5]_i_6_n_0\,
      O => \actual_wdata[5]_i_3_n_0\
    );
\actual_wdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata[5]_i_7_n_0\,
      I3 => \actual_wdata[5]_i_8_n_0\,
      I4 => \actual_wdata[7]_i_7_n_0\,
      O => \actual_wdata[5]_i_4_n_0\
    );
\actual_wdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \tcp_buf_stat[write_overrun]\,
      I2 => \info_counts[udp_arm]_i_2_n_0\,
      I3 => \actual_wdata[5]_i_9_n_0\,
      I4 => \actual_wdata[5]_i_10_n_0\,
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[5]_i_5_n_0\
    );
\actual_wdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_10\,
      I1 => \s_reg[wcksum_ip]\(5),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(5),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(5),
      O => \actual_wdata[5]_i_6_n_0\
    );
\actual_wdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8A008A"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_w_0001,
      I3 => \actual_wdata[15]_i_8_n_0\,
      I4 => is_our_mac01_reg_0(19),
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[5]_i_7_n_0\
    );
\actual_wdata[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][1]_rep__0_1\,
      I1 => is_our_mac01_reg_0(1),
      I2 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I3 => is_our_mac01_reg_0(9),
      O => \actual_wdata[5]_i_8_n_0\
    );
\actual_wdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A03FA0C05F3F5F"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I2 => \s[reg][1][seq_arm_reset_no][5]_i_2_n_0\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      O => \actual_wdata[5]_i_9_n_0\
    );
\actual_wdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFE"
    )
        port map (
      I0 => \actual_wdata[6]_i_2_n_0\,
      I1 => \actual_wdata[6]_i_3_n_0\,
      I2 => \actual_wdata[10]_i_3_n_0\,
      I3 => \actual_wdata[6]_i_4_n_0\,
      I4 => \actual_wdata[8]_i_4__0_n_0\,
      I5 => \actual_wdata[6]_i_5_n_0\,
      O => \actual_wdata[6]_i_1_n_0\
    );
\actual_wdata[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      I2 => \tcp_seq_lo_reg_n_0_[6]\,
      O => \actual_wdata[6]_i_2_n_0\
    );
\actual_wdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => \actual_wdata[15]_i_4__0_n_0\,
      I1 => is_our_mac01_reg_0(2),
      I2 => \^fsm_sequential_s_reg[state][1]_rep__0_0\,
      I3 => is_our_mac01_reg_0(10),
      I4 => \^fsm_sequential_s_reg[state][1]_rep__0_1\,
      I5 => \actual_wdata[6]_i_6_n_0\,
      O => \actual_wdata[6]_i_3_n_0\
    );
\actual_wdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA22220222"
    )
        port map (
      I0 => \actual_wdata[1]_i_3_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \actual_wdata[6]_i_7_n_0\,
      I5 => \actual_wdata[6]_i_8_n_0\,
      O => \actual_wdata[6]_i_4_n_0\
    );
\actual_wdata[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \actual_wdata[9]_i_5__0_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => tcp_seq_hi_reg(6),
      O => \actual_wdata[6]_i_5_n_0\
    );
\actual_wdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74F774F477F777F7"
    )
        port map (
      I0 => is_our_mac01_reg_0(20),
      I1 => \actual_wdata[15]_i_8_n_0\,
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => is_w_0001,
      I5 => \^w_reg[15]_0\(3),
      O => \actual_wdata[6]_i_6_n_0\
    );
\actual_wdata[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \info_counts[udp_arm]_i_2_n_0\,
      I1 => \actual_wdata[6]_i_9_n_0\,
      I2 => \actual_wdata[12]_i_10_n_0\,
      I3 => \^w_reg[15]_0\(3),
      O => \actual_wdata[6]_i_7_n_0\
    );
\actual_wdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_9\,
      I1 => \s_reg[wcksum_ip]\(6),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(6),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(6),
      O => \actual_wdata[6]_i_8_n_0\
    );
\actual_wdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000020"
    )
        port map (
      I0 => is_req_seq_arm_reset_no_i_10_n_0,
      I1 => is_req_seq_arm_reset_no_i_8_n_0,
      I2 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I3 => is_req_seq_arm_reset_no_i_7_n_0,
      I4 => is_req_seq_arm_reset_no_i_9_n_0,
      I5 => is_req_seq_arm_reset_no_i_3_n_0,
      O => \actual_wdata[6]_i_9_n_0\
    );
\actual_wdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_3_n_0\,
      I1 => \tcp_seq_lo_reg_n_0_[7]\,
      I2 => \actual_wdata[7]_i_2__1_n_0\,
      I3 => \actual_wdata[7]_i_3_n_0\,
      I4 => \actual_wdata[7]_i_4_n_0\,
      I5 => \actual_wdata[9]_i_5__0_n_0\,
      O => \actual_wdata[7]_i_1_n_0\
    );
\actual_wdata[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      O => \actual_wdata[7]_i_10_n_0\
    );
\actual_wdata[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \actual_wdata[7]_i_5_n_0\,
      I1 => \actual_wdata[15]_i_4__0_n_0\,
      I2 => \actual_wdata[7]_i_6_n_0\,
      I3 => \actual_wdata[7]_i_7_n_0\,
      O => \actual_wdata[7]_i_2__1_n_0\
    );
\actual_wdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[7]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_4__0_n_0\,
      I3 => \actual_wdata[7]_i_9_n_0\,
      I4 => \actual_wdata[7]_i_10_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[7]_i_3_n_0\
    );
\actual_wdata[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_hi_reg(7),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[7]_i_4_n_0\
    );
\actual_wdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1F1C1F1F1F1C1F"
    )
        port map (
      I0 => is_our_mac01_reg_0(21),
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[15]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(4),
      I4 => is_w_0001,
      I5 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[7]_i_5_n_0\
    );
\actual_wdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFFFFF"
    )
        port map (
      I0 => is_our_mac01_reg_0(3),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => is_our_mac01_reg_0(11),
      I3 => \actual_wdata[15]_i_8_n_0\,
      I4 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[7]_i_6_n_0\
    );
\actual_wdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFDF00F0FF3F"
    )
        port map (
      I0 => \actual_wdata[15]_i_8_n_0\,
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \FSM_sequential_s[state][6]_i_3_n_0\,
      I3 => \actual_wdata[14]_i_7_n_0\,
      I4 => \actual_wdata[14]_i_8_n_0\,
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[7]_i_7_n_0\
    );
\actual_wdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_8\,
      I1 => \s_reg[wcksum_ip]\(7),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \s_reg[packet_start_count]\(7),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(7),
      O => \actual_wdata[7]_i_8_n_0\
    );
\actual_wdata[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \info_counts[udp_arm]_i_2_n_0\,
      I1 => \s[reg][1][seq_arm_reset_no][7]_i_3_n_0\,
      I2 => \actual_wdata[12]_i_10_n_0\,
      I3 => \^w_reg[15]_0\(4),
      O => \actual_wdata[7]_i_9_n_0\
    );
\actual_wdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F808F808F8F"
    )
        port map (
      I0 => tcp_seq_hi_reg(8),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I2 => \actual_wdata[9]_i_5__0_n_0\,
      I3 => \actual_wdata[8]_i_3_n_0\,
      I4 => \actual_wdata[8]_i_4__0_n_0\,
      I5 => \actual_wdata[8]_i_5_n_0\,
      O => \actual_wdata[8]_i_1_n_0\
    );
\actual_wdata[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \actual_wdata[8]_i_10_n_0\
    );
\actual_wdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_15\,
      I1 => \s_reg[wcksum_ip]\(8),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(5),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(8),
      O => \actual_wdata[8]_i_11_n_0\
    );
\actual_wdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F900F9FFFFFFFFFF"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I2 => \actual_wdata[11]_i_9_n_0\,
      I3 => \s[seqno_hi_same]_i_8_n_0\,
      I4 => \actual_wdata[8]_i_14_n_0\,
      I5 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[8]_i_12_n_0\
    );
\actual_wdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B8BCFCFFFCF"
    )
        port map (
      I0 => \actual_wdata[8]_i_5_0\,
      I1 => \actual_wdata[15]_i_8_n_0\,
      I2 => \^w_reg[15]_0\(5),
      I3 => is_w_0001,
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[8]_i_13_n_0\
    );
\actual_wdata[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[reg][0][seq_active_marks_n_0_][0]\,
      I1 => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      O => \actual_wdata[8]_i_14_n_0\
    );
\actual_wdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
        port map (
      I0 => \actual_wdata[8]_i_6_n_0\,
      I1 => \actual_wdata[8]_i_7_n_0\,
      I2 => \actual_wdata[8]_i_8_n_0\,
      I3 => \actual_wdata[8]_i_9_n_0\,
      I4 => \actual_wdata[8]_i_10_n_0\,
      O => \^fsm_sequential_s_reg[state][5]_rep_0\
    );
\actual_wdata[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[8]\,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      O => \actual_wdata[8]_i_3_n_0\
    );
\actual_wdata[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042004200420000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \actual_wdata[9]_i_10_n_0\,
      I4 => \actual_wdata[15]_i_8_n_0\,
      I5 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[8]_i_4__0_n_0\
    );
\actual_wdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFA0A0C0FFC0FF"
    )
        port map (
      I0 => \actual_wdata[8]_i_11_n_0\,
      I1 => \actual_wdata[8]_i_12_n_0\,
      I2 => \actual_wdata[1]_i_3_n_0\,
      I3 => \actual_wdata[14]_i_3_n_0\,
      I4 => \actual_wdata[8]_i_13_n_0\,
      I5 => \actual_wdata[15]_i_4__0_n_0\,
      O => \actual_wdata[8]_i_5_n_0\
    );
\actual_wdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_wdata[8]_i_6_n_0\
    );
\actual_wdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFEFEEEE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_wdata[8]_i_7_n_0\
    );
\actual_wdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFFFEFEFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \actual_wdata[8]_i_8_n_0\
    );
\actual_wdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004040404040"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \actual_wdata[8]_i_9_n_0\
    );
\actual_wdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_3_n_0\,
      I1 => \tcp_seq_lo_reg_n_0_[9]\,
      I2 => \actual_wdata[9]_i_2_n_0\,
      I3 => \actual_wdata[9]_i_3_n_0\,
      I4 => \actual_wdata[9]_i_4_n_0\,
      I5 => \actual_wdata[9]_i_5__0_n_0\,
      O => \actual_wdata[9]_i_1_n_0\
    );
\actual_wdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF28FF28FFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \actual_wdata[9]_i_10_n_0\
    );
\actual_wdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset_arm,
      I3 => is_udp_ra_disconnect,
      I4 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I5 => \info_counts[udp_disconnect]_i_2_n_0\,
      O => \actual_wdata[9]_i_11_n_0\
    );
\actual_wdata[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[reg][1][seq_active_marks_n_0_][0]\,
      I1 => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      O => \actual_wdata[9]_i_12_n_0\
    );
\actual_wdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \actual_wdata[14]_i_3_n_0\,
      I1 => \actual_wdata[9]_i_6_n_0\,
      I2 => \^fsm_sequential_s_reg[state][1]_rep__0_1\,
      I3 => \actual_wdata_reg[9]_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      O => \actual_wdata[9]_i_2_n_0\
    );
\actual_wdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAFFFAAAAAAAA"
    )
        port map (
      I0 => \actual_wdata[8]_i_4__0_n_0\,
      I1 => \actual_wdata[9]_i_8_n_0\,
      I2 => \actual_wdata[9]_i_9_n_0\,
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \actual_wdata[15]_i_4__0_n_0\,
      I5 => \actual_wdata[1]_i_3_n_0\,
      O => \actual_wdata[9]_i_3_n_0\
    );
\actual_wdata[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_hi_reg(9),
      I1 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      O => \actual_wdata[9]_i_4_n_0\
    );
\actual_wdata[9]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000042"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \actual_wdata[9]_i_10_n_0\,
      I4 => \actual_wdata[15]_i_8_n_0\,
      O => \actual_wdata[9]_i_5__0_n_0\
    );
\actual_wdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"550F0545"
    )
        port map (
      I0 => \actual_wdata[15]_i_8_n_0\,
      I1 => is_w_0001,
      I2 => \^w_reg[15]_0\(6),
      I3 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I4 => \s[seqno_hi_same]_i_8_n_0\,
      O => \actual_wdata[9]_i_6_n_0\
    );
\actual_wdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_14\,
      I1 => \s_reg[wcksum_ip]\(9),
      I2 => \s[seqno_hi_same]_i_8_n_0\,
      I3 => \^w_reg[15]_0\(6),
      I4 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I5 => w_minus_0x0100(9),
      O => \actual_wdata[9]_i_8_n_0\
    );
\actual_wdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEBEFFFFAEBE0000"
    )
        port map (
      I0 => \actual_wdata[9]_i_11_n_0\,
      I1 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I2 => \^w_reg[15]_0\(6),
      I3 => \actual_wdata[10]_i_11_n_0\,
      I4 => \s[seqno_hi_same]_i_8_n_0\,
      I5 => \actual_wdata[9]_i_12_n_0\,
      O => \actual_wdata[9]_i_9_n_0\
    );
\actual_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[0]_i_1_n_0\,
      Q => actual_wdata(0),
      R => '0'
    );
\actual_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[10]_i_1_n_0\,
      Q => actual_wdata(10),
      R => '0'
    );
\actual_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[11]_i_1_n_0\,
      Q => actual_wdata(11),
      R => '0'
    );
\actual_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[12]_i_1_n_0\,
      Q => actual_wdata(12),
      R => '0'
    );
\actual_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[13]_i_1_n_0\,
      Q => actual_wdata(13),
      R => '0'
    );
\actual_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[14]_i_1_n_0\,
      Q => actual_wdata(14),
      R => '0'
    );
\actual_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[15]_i_1_n_0\,
      Q => actual_wdata(15),
      R => '0'
    );
\actual_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[1]_i_1_n_0\,
      Q => actual_wdata(1),
      R => '0'
    );
\actual_wdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \actual_wdata[1]_i_7_n_0\,
      I1 => \actual_wdata[1]_i_8_n_0\,
      O => \actual_wdata_reg[1]_i_4_n_0\,
      S => \actual_wdata[15]_i_4__0_n_0\
    );
\actual_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[2]_i_1_n_0\,
      Q => actual_wdata(2),
      R => '0'
    );
\actual_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[3]_i_1_n_0\,
      Q => actual_wdata(3),
      R => '0'
    );
\actual_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[4]_i_1_n_0\,
      Q => actual_wdata(4),
      R => '0'
    );
\actual_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[5]_i_1_n_0\,
      Q => actual_wdata(5),
      R => '0'
    );
\actual_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[6]_i_1_n_0\,
      Q => actual_wdata(6),
      R => '0'
    );
\actual_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[7]_i_1_n_0\,
      Q => actual_wdata(7),
      R => '0'
    );
\actual_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[8]_i_1_n_0\,
      Q => actual_wdata(8),
      R => '0'
    );
\actual_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_wdata[9]_i_1_n_0\,
      Q => actual_wdata(9),
      R => '0'
    );
\actual_woff[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(10),
      O => \actual_woff[10]_i_2_n_0\
    );
\actual_woff[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(9),
      O => \actual_woff[10]_i_3_n_0\
    );
\actual_woff[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(8),
      O => \actual_woff[10]_i_4_n_0\
    );
\actual_woff[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF7AFF7EEFEB"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(5),
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[state]\(1),
      I5 => \s_reg[state]\(2),
      O => \actual_woff[10]_i_5_n_0\
    );
\actual_woff[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFF14B"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(5),
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_woff[10]_i_6_n_0\
    );
\actual_woff[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400000000800000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[fill_ram_udpacc]_i_26_n_0\,
      I5 => \s_reg[state]\(5),
      O => \actual_woff[10]_i_7_n_0\
    );
\actual_woff[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005060006516"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(5),
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_woff[7]_i_10_n_0\
    );
\actual_woff[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D1D"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \s_reg[state]\(5),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \actual_woff[7]_i_11_n_0\
    );
\actual_woff[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \actual_woff[7]_i_12_n_0\
    );
\actual_woff[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_woff[7]_i_13_n_0\
    );
\actual_woff[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008100003101000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(5),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \actual_woff[7]_i_14_n_0\
    );
\actual_woff[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001019"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(5),
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \info_counts[arp_our_ip]_i_2_n_0\,
      O => \actual_woff[7]_i_15_n_0\
    );
\actual_woff[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010101000101"
    )
        port map (
      I0 => \s[is_tcp_syn]_i_3_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \s_reg[state]\(5),
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \actual_woff[7]_i_16_n_0\
    );
\actual_woff[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDBEFFFFFCFEFE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(5),
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \actual_woff[7]_i_17_n_0\
    );
\actual_woff[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_woff[7]_i_18_n_0\
    );
\actual_woff[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002AA00208A2A"
    )
        port map (
      I0 => \actual_woff[7]_i_21_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(5),
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \actual_woff[7]_i_19_n_0\
    );
\actual_woff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(7),
      O => \actual_woff[7]_i_2_n_0\
    );
\actual_woff[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A20088000"
    )
        port map (
      I0 => \actual_woff[7]_i_22_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \s_reg[state]\(2),
      O => \actual_woff[7]_i_20_n_0\
    );
\actual_woff[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_woff[7]_i_21_n_0\
    );
\actual_woff[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(5),
      O => \actual_woff[7]_i_22_n_0\
    );
\actual_woff[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(6),
      O => \actual_woff[7]_i_3_n_0\
    );
\actual_woff[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB8FFFF4447"
    )
        port map (
      I0 => \actual_woff[10]_i_5_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \actual_woff[10]_i_6_n_0\,
      I4 => \actual_woff[10]_i_7_n_0\,
      I5 => \s_reg[off]\(5),
      O => \actual_woff[7]_i_4_n_0\
    );
\actual_woff[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[off]\(4),
      I1 => \actual_woff[7]_i_9_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \actual_woff[7]_i_10_n_0\,
      O => \actual_woff[7]_i_5_n_0\
    );
\actual_woff[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66656565666A6A6A"
    )
        port map (
      I0 => \s_reg[off]\(3),
      I1 => \actual_woff[7]_i_11_n_0\,
      I2 => \actual_woff[7]_i_12_n_0\,
      I3 => \s[ipv4_remain_m2][8]_i_4_n_0\,
      I4 => \actual_woff[7]_i_13_n_0\,
      I5 => \actual_woff[7]_i_14_n_0\,
      O => \actual_woff[7]_i_6_n_0\
    );
\actual_woff[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556555655555556"
    )
        port map (
      I0 => \s_reg[off]\(2),
      I1 => \actual_woff[7]_i_15_n_0\,
      I2 => \actual_woff[7]_i_16_n_0\,
      I3 => \a[set_regacc_wcksum]\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \actual_woff[7]_i_17_n_0\,
      O => \actual_woff[7]_i_7_n_0\
    );
\actual_woff[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555559AAA"
    )
        port map (
      I0 => \s_reg[off]\(1),
      I1 => \s_reg[state]\(1),
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \actual_woff[7]_i_18_n_0\,
      I4 => \actual_woff[7]_i_19_n_0\,
      I5 => \actual_woff[7]_i_20_n_0\,
      O => \actual_woff[7]_i_8_n_0\
    );
\actual_woff[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002088000008ED62"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(2),
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \actual_woff[7]_i_9_n_0\
    );
\actual_woff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[10]_i_1_n_13\,
      Q => actual_woff(10),
      R => '0'
    );
\actual_woff_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \actual_woff_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_actual_woff_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \actual_woff_reg[10]_i_1_n_6\,
      CO(0) => \actual_woff_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \s_reg[off]\(9 downto 8),
      O(7 downto 3) => \NLW_actual_woff_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \actual_woff_reg[10]_i_1_n_13\,
      O(1) => \actual_woff_reg[10]_i_1_n_14\,
      O(0) => \actual_woff_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \actual_woff[10]_i_2_n_0\,
      S(1) => \actual_woff[10]_i_3_n_0\,
      S(0) => \actual_woff[10]_i_4_n_0\
    );
\actual_woff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_14\,
      Q => actual_woff(1),
      R => '0'
    );
\actual_woff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_13\,
      Q => actual_woff(2),
      R => '0'
    );
\actual_woff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_12\,
      Q => actual_woff(3),
      R => '0'
    );
\actual_woff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_11\,
      Q => actual_woff(4),
      R => '0'
    );
\actual_woff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_10\,
      Q => actual_woff(5),
      R => '0'
    );
\actual_woff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_9\,
      Q => actual_woff(6),
      R => '0'
    );
\actual_woff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[7]_i_1_n_8\,
      Q => actual_woff(7),
      R => '0'
    );
\actual_woff_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \actual_woff_reg[7]_i_1_n_0\,
      CO(6) => \actual_woff_reg[7]_i_1_n_1\,
      CO(5) => \actual_woff_reg[7]_i_1_n_2\,
      CO(4) => \actual_woff_reg[7]_i_1_n_3\,
      CO(3) => \actual_woff_reg[7]_i_1_n_4\,
      CO(2) => \actual_woff_reg[7]_i_1_n_5\,
      CO(1) => \actual_woff_reg[7]_i_1_n_6\,
      CO(0) => \actual_woff_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \s_reg[off]\(7 downto 1),
      DI(0) => '0',
      O(7) => \actual_woff_reg[7]_i_1_n_8\,
      O(6) => \actual_woff_reg[7]_i_1_n_9\,
      O(5) => \actual_woff_reg[7]_i_1_n_10\,
      O(4) => \actual_woff_reg[7]_i_1_n_11\,
      O(3) => \actual_woff_reg[7]_i_1_n_12\,
      O(2) => \actual_woff_reg[7]_i_1_n_13\,
      O(1) => \actual_woff_reg[7]_i_1_n_14\,
      O(0) => \NLW_actual_woff_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \actual_woff[7]_i_2_n_0\,
      S(6) => \actual_woff[7]_i_3_n_0\,
      S(5) => \actual_woff[7]_i_4_n_0\,
      S(4) => \actual_woff[7]_i_5_n_0\,
      S(3) => \actual_woff[7]_i_6_n_0\,
      S(2) => \actual_woff[7]_i_7_n_0\,
      S(1) => \actual_woff[7]_i_8_n_0\,
      S(0) => '0'
    );
\actual_woff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[10]_i_1_n_15\,
      Q => actual_woff(8),
      R => '0'
    );
\actual_woff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \actual_woff_reg[10]_i_1_n_14\,
      Q => actual_woff(9),
      R => '0'
    );
\count_words[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => got_word_prev,
      I1 => count_words(0),
      O => \count_words[0]_i_1_n_0\
    );
\count_words[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count_words(1),
      I1 => count_words(0),
      I2 => got_word_prev,
      O => \count_words[1]_i_1_n_0\
    );
\count_words[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_words(2),
      I1 => got_word_prev,
      I2 => count_words(0),
      I3 => count_words(1),
      O => \count_words[2]_i_1_n_0\
    );
\count_words[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count_words(3),
      I1 => count_words(1),
      I2 => count_words(0),
      I3 => got_word_prev,
      I4 => count_words(2),
      O => \count_words[3]_i_1_n_0\
    );
\count_words[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_words(4),
      I1 => count_words(2),
      I2 => got_word_prev,
      I3 => count_words(0),
      I4 => count_words(1),
      I5 => count_words(3),
      O => \count_words[4]_i_1_n_0\
    );
\count_words_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \count_words[0]_i_1_n_0\,
      Q => count_words(0),
      R => '0'
    );
\count_words_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \count_words[1]_i_1_n_0\,
      Q => count_words(1),
      R => '0'
    );
\count_words_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \count_words[2]_i_1_n_0\,
      Q => count_words(2),
      R => '0'
    );
\count_words_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \count_words[3]_i_1_n_0\,
      Q => count_words(3),
      R => '0'
    );
\count_words_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \count_words[4]_i_1_n_0\,
      Q => count_words(4),
      R => '0'
    );
\crc32[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(14),
      I1 => crc32(25),
      I2 => \crc32[29]_i_2_n_0\,
      I3 => \^d\(11),
      I4 => crc32(28),
      I5 => \crc32[26]_i_2_n_0\,
      O => crc32_next(0)
    );
\crc32[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[16]_i_3_n_0\,
      I1 => \^d\(4),
      I2 => crc32(19),
      I3 => \crc32[14]_i_2_n_0\,
      I4 => \crc32[22]_i_3_n_0\,
      I5 => \crc32[29]_i_3_n_0\,
      O => crc32_next(10)
    );
\crc32[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[27]_i_2_n_0\,
      I1 => \crc32[31]_i_2_n_0\,
      I2 => \crc32[16]_i_2_n_0\,
      I3 => \^d\(9),
      I4 => crc32(30),
      I5 => \crc32[25]_i_2_n_0\,
      O => crc32_next(11)
    );
\crc32[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => crc32(31),
      I1 => \^d\(8),
      I2 => \crc32[17]_i_2_n_0\,
      I3 => \crc32[16]_i_2_n_0\,
      I4 => \crc32[28]_i_3_n_0\,
      O => crc32_next(12)
    );
\crc32[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[13]_i_2_n_0\,
      I1 => \crc32[24]_i_2_n_0\,
      I2 => crc32(29),
      I3 => \^d\(10),
      I4 => \crc32[16]_i_3_n_0\,
      I5 => \crc32[13]_i_3_n_0\,
      O => crc32_next(13)
    );
\crc32[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(17),
      I1 => \^d\(6),
      I2 => crc32(22),
      I3 => \^d\(1),
      O => \crc32[13]_i_2_n_0\
    );
\crc32[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(4),
      I1 => crc32(19),
      I2 => \^d\(0),
      I3 => crc32(23),
      O => \crc32[13]_i_3_n_0\
    );
\crc32[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(20),
      I1 => \^d\(3),
      I2 => \crc32[29]_i_2_n_0\,
      I3 => \crc32[19]_i_2_n_0\,
      I4 => \crc32[25]_i_3_n_0\,
      I5 => \crc32[14]_i_2_n_0\,
      O => crc32_next(14)
    );
\crc32[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(30),
      I1 => \^d\(9),
      I2 => crc32(18),
      I3 => \^d\(5),
      O => \crc32[14]_i_2_n_0\
    );
\crc32[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(14),
      I1 => crc32(25),
      I2 => crc32(21),
      I3 => \^d\(2),
      I4 => \crc32[20]_i_2_n_0\,
      I5 => \crc32[19]_i_2_n_0\,
      O => crc32_next(15)
    );
\crc32[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(0),
      I1 => \crc32[28]_i_2_n_0\,
      I2 => \crc32[16]_i_2_n_0\,
      I3 => crc32(29),
      I4 => \^d\(10),
      I5 => \crc32[16]_i_3_n_0\,
      O => crc32_next(16)
    );
\crc32[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(3),
      I1 => crc32(20),
      I2 => \^d\(11),
      I3 => crc32(28),
      I4 => \^d\(7),
      I5 => crc32(16),
      O => \crc32[16]_i_2_n_0\
    );
\crc32[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc32(21),
      I1 => \^d\(2),
      O => \crc32[16]_i_3_n_0\
    );
\crc32[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(1),
      I1 => crc32(21),
      I2 => \^d\(2),
      I3 => \^d\(9),
      I4 => crc32(30),
      I5 => \crc32[17]_i_2_n_0\,
      O => crc32_next(17)
    );
\crc32[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^d\(1),
      I1 => crc32(22),
      I2 => \^d\(6),
      I3 => crc32(17),
      I4 => \crc32[29]_i_3_n_0\,
      O => \crc32[17]_i_2_n_0\
    );
\crc32[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(0),
      I1 => crc32(23),
      I2 => crc32(2),
      I3 => \crc32[24]_i_2_n_0\,
      I4 => \crc32[29]_i_2_n_0\,
      I5 => \crc32[31]_i_4_n_0\,
      O => crc32_next(18)
    );
\crc32[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(3),
      I1 => crc32(27),
      I2 => \^d\(12),
      I3 => \crc32[19]_i_2_n_0\,
      O => crc32_next(19)
    );
\crc32[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[30]_i_3_n_0\,
      I1 => crc32(19),
      I2 => \^d\(4),
      I3 => crc32(31),
      I4 => \^d\(8),
      O => \crc32[19]_i_2_n_0\
    );
\crc32[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(23),
      I1 => \^d\(0),
      I2 => \^d\(11),
      I3 => crc32(28),
      I4 => \crc32[25]_i_3_n_0\,
      I5 => \crc32[23]_i_2_n_0\,
      O => crc32_next(1)
    );
\crc32[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(4),
      I1 => \^d\(14),
      I2 => crc32(25),
      I3 => \^d\(15),
      I4 => crc32(24),
      I5 => \crc32[20]_i_2_n_0\,
      O => crc32_next(20)
    );
\crc32[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(28),
      I1 => \^d\(11),
      I2 => crc32(20),
      I3 => \^d\(3),
      O => \crc32[20]_i_2_n_0\
    );
\crc32[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(5),
      I1 => crc32(21),
      I2 => \^d\(2),
      I3 => crc32(26),
      I4 => \^d\(13),
      I5 => \crc32[29]_i_3_n_0\,
      O => crc32_next(21)
    );
\crc32[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[22]_i_2_n_0\,
      I1 => \crc32[25]_i_3_n_0\,
      I2 => \crc32[31]_i_2_n_0\,
      I3 => crc32(6),
      I4 => \crc32[30]_i_4_n_0\,
      I5 => \crc32[22]_i_3_n_0\,
      O => crc32_next(22)
    );
\crc32[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(11),
      I1 => crc32(28),
      O => \crc32[22]_i_2_n_0\
    );
\crc32[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc32(16),
      I1 => \^d\(7),
      O => \crc32[22]_i_3_n_0\
    );
\crc32[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(7),
      I1 => crc32(31),
      I2 => \^d\(8),
      I3 => \crc32[23]_i_2_n_0\,
      O => crc32_next(23)
    );
\crc32[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[29]_i_3_n_0\,
      I1 => crc32(17),
      I2 => \^d\(6),
      I3 => \crc32[29]_i_2_n_0\,
      I4 => \^d\(7),
      I5 => crc32(16),
      O => \crc32[23]_i_2_n_0\
    );
\crc32[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(8),
      I1 => crc32(23),
      I2 => \^d\(0),
      I3 => \^d\(6),
      I4 => crc32(17),
      I5 => \crc32[24]_i_2_n_0\,
      O => crc32_next(24)
    );
\crc32[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(5),
      I1 => crc32(18),
      I2 => \^d\(9),
      I3 => crc32(30),
      I4 => \^d\(13),
      I5 => crc32(26),
      O => \crc32[24]_i_2_n_0\
    );
\crc32[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(9),
      I1 => \^d\(5),
      I2 => crc32(18),
      I3 => \crc32[25]_i_2_n_0\,
      I4 => \crc32[25]_i_3_n_0\,
      I5 => \crc32[28]_i_2_n_0\,
      O => crc32_next(25)
    );
\crc32[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(8),
      I1 => crc32(31),
      I2 => \^d\(4),
      I3 => crc32(19),
      O => \crc32[25]_i_2_n_0\
    );
\crc32[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc32(27),
      I1 => \^d\(12),
      O => \crc32[25]_i_3_n_0\
    );
\crc32[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[29]_i_2_n_0\,
      I1 => crc32(10),
      I2 => \crc32[26]_i_2_n_0\,
      I3 => crc32(19),
      I4 => \^d\(4),
      I5 => \crc32[30]_i_2_n_0\,
      O => crc32_next(26)
    );
\crc32[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(13),
      I1 => crc32(26),
      I2 => \^d\(7),
      I3 => crc32(16),
      O => \crc32[26]_i_2_n_0\
    );
\crc32[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(0),
      I1 => crc32(23),
      I2 => crc32(11),
      I3 => \crc32[31]_i_3_n_0\,
      I4 => \crc32[30]_i_2_n_0\,
      I5 => \crc32[27]_i_2_n_0\,
      O => crc32_next(27)
    );
\crc32[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => crc32(17),
      O => \crc32[27]_i_2_n_0\
    );
\crc32[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[28]_i_2_n_0\,
      I1 => crc32(12),
      I2 => \crc32[28]_i_3_n_0\,
      I3 => \crc32[29]_i_2_n_0\,
      I4 => \^d\(11),
      I5 => crc32(28),
      O => crc32_next(28)
    );
\crc32[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(15),
      I1 => crc32(24),
      O => \crc32[28]_i_2_n_0\
    );
\crc32[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(2),
      I1 => crc32(21),
      I2 => crc32(18),
      I3 => \^d\(5),
      O => \crc32[28]_i_3_n_0\
    );
\crc32[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(13),
      I1 => \crc32[29]_i_2_n_0\,
      I2 => \crc32[29]_i_3_n_0\,
      I3 => \^d\(4),
      I4 => crc32(19),
      I5 => \crc32[29]_i_4_n_0\,
      O => crc32_next(29)
    );
\crc32[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => crc32(22),
      O => \crc32[29]_i_2_n_0\
    );
\crc32[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(29),
      I1 => \^d\(10),
      I2 => crc32(25),
      I3 => \^d\(14),
      O => \crc32[29]_i_3_n_0\
    );
\crc32[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc32(23),
      I1 => \^d\(0),
      O => \crc32[29]_i_4_n_0\
    );
\crc32[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(24),
      I1 => \^d\(15),
      I2 => \^d\(0),
      I3 => crc32(23),
      I4 => \crc32[14]_i_2_n_0\,
      I5 => \crc32[23]_i_2_n_0\,
      O => crc32_next(2)
    );
\crc32[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[30]_i_2_n_0\,
      I1 => crc32(14),
      I2 => \crc32[30]_i_3_n_0\,
      I3 => \crc32[30]_i_4_n_0\,
      I4 => crc32(26),
      I5 => \^d\(13),
      O => crc32_next(30)
    );
\crc32[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => crc32(20),
      O => \crc32[30]_i_2_n_0\
    );
\crc32[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(24),
      I1 => \^d\(15),
      I2 => \^d\(0),
      I3 => crc32(23),
      O => \crc32[30]_i_3_n_0\
    );
\crc32[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(9),
      I1 => crc32(30),
      O => \crc32[30]_i_4_n_0\
    );
\crc32[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_2_n_0\,
      I1 => crc32(15),
      I2 => \crc32[31]_i_3_n_0\,
      I3 => \^d\(15),
      I4 => crc32(24),
      I5 => \crc32[31]_i_4_n_0\,
      O => crc32_next(31)
    );
\crc32[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(14),
      I1 => crc32(25),
      O => \crc32[31]_i_2_n_0\
    );
\crc32[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(12),
      I1 => crc32(27),
      I2 => \^d\(2),
      I3 => crc32(21),
      O => \crc32[31]_i_3_n_0\
    );
\crc32[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc32(31),
      I1 => \^d\(8),
      O => \crc32[31]_i_4_n_0\
    );
\crc32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^d\(14),
      I1 => crc32(25),
      I2 => \^d\(6),
      I3 => crc32(17),
      I4 => \crc32[19]_i_2_n_0\,
      I5 => \crc32[24]_i_2_n_0\,
      O => crc32_next(3)
    );
\crc32[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc32(18),
      I1 => \^d\(5),
      I2 => \crc32[29]_i_2_n_0\,
      I3 => \crc32[8]_i_2_n_0\,
      I4 => \crc32[25]_i_2_n_0\,
      I5 => \crc32[16]_i_2_n_0\,
      O => crc32_next(4)
    );
\crc32[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[13]_i_2_n_0\,
      I1 => crc32(20),
      I2 => \^d\(3),
      I3 => \crc32[13]_i_3_n_0\,
      I4 => \crc32[26]_i_2_n_0\,
      I5 => \crc32[5]_i_2_n_0\,
      O => crc32_next(5)
    );
\crc32[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc32(29),
      I1 => \^d\(10),
      I2 => \^d\(2),
      I3 => crc32(21),
      O => \crc32[5]_i_2_n_0\
    );
\crc32[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[14]_i_2_n_0\,
      I1 => crc32(20),
      I2 => \^d\(3),
      I3 => \crc32[31]_i_3_n_0\,
      I4 => \crc32[13]_i_2_n_0\,
      I5 => \crc32[30]_i_3_n_0\,
      O => crc32_next(6)
    );
\crc32[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[26]_i_2_n_0\,
      I1 => \^d\(2),
      I2 => crc32(21),
      I3 => crc32(18),
      I4 => \^d\(5),
      I5 => \crc32[19]_i_2_n_0\,
      O => crc32_next(7)
    );
\crc32[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[27]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => crc32(19),
      I3 => \crc32[8]_i_2_n_0\,
      I4 => \crc32[20]_i_2_n_0\,
      I5 => \crc32[26]_i_2_n_0\,
      O => crc32_next(8)
    );
\crc32[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^d\(12),
      I1 => crc32(27),
      I2 => crc32(24),
      I3 => \^d\(15),
      O => \crc32[8]_i_2_n_0\
    );
\crc32[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[27]_i_2_n_0\,
      I1 => crc32(18),
      I2 => \^d\(5),
      I3 => \crc32[31]_i_3_n_0\,
      I4 => \crc32[29]_i_3_n_0\,
      I5 => \crc32[20]_i_2_n_0\,
      O => crc32_next(9)
    );
\crc32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(0),
      Q => crc32(0),
      S => new_packet_prev1
    );
\crc32_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(10),
      Q => crc32(10),
      S => new_packet_prev1
    );
\crc32_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(11),
      Q => crc32(11),
      S => new_packet_prev1
    );
\crc32_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(12),
      Q => crc32(12),
      S => new_packet_prev1
    );
\crc32_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(13),
      Q => crc32(13),
      S => new_packet_prev1
    );
\crc32_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(14),
      Q => crc32(14),
      S => new_packet_prev1
    );
\crc32_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(15),
      Q => crc32(15),
      S => new_packet_prev1
    );
\crc32_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(16),
      Q => crc32(16),
      S => new_packet_prev1
    );
\crc32_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(17),
      Q => crc32(17),
      S => new_packet_prev1
    );
\crc32_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(18),
      Q => crc32(18),
      S => new_packet_prev1
    );
\crc32_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(19),
      Q => crc32(19),
      S => new_packet_prev1
    );
\crc32_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(1),
      Q => crc32(1),
      S => new_packet_prev1
    );
\crc32_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(20),
      Q => crc32(20),
      S => new_packet_prev1
    );
\crc32_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(21),
      Q => crc32(21),
      S => new_packet_prev1
    );
\crc32_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(22),
      Q => crc32(22),
      S => new_packet_prev1
    );
\crc32_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(23),
      Q => crc32(23),
      S => new_packet_prev1
    );
\crc32_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(24),
      Q => crc32(24),
      S => new_packet_prev1
    );
\crc32_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(25),
      Q => crc32(25),
      S => new_packet_prev1
    );
\crc32_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(26),
      Q => crc32(26),
      S => new_packet_prev1
    );
\crc32_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(27),
      Q => crc32(27),
      S => new_packet_prev1
    );
\crc32_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(28),
      Q => crc32(28),
      S => new_packet_prev1
    );
\crc32_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(29),
      Q => crc32(29),
      S => new_packet_prev1
    );
\crc32_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(2),
      Q => crc32(2),
      S => new_packet_prev1
    );
\crc32_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(30),
      Q => crc32(30),
      S => new_packet_prev1
    );
\crc32_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(31),
      Q => crc32(31),
      S => new_packet_prev1
    );
\crc32_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(3),
      Q => crc32(3),
      S => new_packet_prev1
    );
\crc32_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(4),
      Q => crc32(4),
      S => new_packet_prev1
    );
\crc32_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(5),
      Q => crc32(5),
      S => new_packet_prev1
    );
\crc32_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(6),
      Q => crc32(6),
      S => new_packet_prev1
    );
\crc32_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(7),
      Q => crc32(7),
      S => new_packet_prev1
    );
\crc32_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(8),
      Q => crc32(8),
      S => new_packet_prev1
    );
\crc32_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev1,
      D => crc32_next(9),
      Q => crc32(9),
      S => new_packet_prev1
    );
\dhcp_latched[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dyn_ctrl_in_stat[any_arp]\,
      I1 => \dhcp_count_reg[5]\,
      O => \^dyn_in_stat_reg[any_arp]_0\
    );
\dhcp_retry[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dyn_ctrl_in_stat[good_dhcp_ack]\,
      I1 => \dhcp_retry_reg[1]\,
      O => SS(0)
    );
dly_actual_dowrite_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => dly_actual_dowrite_i_2_n_0,
      I1 => dly_actual_dowrite_i_3_n_0,
      I2 => dly_actual_dowrite_i_4_n_0,
      I3 => dly_actual_dowrite_i_5_n_0,
      I4 => dly_actual_dowrite_i_6_n_0,
      I5 => dly_actual_dowrite_i_7_n_0,
      O => dly_actual_dowrite0
    );
dly_actual_dowrite_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => dly_actual_dowrite_i_36_n_0,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => dly_actual_dowrite_i_37_n_0,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => dly_actual_dowrite_i_38_n_0,
      I5 => dly_actual_dowrite_i_39_n_0,
      O => dly_actual_dowrite_i_10_n_0
    );
dly_actual_dowrite_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_100_n_0
    );
dly_actual_dowrite_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37FCF7FC"
    )
        port map (
      I0 => is_w_5363,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => is_w_0000,
      O => dly_actual_dowrite_i_101_n_0
    );
dly_actual_dowrite_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => is_w_0000,
      I1 => is_w_4000,
      O => dly_actual_dowrite_i_102_n_0
    );
dly_actual_dowrite_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCBBBB000CFFFF"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => is_w_0806,
      I3 => is_w_8035,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => dly_actual_dowrite_i_103_n_0
    );
dly_actual_dowrite_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80833333"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[is_rarp_resp]__0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_104_n_0
    );
dly_actual_dowrite_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
        port map (
      I0 => \s_reg[is_tcp]__0\,
      I1 => is_our_a_ip23,
      I2 => \s_reg[prev_our_a_ip01]__0\,
      I3 => \info_counts_reg[ip_b_for_us]_1\,
      I4 => is_our_b_ip23,
      I5 => \s_reg[prev_our_b_ip01]__0\,
      O => dly_actual_dowrite_i_105_n_0
    );
dly_actual_dowrite_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE000000FE00"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I1 => \s_reg[is_bootp]__0\,
      I2 => \s_reg[is_ntp_n_0_]\,
      I3 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => is_ntp_ver_3or4_mode_3or4,
      O => dly_actual_dowrite_i_106_n_0
    );
dly_actual_dowrite_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => crc32(12),
      I1 => crc32(11),
      I2 => crc32(15),
      I3 => crc32(14),
      I4 => dly_actual_dowrite_i_148_n_0,
      O => dly_actual_dowrite_i_107_n_0
    );
dly_actual_dowrite_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => crc32(1),
      I1 => crc32(0),
      I2 => crc32(4),
      I3 => crc32(3),
      I4 => dly_actual_dowrite_i_150_n_0,
      O => dly_actual_dowrite_i_108_n_0
    );
dly_actual_dowrite_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0C05000"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I1 => \^w_reg[15]_0\(5),
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => dly_actual_dowrite_i_109_n_0
    );
dly_actual_dowrite_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_actual_dowrite_i_11_n_0
    );
dly_actual_dowrite_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF60000FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => dly_wicmpcksum_i_2_n_0,
      O => dly_actual_dowrite_i_110_n_0
    );
dly_actual_dowrite_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s_reg[is_ntp_n_0_]\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[is_bootp]__0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_111_n_0
    );
dly_actual_dowrite_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000032"
    )
        port map (
      I0 => \s_reg[is_icmp]__0\,
      I1 => \s[pseudo_cksum]_i_2_n_0\,
      I2 => \s_reg[is_tcp]__0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \s_reg[is_udp_n_0_]\,
      O => dly_actual_dowrite_i_112_n_0
    );
dly_actual_dowrite_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_113_n_0
    );
dly_actual_dowrite_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => crc32(20),
      I1 => crc32(19),
      I2 => crc32(22),
      I3 => crc32(21),
      I4 => dly_actual_dowrite_i_154_n_0,
      O => dly_actual_dowrite_i_114_n_0
    );
dly_actual_dowrite_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => crc32(17),
      I1 => crc32(16),
      I2 => crc32(13),
      I3 => crc32(9),
      I4 => dly_actual_dowrite_i_152_n_0,
      O => dly_actual_dowrite_i_115_n_0
    );
dly_actual_dowrite_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322332233223320"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \s_reg[is_udp_n_0_]\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => dly_actual_dowrite_i_105_n_0,
      I5 => \FSM_sequential_s[state][2]_i_31_n_0\,
      O => dly_actual_dowrite_i_116_n_0
    );
dly_actual_dowrite_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFABFFFFFFABFF"
    )
        port map (
      I0 => \s_reg[is_ntp_n_0_]\,
      I1 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I2 => \s_reg[is_bootp]__0\,
      I3 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => is_ntp_ver_3or4_mode_3or4,
      O => dly_actual_dowrite_i_117_n_0
    );
dly_actual_dowrite_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00B300B"
    )
        port map (
      I0 => \s_reg[is_rarp_resp]__0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => dly_actual_dowrite_i_118_n_0
    );
dly_actual_dowrite_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0101000FFFFF"
    )
        port map (
      I0 => is_w_0001,
      I1 => is_w_0004,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => is_w_0604,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_119_n_0
    );
dly_actual_dowrite_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F1"
    )
        port map (
      I0 => dly_actual_dowrite_i_40_n_0,
      I1 => dly_actual_dowrite_i_41_n_0,
      I2 => dly_actual_dowrite_i_42_n_0,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => dly_actual_dowrite_i_43_n_0,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => dly_actual_dowrite_i_12_n_0
    );
dly_actual_dowrite_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FDFF00"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => is_w_8035,
      I2 => is_w_0806,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \s[is_tcp_syn]_i_3_n_0\,
      O => dly_actual_dowrite_i_120_n_0
    );
dly_actual_dowrite_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF1F5F5F5"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => is_dhcp_xid_lo,
      I4 => \s_reg[prev_dhcp_xid_hi]__0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_121_n_0
    );
dly_actual_dowrite_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C343C141C141C141"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => is_w_0000,
      I4 => is_w_6382,
      I5 => \s_reg[ipv4_remain_is_62]__0\,
      O => dly_actual_dowrite_i_122_n_0
    );
dly_actual_dowrite_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FFFF"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[ipv4_remain_is__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_123_n_0
    );
dly_actual_dowrite_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_124_n_0
    );
dly_actual_dowrite_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111514"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => rcksum_good,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_125_n_0
    );
dly_actual_dowrite_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => is_w_0800,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => dly_actual_dowrite_i_126_n_0
    );
dly_actual_dowrite_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03008800CF008800"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s[state][4]_i_16_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => is_w_0001,
      O => dly_actual_dowrite_i_127_n_0
    );
dly_actual_dowrite_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055270027"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => is_w_0604,
      I2 => is_w_0800,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_25_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_128_n_0
    );
dly_actual_dowrite_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_129_n_0
    );
dly_actual_dowrite_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55454445"
    )
        port map (
      I0 => dly_actual_dowrite_i_44_n_0,
      I1 => dly_actual_dowrite_i_45_n_0,
      I2 => \FSM_sequential_s[state][0]_i_18_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_13_n_0\,
      I5 => dly_actual_dowrite_i_46_n_0,
      O => dly_actual_dowrite_i_13_n_0
    );
dly_actual_dowrite_i_130: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \s_reg[is_ntp_n_0_]\,
      I2 => \s_reg[is_bootp]__0\,
      O => dly_actual_dowrite_i_130_n_0
    );
dly_actual_dowrite_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBFBFBB"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_26_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_21_n_0\,
      I2 => dly_actual_dowrite_i_161_n_0,
      I3 => dly_actual_dowrite_i_105_n_0,
      I4 => \FSM_sequential_s[state][2]_i_31_n_0\,
      I5 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      O => dly_actual_dowrite_i_131_n_0
    );
dly_actual_dowrite_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00F4F4"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_10_n_0\,
      I1 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_162_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => dly_actual_dowrite_i_132_n_0
    );
dly_actual_dowrite_i_133: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_133_n_0
    );
dly_actual_dowrite_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_26_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_25_n_0\,
      I3 => \s_reg[minsz_remain]\(2),
      I4 => \s_reg[minsz_remain]\(7),
      I5 => \s_reg[minsz_remain]\(3),
      O => dly_actual_dowrite_i_134_n_0
    );
dly_actual_dowrite_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => rcksum_good,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_135_n_0
    );
dly_actual_dowrite_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F7"
    )
        port map (
      I0 => is_w_le_tcp_stat_max_sent_lo,
      I1 => \s_reg[seqno_hi_next]__0\,
      I2 => is_tcp_stat_max_sent16_eq_base_seqno16,
      I3 => \FSM_sequential_s[state][4]_i_19_n_0\,
      I4 => \FSM_sequential_s[state][4]_i_11_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_18_n_0\,
      O => dly_actual_dowrite_i_136_n_0
    );
dly_actual_dowrite_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      O => dly_actual_dowrite_i_137_n_0
    );
dly_actual_dowrite_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFEFFF0FF"
    )
        port map (
      I0 => \s_reg[do_access_idp]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_18_n_0\,
      I2 => dly_actual_dowrite_i_163_n_0,
      I3 => dly_actual_dowrite_i_144_n_0,
      I4 => \info_counts[udp_ra_repeat]_i_4_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_19_n_0\,
      O => dly_actual_dowrite_i_138_n_0
    );
dly_actual_dowrite_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCCC8888"
    )
        port map (
      I0 => is_whi_06,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \s_reg[prev_dhcp_xid_hi]__0\,
      I3 => is_dhcp_xid_lo,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_139_n_0
    );
dly_actual_dowrite_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F2000200F200F20"
    )
        port map (
      I0 => dly_actual_dowrite_i_31_n_0,
      I1 => dly_actual_dowrite_i_47_n_0,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => dly_actual_dowrite_i_48_n_0,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_14_n_0
    );
dly_actual_dowrite_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF77FFFFFF00"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is_62]__0\,
      I1 => is_w_6382,
      I2 => is_w_0000,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => dly_actual_dowrite_i_140_n_0
    );
dly_actual_dowrite_i_141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \s_reg[ipv4_remain_is__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_141_n_0
    );
dly_actual_dowrite_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \s_reg[is_ntp_n_0_]\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I3 => \s_reg[is_bootp]__0\,
      O => dly_actual_dowrite_i_142_n_0
    );
dly_actual_dowrite_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010301"
    )
        port map (
      I0 => is_w_0000,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s[state][5]_i_8_n_0\,
      O => dly_actual_dowrite_i_143_n_0
    );
dly_actual_dowrite_i_144: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => dly_actual_dowrite_i_144_n_0
    );
dly_actual_dowrite_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFFF8F8F8F"
    )
        port map (
      I0 => dly_actual_dowrite_i_164_n_0,
      I1 => dly_actual_dowrite_i_165_n_0,
      I2 => dly_wudpcksum_i_2_n_0,
      I3 => dly_actual_dowrite_i_166_n_0,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_145_n_0
    );
dly_actual_dowrite_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003CC33C8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_actual_dowrite_i_146_n_0
    );
dly_actual_dowrite_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEEEFEEEFEEE"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I3 => \s_reg[is_ntp_n_0_]\,
      I4 => is_ntp_ver_3or4_mode_3or4,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_147_n_0
    );
dly_actual_dowrite_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => crc32(25),
      I1 => crc32(26),
      I2 => crc32(18),
      I3 => crc32(24),
      O => dly_actual_dowrite_i_148_n_0
    );
dly_actual_dowrite_i_149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => crc32(14),
      I1 => crc32(15),
      I2 => crc32(11),
      I3 => crc32(12),
      O => dly_actual_dowrite_i_149_n_0
    );
dly_actual_dowrite_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000055F7"
    )
        port map (
      I0 => dly_actual_dowrite_i_11_n_0,
      I1 => dly_actual_dowrite_i_49_n_0,
      I2 => dly_actual_dowrite_i_50_n_0,
      I3 => dly_actual_dowrite_i_51_n_0,
      I4 => dly_actual_dowrite_i_52_n_0,
      I5 => dly_actual_dowrite_i_53_n_0,
      O => dly_actual_dowrite_i_15_n_0
    );
dly_actual_dowrite_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => crc32(8),
      I1 => crc32(10),
      I2 => crc32(5),
      I3 => crc32(6),
      O => dly_actual_dowrite_i_150_n_0
    );
dly_actual_dowrite_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => crc32(3),
      I1 => crc32(4),
      I2 => crc32(0),
      I3 => crc32(1),
      O => dly_actual_dowrite_i_151_n_0
    );
dly_actual_dowrite_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(31),
      I1 => crc32(30),
      I2 => crc32(2),
      I3 => crc32(7),
      O => dly_actual_dowrite_i_152_n_0
    );
dly_actual_dowrite_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => crc32(9),
      I1 => crc32(13),
      I2 => crc32(16),
      I3 => crc32(17),
      O => dly_actual_dowrite_i_153_n_0
    );
dly_actual_dowrite_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => crc32(23),
      I1 => crc32(27),
      I2 => crc32(28),
      I3 => crc32(29),
      O => dly_actual_dowrite_i_154_n_0
    );
dly_actual_dowrite_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => crc32(21),
      I1 => crc32(22),
      I2 => crc32(19),
      I3 => crc32(20),
      O => dly_actual_dowrite_i_155_n_0
    );
dly_actual_dowrite_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(10),
      I1 => crc32(15),
      I2 => crc32(22),
      I3 => crc32(2),
      O => dly_actual_dowrite_i_156_n_0
    );
dly_actual_dowrite_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => crc32(3),
      I1 => crc32(25),
      I2 => crc32(30),
      I3 => crc32(23),
      O => dly_actual_dowrite_i_157_n_0
    );
dly_actual_dowrite_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(1),
      I1 => crc32(24),
      I2 => crc32(29),
      I3 => crc32(17),
      O => dly_actual_dowrite_i_158_n_0
    );
dly_actual_dowrite_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(5),
      I1 => crc32(11),
      I2 => crc32(19),
      I3 => crc32(9),
      O => dly_actual_dowrite_i_159_n_0
    );
dly_actual_dowrite_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FF022FF2FFF22"
    )
        port map (
      I0 => dly_actual_dowrite_i_35_n_0,
      I1 => dly_actual_dowrite_i_54_n_0,
      I2 => \s[dhcp_option_remain][7]_i_6_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => dly_actual_dowrite_i_55_n_0,
      O => dly_actual_dowrite_i_16_n_0
    );
dly_actual_dowrite_i_160: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \s_reg[minsz_remain]\(2),
      I1 => \s_reg[minsz_remain]\(7),
      I2 => \s_reg[minsz_remain]\(3),
      O => dly_actual_dowrite_i_160_n_0
    );
dly_actual_dowrite_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[is_udp_n_0_]\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => dly_actual_dowrite_i_161_n_0
    );
dly_actual_dowrite_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF110F"
    )
        port map (
      I0 => is_w_0001,
      I1 => is_w_0004,
      I2 => is_w_0800,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_162_n_0
    );
dly_actual_dowrite_i_163: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_idp]\,
      I1 => is_udp_ra_reset,
      I2 => is_udp_ra_reset_arm,
      I3 => is_udp_ra_disconnect,
      I4 => \info_counts_reg[udp_ra_idp_busy]_1\,
      O => dly_actual_dowrite_i_163_n_0
    );
dly_actual_dowrite_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFEA00"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => is_dhcp_xid_lo,
      I2 => \s_reg[prev_dhcp_xid_hi]__0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => is_w_0201,
      O => dly_actual_dowrite_i_164_n_0
    );
dly_actual_dowrite_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001155555444"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => is_whi_06,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_165_n_0
    );
dly_actual_dowrite_i_166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => is_w_0000,
      O => dly_actual_dowrite_i_166_n_0
    );
dly_actual_dowrite_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444040404040"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => dly_wudpcksum_i_2_n_0,
      I2 => dly_actual_dowrite_i_56_n_0,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I5 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      O => dly_actual_dowrite_i_17_n_0
    );
dly_actual_dowrite_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAEA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => dly_actual_dowrite_i_57_n_0,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => dly_actual_dowrite_i_58_n_0,
      O => dly_actual_dowrite_i_18_n_0
    );
dly_actual_dowrite_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0222AAAAAAAA"
    )
        port map (
      I0 => dly_actual_dowrite_i_59_n_0,
      I1 => dly_actual_dowrite_i_60_n_0,
      I2 => \FSM_sequential_s[state][0]_i_16_n_0\,
      I3 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I4 => dly_actual_dowrite_i_61_n_0,
      I5 => dly_actual_dowrite_i_62_n_0,
      O => dly_actual_dowrite_i_19_n_0
    );
dly_actual_dowrite_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10111011"
    )
        port map (
      I0 => dly_actual_dowrite_i_8_n_0,
      I1 => dly_actual_dowrite_i_9_n_0,
      I2 => dly_actual_dowrite_i_10_n_0,
      I3 => dly_actual_dowrite_i_11_n_0,
      I4 => dly_actual_dowrite_i_12_n_0,
      I5 => dly_actual_dowrite_i_13_n_0,
      O => dly_actual_dowrite_i_2_n_0
    );
dly_actual_dowrite_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => dly_actual_dowrite_i_63_n_0,
      I1 => dly_actual_dowrite_i_64_n_0,
      I2 => \s[is_icmp]_i_2_n_0\,
      I3 => dly_actual_dowrite_i_65_n_0,
      I4 => dly_actual_dowrite_i_49_n_0,
      I5 => dly_actual_dowrite_i_66_n_0,
      O => dly_actual_dowrite_i_20_n_0
    );
dly_actual_dowrite_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => dly_wudpcksum_i_2_n_0,
      I1 => dly_actual_dowrite_i_67_n_0,
      I2 => \s_reg[state]\(4),
      I3 => dly_actual_dowrite_i_68_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => dly_actual_dowrite_i_69_n_0,
      O => dly_actual_dowrite_i_21_n_0
    );
dly_actual_dowrite_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CF5F5FC0CF5050"
    )
        port map (
      I0 => dly_actual_dowrite_i_70_n_0,
      I1 => is_ntp_ver_3or4_mode_3or4,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][6]_i_13_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_18_n_0\,
      O => dly_actual_dowrite_i_22_n_0
    );
dly_actual_dowrite_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7744774444444744"
    )
        port map (
      I0 => \s[dhcp_option_remain][7]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \s_reg[is_icmp]__0\,
      I3 => dly_actual_dowrite_i_71_n_0,
      I4 => \s_reg[is_tcp]__0\,
      I5 => \s[pseudo_cksum]_i_2_n_0\,
      O => dly_actual_dowrite_i_23_n_0
    );
dly_actual_dowrite_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_actual_dowrite_i_24_n_0
    );
dly_actual_dowrite_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"747730337477FCFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_72_n_0,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => dly_actual_dowrite_i_73_n_0,
      I3 => dly_actual_dowrite_i_74_n_0,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => dly_actual_dowrite_i_75_n_0,
      O => dly_actual_dowrite_i_25_n_0
    );
dly_actual_dowrite_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00ABFFABFFABFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_76_n_0,
      I1 => dly_actual_dowrite_i_77_n_0,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => dly_actual_dowrite_i_78_n_0,
      I5 => dly_actual_dowrite_i_79_n_0,
      O => dly_actual_dowrite_i_26_n_0
    );
dly_actual_dowrite_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFB0"
    )
        port map (
      I0 => dly_actual_dowrite_i_80_n_0,
      I1 => dly_actual_dowrite_i_81_n_0,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => dly_actual_dowrite_i_82_n_0,
      I4 => dly_actual_dowrite_i_83_n_0,
      O => dly_actual_dowrite_i_27_n_0
    );
dly_actual_dowrite_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44545554FFFFFFFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_84_n_0,
      I1 => dly_actual_dowrite_i_45_n_0,
      I2 => \FSM_sequential_s[state][0]_i_18_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][6]_i_13_n_0\,
      I5 => \FSM_sequential_s[state][6]_i_3_n_0\,
      O => dly_actual_dowrite_i_28_n_0
    );
dly_actual_dowrite_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFFFEFFFE"
    )
        port map (
      I0 => dly_actual_dowrite_i_85_n_0,
      I1 => dly_actual_dowrite_i_86_n_0,
      I2 => dly_actual_dowrite_i_87_n_0,
      I3 => \s[is_icmp]_i_2_n_0\,
      I4 => dly_actual_dowrite_i_88_n_0,
      I5 => dly_actual_dowrite_i_89_n_0,
      O => dly_actual_dowrite_i_29_n_0
    );
dly_actual_dowrite_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FC30"
    )
        port map (
      I0 => dly_actual_dowrite_i_14_n_0,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => dly_actual_dowrite_i_15_n_0,
      I3 => dly_actual_dowrite_i_16_n_0,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => dly_actual_dowrite_i_17_n_0,
      O => dly_actual_dowrite_i_3_n_0
    );
dly_actual_dowrite_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000054FF"
    )
        port map (
      I0 => dly_actual_dowrite_i_90_n_0,
      I1 => \FSM_sequential_s[state][5]_i_5_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \s[is_icmp]_i_2_n_0\,
      I4 => dly_actual_dowrite_i_91_n_0,
      I5 => dly_actual_dowrite_i_86_n_0,
      O => dly_actual_dowrite_i_30_n_0
    );
dly_actual_dowrite_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAFFFAEFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => rcksum_good,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => dly_actual_dowrite_i_31_n_0
    );
dly_actual_dowrite_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBABBBBBBBBB"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => dly_actual_dowrite_i_45_n_0,
      I2 => rcksum_good,
      I3 => dly_actual_dowrite_i_92_n_0,
      I4 => dly_actual_dowrite_i_93_n_0,
      I5 => dly_actual_dowrite_i_94_n_0,
      O => dly_actual_dowrite_i_32_n_0
    );
dly_actual_dowrite_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FFFFFFFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_95_n_0,
      I1 => dly_actual_dowrite_i_96_n_0,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => rcksum_good,
      I4 => dly_actual_dowrite_i_97_n_0,
      I5 => dly_actual_dowrite_i_98_n_0,
      O => dly_actual_dowrite_i_33_n_0
    );
dly_actual_dowrite_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222222"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_27_n_0\,
      I5 => dly_actual_dowrite_i_99_n_0,
      O => dly_actual_dowrite_i_34_n_0
    );
dly_actual_dowrite_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_8_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I4 => \s_reg[cksum_0]__0\,
      I5 => rcksum_good,
      O => dly_actual_dowrite_i_35_n_0
    );
dly_actual_dowrite_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEF0000000000FF"
    )
        port map (
      I0 => dly_actual_dowrite_i_95_n_0,
      I1 => dly_actual_dowrite_i_96_n_0,
      I2 => rcksum_good,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_36_n_0
    );
dly_actual_dowrite_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I1 => \s_reg[ipv4_remain_is__n_0_0]\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_37_n_0
    );
dly_actual_dowrite_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F88FFFFFFFF"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I1 => is_wlo_ff,
      I2 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I3 => is_whi_ff,
      I4 => dly_actual_dowrite_i_45_n_0,
      I5 => dly_actual_dowrite_i_100_n_0,
      O => dly_actual_dowrite_i_38_n_0
    );
dly_actual_dowrite_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_16_n_0\,
      I2 => dly_actual_dowrite_i_95_n_0,
      I3 => dly_actual_dowrite_i_96_n_0,
      I4 => rcksum_good,
      I5 => dly_actual_dowrite_i_101_n_0,
      O => dly_actual_dowrite_i_39_n_0
    );
dly_actual_dowrite_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => dly_actual_dowrite_i_18_n_0,
      I1 => \s_reg[state]\(4),
      I2 => dly_actual_dowrite_i_19_n_0,
      I3 => \FSM_sequential_s[state][4]_i_14_n_0\,
      I4 => dly_actual_dowrite_i_20_n_0,
      I5 => dly_actual_dowrite_i_21_n_0,
      O => dly_actual_dowrite_i_4_n_0
    );
dly_actual_dowrite_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEAEFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => is_whi_00,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_102_n_0,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_40_n_0
    );
dly_actual_dowrite_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_42_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I4 => \dyn_in_stat[any_arp]_i_8_n_0\,
      I5 => \s[accum_cksum]_i_4_n_0\,
      O => dly_actual_dowrite_i_41_n_0
    );
dly_actual_dowrite_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010D313D313D010D"
    )
        port map (
      I0 => dly_actual_dowrite_i_103_n_0,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_104_n_0,
      I4 => \tcp_recv[window_len][15]_i_2_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_42_n_0
    );
dly_actual_dowrite_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C0000CCCC0000C"
    )
        port map (
      I0 => \s_reg[ipv4_remain_is__n_0_0]\,
      I1 => dly_wicmpcksum_i_2_n_0,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_43_n_0
    );
dly_actual_dowrite_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0200"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_22_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[is_udp_n_0_]\,
      I3 => dly_actual_dowrite_i_105_n_0,
      I4 => dly_actual_dowrite_i_106_n_0,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_44_n_0
    );
dly_actual_dowrite_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_45_n_0
    );
dly_actual_dowrite_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDFDDDFDFDDD"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_46_n_0
    );
dly_actual_dowrite_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDFFFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_94_n_0,
      I1 => dly_actual_dowrite_i_93_n_0,
      I2 => dly_actual_dowrite_i_107_n_0,
      I3 => dly_actual_dowrite_i_108_n_0,
      I4 => rcksum_good,
      I5 => dly_actual_dowrite_i_45_n_0,
      O => dly_actual_dowrite_i_47_n_0
    );
dly_actual_dowrite_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33BB33BBF3"
    )
        port map (
      I0 => is_w_0800,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => rcksum_good,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => dly_actual_dowrite_i_96_n_0,
      I5 => dly_actual_dowrite_i_95_n_0,
      O => dly_actual_dowrite_i_48_n_0
    );
dly_actual_dowrite_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \info_counts[start_packet]_i_2_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I4 => \dyn_in_stat[any_arp]_i_8_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_49_n_0
    );
dly_actual_dowrite_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FD"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => dly_actual_dowrite_i_22_n_0,
      I3 => dly_actual_dowrite_i_23_n_0,
      I4 => dly_actual_dowrite_i_24_n_0,
      I5 => dly_actual_dowrite_i_25_n_0,
      O => dly_actual_dowrite_i_5_n_0
    );
dly_actual_dowrite_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_50_n_0
    );
dly_actual_dowrite_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => dly_actual_dowrite_i_51_n_0
    );
dly_actual_dowrite_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010FF10FF"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_50_n_0\,
      I1 => \info_counts[mac_for_us]_i_2_n_0\,
      I2 => dly_actual_dowrite_i_109_n_0,
      I3 => dly_actual_dowrite_i_110_n_0,
      I4 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      I5 => \s[accum_cksum]_i_4_n_0\,
      O => dly_actual_dowrite_i_52_n_0
    );
dly_actual_dowrite_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA000000000000"
    )
        port map (
      I0 => dly_actual_dowrite_i_111_n_0,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => dly_actual_dowrite_i_112_n_0,
      I4 => dly_actual_dowrite_i_113_n_0,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_actual_dowrite_i_53_n_0
    );
dly_actual_dowrite_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_54_n_0
    );
dly_actual_dowrite_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => rcksum_good,
      I1 => dly_actual_dowrite_i_96_n_0,
      I2 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_16_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_55_n_0
    );
dly_actual_dowrite_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000503000005F3"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_8_n_0\,
      I1 => is_w_0000,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_9_n_0\,
      O => dly_actual_dowrite_i_56_n_0
    );
dly_actual_dowrite_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => rcksum_good,
      I1 => dly_actual_dowrite_i_108_n_0,
      I2 => dly_actual_dowrite_i_107_n_0,
      I3 => dly_actual_dowrite_i_114_n_0,
      I4 => dly_actual_dowrite_i_115_n_0,
      I5 => dly_actual_dowrite_i_94_n_0,
      O => dly_actual_dowrite_i_57_n_0
    );
dly_actual_dowrite_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5044C355"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \s_reg[ipv4_remain_is__n_0_0]\,
      I2 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_58_n_0
    );
dly_actual_dowrite_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555575557FF"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_53_n_0\,
      I1 => is_tcp_seq_lo,
      I2 => \s_reg[fill_ram_tcp_template]__0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_21_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_59_n_0
    );
dly_actual_dowrite_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FFE2"
    )
        port map (
      I0 => dly_actual_dowrite_i_26_n_0,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => dly_actual_dowrite_i_27_n_0,
      I3 => dly_actual_dowrite_i_28_n_0,
      I4 => dly_actual_dowrite_i_29_n_0,
      I5 => dly_actual_dowrite_i_30_n_0,
      O => dly_actual_dowrite_i_6_n_0
    );
dly_actual_dowrite_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_60_n_0
    );
dly_actual_dowrite_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \s_reg[ipv4_remain_is__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_61_n_0
    );
dly_actual_dowrite_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBEFFBE"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I2 => \s_reg[ipv4_remain_is__n_0_0]\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => dly_actual_dowrite_i_62_n_0
    );
dly_actual_dowrite_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404444444044"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => dly_actual_dowrite_i_116_n_0,
      I3 => dly_actual_dowrite_i_117_n_0,
      I4 => \s[is_tcp_syn]_i_3_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_21_n_0\,
      O => dly_actual_dowrite_i_63_n_0
    );
dly_actual_dowrite_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500041014"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_118_n_0,
      I4 => dly_actual_dowrite_i_119_n_0,
      I5 => dly_actual_dowrite_i_120_n_0,
      O => dly_actual_dowrite_i_64_n_0
    );
dly_actual_dowrite_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0704C0C0"
    )
        port map (
      I0 => is_whi_00,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => is_whi_45,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_65_n_0
    );
dly_actual_dowrite_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_12_n_0\,
      O => dly_actual_dowrite_i_66_n_0
    );
dly_actual_dowrite_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dly_actual_dowrite_i_121_n_0,
      I1 => dly_actual_dowrite_i_54_n_0,
      I2 => dly_actual_dowrite_i_96_n_0,
      I3 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I4 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I5 => \FSM_sequential_s[state][2]_i_21_n_0\,
      O => dly_actual_dowrite_i_67_n_0
    );
dly_actual_dowrite_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_16_n_0\,
      I2 => dly_actual_dowrite_i_95_n_0,
      I3 => dly_actual_dowrite_i_96_n_0,
      I4 => rcksum_good,
      I5 => dly_actual_dowrite_i_122_n_0,
      O => dly_actual_dowrite_i_68_n_0
    );
dly_actual_dowrite_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA88888888"
    )
        port map (
      I0 => dly_actual_dowrite_i_123_n_0,
      I1 => dly_actual_dowrite_i_124_n_0,
      I2 => dly_actual_dowrite_i_95_n_0,
      I3 => dly_actual_dowrite_i_96_n_0,
      I4 => rcksum_good,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_actual_dowrite_i_69_n_0
    );
dly_actual_dowrite_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_7_n_0
    );
dly_actual_dowrite_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      I1 => \s_reg[is_bootp]__0\,
      I2 => \s_reg[is_ntp_n_0_]\,
      O => dly_actual_dowrite_i_70_n_0
    );
dly_actual_dowrite_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \s_reg[is_udp_n_0_]\,
      O => dly_actual_dowrite_i_71_n_0
    );
dly_actual_dowrite_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => dly_actual_dowrite_i_125_n_0,
      I1 => \s_reg[state]\(4),
      I2 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I3 => dly_actual_dowrite_i_126_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][4]_i_13_n_0\,
      O => dly_actual_dowrite_i_72_n_0
    );
dly_actual_dowrite_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F00FFFFFFFF"
    )
        port map (
      I0 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => dly_actual_dowrite_i_110_n_0,
      O => dly_actual_dowrite_i_73_n_0
    );
dly_actual_dowrite_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBABFBABFB"
    )
        port map (
      I0 => \info_counts[mac_for_us]_i_2_n_0\,
      I1 => dly_actual_dowrite_i_127_n_0,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_128_n_0,
      I4 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => dly_actual_dowrite_i_74_n_0
    );
dly_actual_dowrite_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333080CCCCCC"
    )
        port map (
      I0 => is_w_0000,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_75_n_0
    );
dly_actual_dowrite_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444404444444"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \s_reg[ipv4_remain_is__n_0_0]\,
      O => dly_actual_dowrite_i_76_n_0
    );
dly_actual_dowrite_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFBFF"
    )
        port map (
      I0 => dly_actual_dowrite_i_129_n_0,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][2]_i_33_n_0\,
      I3 => \FSM_sequential_s[state][2]_i_34_n_0\,
      I4 => dly_actual_dowrite_i_130_n_0,
      I5 => dly_actual_dowrite_i_131_n_0,
      O => dly_actual_dowrite_i_77_n_0
    );
dly_actual_dowrite_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0A020A0"
    )
        port map (
      I0 => dly_actual_dowrite_i_132_n_0,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      I5 => \info_counts[arp_our_ip]_i_2_n_0\,
      O => dly_actual_dowrite_i_78_n_0
    );
dly_actual_dowrite_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFEEEEEFFF"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_102_n_0,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_12_n_0\,
      O => dly_actual_dowrite_i_79_n_0
    );
dly_actual_dowrite_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D005D0000005D00"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => dly_actual_dowrite_i_31_n_0,
      I2 => dly_actual_dowrite_i_32_n_0,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => dly_actual_dowrite_i_33_n_0,
      I5 => dly_actual_dowrite_i_34_n_0,
      O => dly_actual_dowrite_i_8_n_0
    );
dly_actual_dowrite_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005454000000FF"
    )
        port map (
      I0 => dly_actual_dowrite_i_133_n_0,
      I1 => dly_actual_dowrite_i_134_n_0,
      I2 => dly_actual_dowrite_i_135_n_0,
      I3 => dly_actual_dowrite_i_136_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => dly_actual_dowrite_i_80_n_0
    );
dly_actual_dowrite_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC9CFC9FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I4 => \s_reg[ipv4_remain_is__n_0_0]\,
      I5 => dly_actual_dowrite_i_137_n_0,
      O => dly_actual_dowrite_i_81_n_0
    );
dly_actual_dowrite_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400040455555555"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_14_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => dly_actual_dowrite_i_138_n_0,
      O => dly_actual_dowrite_i_82_n_0
    );
dly_actual_dowrite_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0F5555CCCC"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => dly_actual_dowrite_i_139_n_0,
      I2 => dly_actual_dowrite_i_140_n_0,
      I3 => dly_actual_dowrite_i_141_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => dly_actual_dowrite_i_83_n_0
    );
dly_actual_dowrite_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010F010"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_8_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => dly_actual_dowrite_i_142_n_0,
      I5 => \s[is_tcp_syn]_i_3_n_0\,
      O => dly_actual_dowrite_i_84_n_0
    );
dly_actual_dowrite_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFBFFFB"
    )
        port map (
      I0 => dly_actual_dowrite_i_50_n_0,
      I1 => \s_reg[state]\(4),
      I2 => dly_actual_dowrite_i_143_n_0,
      I3 => dly_actual_dowrite_i_144_n_0,
      I4 => \FSM_sequential_s[state][5]_i_9_n_0\,
      I5 => dly_actual_dowrite_i_145_n_0,
      O => dly_actual_dowrite_i_85_n_0
    );
dly_actual_dowrite_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010101010"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_17_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => dly_actual_dowrite_i_128_n_0,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => dly_actual_dowrite_i_86_n_0
    );
dly_actual_dowrite_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => \FSM_sequential_s[state][4]_i_14_n_0\,
      I1 => is_w_0800,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s[state][4]_i_15_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => dly_actual_dowrite_i_125_n_0,
      O => dly_actual_dowrite_i_87_n_0
    );
dly_actual_dowrite_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05150111"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => is_whi_45,
      I4 => \FSM_sequential_s[state][5]_i_12_n_0\,
      O => dly_actual_dowrite_i_88_n_0
    );
dly_actual_dowrite_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F7F7F75"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => is_whi_00,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => is_w_0000,
      I4 => is_w_4000,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => dly_actual_dowrite_i_89_n_0
    );
dly_actual_dowrite_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14141410FFFFFFFF"
    )
        port map (
      I0 => \info_counts[mac_for_us]_i_2_n_0\,
      I1 => \s[accum_cksum]_i_4_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => dly_actual_dowrite_i_35_n_0,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => dly_actual_dowrite_i_9_n_0
    );
dly_actual_dowrite_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000288880002"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => is_w_4000,
      I3 => is_w_0000,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => is_whi_00,
      O => dly_actual_dowrite_i_90_n_0
    );
dly_actual_dowrite_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555333F0000"
    )
        port map (
      I0 => dly_actual_dowrite_i_146_n_0,
      I1 => dly_actual_dowrite_i_147_n_0,
      I2 => \s[dhcp_option_remain][7]_i_6_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => dly_actual_dowrite_i_91_n_0
    );
dly_actual_dowrite_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dly_actual_dowrite_i_148_n_0,
      I1 => dly_actual_dowrite_i_149_n_0,
      I2 => dly_actual_dowrite_i_150_n_0,
      I3 => dly_actual_dowrite_i_151_n_0,
      O => dly_actual_dowrite_i_92_n_0
    );
dly_actual_dowrite_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dly_actual_dowrite_i_152_n_0,
      I1 => dly_actual_dowrite_i_153_n_0,
      I2 => dly_actual_dowrite_i_154_n_0,
      I3 => dly_actual_dowrite_i_155_n_0,
      O => dly_actual_dowrite_i_93_n_0
    );
dly_actual_dowrite_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => dly_actual_dowrite_i_94_n_0
    );
dly_actual_dowrite_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_10_n_0\,
      I1 => dly_actual_dowrite_i_156_n_0,
      I2 => \dyn_in_stat[any_arp]_i_9_n_0\,
      I3 => dly_actual_dowrite_i_157_n_0,
      O => dly_actual_dowrite_i_95_n_0
    );
dly_actual_dowrite_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_12_n_0\,
      I1 => dly_actual_dowrite_i_158_n_0,
      I2 => \dyn_in_stat[any_arp]_i_11_n_0\,
      I3 => dly_actual_dowrite_i_159_n_0,
      O => dly_actual_dowrite_i_96_n_0
    );
dly_actual_dowrite_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => is_w_0800,
      O => dly_actual_dowrite_i_97_n_0
    );
dly_actual_dowrite_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088888888"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => dly_actual_dowrite_i_160_n_0,
      I3 => \FSM_sequential_s[state][0]_i_25_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_26_n_0\,
      I5 => \s[accum_cksum]_i_4_n_0\,
      O => dly_actual_dowrite_i_98_n_0
    );
dly_actual_dowrite_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \s_reg[ipv4_remain_is__n_0_0]\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => dly_actual_dowrite_i_99_n_0
    );
dly_actual_dowrite_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => dly_actual_dowrite0,
      Q => dly_actual_dowrite,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\dly_actual_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(0),
      Q => \dly_actual_wdata_reg[15]_0\(0),
      R => '0'
    );
\dly_actual_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(10),
      Q => \dly_actual_wdata_reg[15]_0\(10),
      R => '0'
    );
\dly_actual_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(11),
      Q => \dly_actual_wdata_reg[15]_0\(11),
      R => '0'
    );
\dly_actual_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(12),
      Q => \dly_actual_wdata_reg[15]_0\(12),
      R => '0'
    );
\dly_actual_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(13),
      Q => \dly_actual_wdata_reg[15]_0\(13),
      R => '0'
    );
\dly_actual_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(14),
      Q => \dly_actual_wdata_reg[15]_0\(14),
      R => '0'
    );
\dly_actual_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(15),
      Q => \dly_actual_wdata_reg[15]_0\(15),
      R => '0'
    );
\dly_actual_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(1),
      Q => \dly_actual_wdata_reg[15]_0\(1),
      R => '0'
    );
\dly_actual_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(2),
      Q => \dly_actual_wdata_reg[15]_0\(2),
      R => '0'
    );
\dly_actual_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(3),
      Q => \dly_actual_wdata_reg[15]_0\(3),
      R => '0'
    );
\dly_actual_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(4),
      Q => \dly_actual_wdata_reg[15]_0\(4),
      R => '0'
    );
\dly_actual_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(5),
      Q => \dly_actual_wdata_reg[15]_0\(5),
      R => '0'
    );
\dly_actual_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(6),
      Q => \dly_actual_wdata_reg[15]_0\(6),
      R => '0'
    );
\dly_actual_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(7),
      Q => \dly_actual_wdata_reg[15]_0\(7),
      R => '0'
    );
\dly_actual_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(8),
      Q => \dly_actual_wdata_reg[15]_0\(8),
      R => '0'
    );
\dly_actual_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_wdata(9),
      Q => \dly_actual_wdata_reg[15]_0\(9),
      R => '0'
    );
\dly_actual_woff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dly_wicmpcksum,
      I1 => dly_wudpcksum,
      O => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => actual_woff(2),
      I1 => dly_wicmpcksum,
      O => \dly_actual_woff[2]_i_1_n_0\
    );
\dly_actual_woff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => actual_woff(3),
      I1 => dly_wicmpcksum,
      O => \dly_actual_woff[3]_i_1_n_0\
    );
\dly_actual_woff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(10),
      Q => \dly_actual_woff_reg[10]_0\(9),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(1),
      Q => \dly_actual_woff_reg[10]_0\(0),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \dly_actual_woff[2]_i_1_n_0\,
      Q => \dly_actual_woff_reg[10]_0\(1),
      R => dly_wudpcksum
    );
\dly_actual_woff_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \dly_actual_woff[3]_i_1_n_0\,
      Q => \dly_actual_woff_reg[10]_0\(2),
      S => dly_wudpcksum
    );
\dly_actual_woff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(4),
      Q => \dly_actual_woff_reg[10]_0\(3),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(5),
      Q => \dly_actual_woff_reg[10]_0\(4),
      S => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(6),
      Q => \dly_actual_woff_reg[10]_0\(5),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(7),
      Q => \dly_actual_woff_reg[10]_0\(6),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(8),
      Q => \dly_actual_woff_reg[10]_0\(7),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
\dly_actual_woff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => actual_woff(9),
      Q => \dly_actual_woff_reg[10]_0\(8),
      R => \dly_actual_woff[10]_i_1_n_0\
    );
dly_s_accum_cksum_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[accum_cksum]__0\,
      Q => dly_s_accum_cksum,
      R => '0'
    );
\dly_s_psdcksum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][0]\,
      Q => dly_s_psdcksum(0),
      R => '0'
    );
\dly_s_psdcksum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][10]\,
      Q => dly_s_psdcksum(10),
      R => '0'
    );
\dly_s_psdcksum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][11]\,
      Q => dly_s_psdcksum(11),
      R => '0'
    );
\dly_s_psdcksum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][12]\,
      Q => dly_s_psdcksum(12),
      R => '0'
    );
\dly_s_psdcksum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][13]\,
      Q => dly_s_psdcksum(13),
      R => '0'
    );
\dly_s_psdcksum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][14]\,
      Q => dly_s_psdcksum(14),
      R => '0'
    );
\dly_s_psdcksum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][15]\,
      Q => dly_s_psdcksum(15),
      R => '0'
    );
\dly_s_psdcksum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => R,
      Q => dly_s_psdcksum(16),
      R => '0'
    );
\dly_s_psdcksum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][1]\,
      Q => dly_s_psdcksum(1),
      R => '0'
    );
\dly_s_psdcksum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][2]\,
      Q => dly_s_psdcksum(2),
      R => '0'
    );
\dly_s_psdcksum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][3]\,
      Q => dly_s_psdcksum(3),
      R => '0'
    );
\dly_s_psdcksum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][4]\,
      Q => dly_s_psdcksum(4),
      R => '0'
    );
\dly_s_psdcksum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][5]\,
      Q => dly_s_psdcksum(5),
      R => '0'
    );
\dly_s_psdcksum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][6]\,
      Q => dly_s_psdcksum(6),
      R => '0'
    );
\dly_s_psdcksum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][7]\,
      Q => dly_s_psdcksum(7),
      R => '0'
    );
\dly_s_psdcksum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][8]\,
      Q => dly_s_psdcksum(8),
      R => '0'
    );
\dly_s_psdcksum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[psdcksum_n_0_][9]\,
      Q => dly_s_psdcksum(9),
      R => '0'
    );
dly_s_pseudo_cksum_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[pseudo_cksum]__0\,
      Q => dly_s_pseudo_cksum,
      R => '0'
    );
dly_wicmpcksum_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(6),
      I2 => dly_wicmpcksum_i_2_n_0,
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(1),
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => dly_wicmpcksum_i_1_n_0
    );
dly_wicmpcksum_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_wicmpcksum_i_2_n_0
    );
dly_wicmpcksum_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => dly_wicmpcksum_i_1_n_0,
      Q => dly_wicmpcksum,
      R => '0'
    );
dly_wudpcksum_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => dly_wudpcksum_i_2_n_0,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(1),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s_reg[state]\(3),
      I5 => \s_reg[state]\(4),
      O => \a[wudpcksum]\
    );
dly_wudpcksum_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => dly_wudpcksum_i_2_n_0
    );
dly_wudpcksum_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[wudpcksum]\,
      Q => dly_wudpcksum,
      R => '0'
    );
\downcount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dyn_in_stat_reg[any_arp]_0\,
      I1 => \downcount_reg[0]_0\(0),
      O => \downcount_reg[0]\
    );
\dp_ram_arp_icmp_porto[wr]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dly_actual_dowrite,
      O => \dp_ram_arp_icmp_porto[wr]_i_1_n_0\
    );
\dp_ram_arp_icmp_porto_reg[wr]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[fill_ram_arp_icmp]__0\,
      Q => WEA(0),
      R => \dp_ram_arp_icmp_porto[wr]_i_1_n_0\
    );
\dp_ram_tcp_template_porto_reg[wr]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[fill_ram_tcp_template]__0\,
      Q => \dp_ram_tcp_template_porto_reg[wr]_0\(0),
      R => \dp_ram_arp_icmp_porto[wr]_i_1_n_0\
    );
\dp_ram_udp_regacc_porto_reg[wr]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[fill_ram_udp_regacc]__0\,
      Q => \dp_ram_udp_regacc_porto_reg[wr]_0\(0),
      R => \dp_ram_arp_icmp_porto[wr]_i_1_n_0\
    );
\dyn_in_stat[any_arp]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => got_word_prev,
      O => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\dyn_in_stat[any_arp]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => crc32(4),
      I1 => crc32(26),
      I2 => crc32(31),
      I3 => crc32(27),
      O => \dyn_in_stat[any_arp]_i_10_n_0\
    );
\dyn_in_stat[any_arp]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(0),
      I1 => crc32(18),
      I2 => crc32(28),
      I3 => crc32(16),
      O => \dyn_in_stat[any_arp]_i_11_n_0\
    );
\dyn_in_stat[any_arp]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(6),
      I1 => crc32(12),
      I2 => crc32(20),
      I3 => crc32(13),
      O => \dyn_in_stat[any_arp]_i_12_n_0\
    );
\dyn_in_stat[any_arp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I1 => \s_reg[is_rarp_resp]__0\,
      I2 => \dyn_in_stat[any_arp]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_6_n_0\,
      O => \a[any_arp]\
    );
\dyn_in_stat[any_arp]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dyn_in_stat[any_arp]_i_5_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_8_n_0\,
      O => \dyn_in_stat[any_arp]_i_3_n_0\
    );
\dyn_in_stat[any_arp]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \dyn_in_stat[any_arp]_i_4_n_0\
    );
\dyn_in_stat[any_arp]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => crc32(23),
      I1 => crc32(30),
      I2 => crc32(25),
      I3 => crc32(3),
      I4 => \dyn_in_stat[any_arp]_i_9_n_0\,
      O => \dyn_in_stat[any_arp]_i_5_n_0\
    );
\dyn_in_stat[any_arp]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => crc32(2),
      I1 => crc32(22),
      I2 => crc32(15),
      I3 => crc32(10),
      I4 => \dyn_in_stat[any_arp]_i_10_n_0\,
      O => \dyn_in_stat[any_arp]_i_6_n_0\
    );
\dyn_in_stat[any_arp]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => crc32(9),
      I1 => crc32(19),
      I2 => crc32(11),
      I3 => crc32(5),
      I4 => \dyn_in_stat[any_arp]_i_11_n_0\,
      O => \dyn_in_stat[any_arp]_i_7_n_0\
    );
\dyn_in_stat[any_arp]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => crc32(17),
      I1 => crc32(29),
      I2 => crc32(24),
      I3 => crc32(1),
      I4 => \dyn_in_stat[any_arp]_i_12_n_0\,
      O => \dyn_in_stat[any_arp]_i_8_n_0\
    );
\dyn_in_stat[any_arp]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => crc32(8),
      I1 => crc32(14),
      I2 => crc32(21),
      I3 => crc32(7),
      O => \dyn_in_stat[any_arp]_i_9_n_0\
    );
\dyn_in_stat[good_dhcp_ack]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \s_reg[is_our_ip]__0\,
      I2 => \s_reg[is_dhcp_ack]__0\,
      I3 => \dyn_in_stat[good_dhcp_offer]_i_3_n_0\,
      O => \a[good_dhcp_ack]\
    );
\dyn_in_stat[good_dhcp_offer]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \s_reg[is_dhcp_offer]__0\,
      I2 => \dyn_in_stat[good_dhcp_offer]_i_3_n_0\,
      O => \a[good_dhcp_offer]\
    );
\dyn_in_stat[good_dhcp_offer]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => rcksum_good,
      I1 => \dyn_in_stat[any_arp]_i_8_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_7_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_6_n_0\,
      I4 => \dyn_in_stat[any_arp]_i_5_n_0\,
      O => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\
    );
\dyn_in_stat[good_dhcp_offer]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \dyn_in_stat[good_dhcp_offer]_i_4_n_0\,
      I5 => \dyn_in_stat[any_arp]_i_4_n_0\,
      O => \dyn_in_stat[good_dhcp_offer]_i_3_n_0\
    );
\dyn_in_stat[good_dhcp_offer]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \dyn_in_stat[good_dhcp_offer]_i_4_n_0\
    );
\dyn_in_stat[good_rarp]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => got_word_prev,
      I1 => \s_reg[is_our_mac]__0\,
      O => \dyn_in_stat[good_rarp]_i_1_n_0\
    );
\dyn_in_stat[good_rarp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \dyn_in_stat[good_rarp]_i_3_n_0\,
      I1 => \s_reg[is_rarp_resp]__0\,
      I2 => \dyn_in_stat[any_arp]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_6_n_0\,
      O => \a[good_rarp]\
    );
\dyn_in_stat[good_rarp]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => \dyn_in_stat[any_arp]_i_3_n_0\,
      O => \dyn_in_stat[good_rarp]_i_3_n_0\
    );
\dyn_in_stat_reg[any_arp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[any_arp]\,
      Q => \^dyn_ctrl_in_stat[any_arp]\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\dyn_in_stat_reg[good_dhcp_ack]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[good_dhcp_ack]\,
      Q => \^dyn_ctrl_in_stat[good_dhcp_ack]\,
      R => \dyn_in_stat[good_rarp]_i_1_n_0\
    );
\dyn_in_stat_reg[good_dhcp_offer]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[good_dhcp_offer]\,
      Q => \^dyn_ctrl_in_stat[good_dhcp_offer]\,
      R => \dyn_in_stat[good_rarp]_i_1_n_0\
    );
\dyn_in_stat_reg[good_rarp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[good_rarp]\,
      Q => \dyn_ctrl_in_stat[good_rarp]\,
      R => \dyn_in_stat[good_rarp]_i_1_n_0\
    );
got_word_prev1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => in_got_word,
      Q => got_word_prev1,
      R => '0'
    );
got_word_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => got_word_prev1,
      Q => got_word_prev,
      R => '0'
    );
\info_counts[abort_repeat]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^tcp_ctrl_recv[got_ack]\,
      I1 => \info_counts_reg[abort_repeat]\,
      I2 => \^s_stat_reg[base_seqno][16]\(0),
      O => \tcp_recv_reg[got_ack]_4\
    );
\info_counts[arp_our_ip]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(6),
      I3 => \info_counts[arp_our_ip]_i_2_n_0\,
      I4 => \s_reg[state]\(0),
      I5 => \s[pseudo_cksum]_i_2_n_0\,
      O => \cnts[arp_our_ip]\
    );
\info_counts[arp_our_ip]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \info_counts[arp_our_ip]_i_2_n_0\
    );
\info_counts[bad_cksum]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040550055"
    )
        port map (
      I0 => rcksum_good,
      I1 => \info_counts[bad_cksum]_i_2_n_0\,
      I2 => \s_reg[state]\(6),
      I3 => \s_reg[state]\(0),
      I4 => \info_counts[mac_for_us]_i_2_n_0\,
      I5 => \info_counts[bad_cksum]_i_3_n_0\,
      O => \info_counts[bad_cksum]_i_1_n_0\
    );
\info_counts[bad_cksum]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00900"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(3),
      O => \info_counts[bad_cksum]_i_2_n_0\
    );
\info_counts[bad_cksum]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFD6F"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(6),
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[state]\(3),
      I5 => \s_reg[state]\(1),
      O => \info_counts[bad_cksum]_i_3_n_0\
    );
\info_counts[bad_crc]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808C808080808"
    )
        port map (
      I0 => \info_counts[bad_crc]_i_2_n_0\,
      I1 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \info_counts[bad_crc]_i_3_n_0\,
      I4 => \info_counts[bad_crc]_i_4_n_0\,
      I5 => \info_counts[bad_crc]_i_5_n_0\,
      O => \cnts[bad_crc]\
    );
\info_counts[bad_crc]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008001080010000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(3),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(6),
      I5 => \s_reg[state]\(4),
      O => \info_counts[bad_crc]_i_2_n_0\
    );
\info_counts[bad_crc]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \info_counts[bad_crc]_i_3_n_0\
    );
\info_counts[bad_crc]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(6),
      I2 => \s_reg[state]\(2),
      O => \info_counts[bad_crc]_i_4_n_0\
    );
\info_counts[bad_crc]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(3),
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \info_counts[bad_crc]_i_5_n_0\
    );
\info_counts[good_arp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \dyn_in_stat[good_rarp]_i_3_n_0\,
      I1 => \s_reg[is_rarp_resp]__0\,
      I2 => \dyn_in_stat[any_arp]_i_4_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s[state][5]_i_6_n_0\,
      O => \a[good_arp]\
    );
\info_counts[good_bootp]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \s_reg[is_bootp]__0\,
      I2 => \dyn_in_stat[good_dhcp_offer]_i_3_n_0\,
      O => \a[good_bootp]\
    );
\info_counts[good_icmp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \info_counts[good_icmp]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \info_counts[arp_our_ip]_i_2_n_0\,
      O => \a[good_icmp]\
    );
\info_counts[good_icmp]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      O => \info_counts[good_icmp]_i_2_n_0\
    );
\info_counts[good_ntp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => rcksum_good,
      I1 => \s_reg[cksum_0]__0\,
      I2 => \dyn_in_stat[any_arp]_i_3_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \info_counts[start_packet]_i_2_n_0\,
      I5 => \info_counts[good_ntp]_i_2_n_0\,
      O => \a[good_ntp]\
    );
\info_counts[good_ntp]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \info_counts[good_ntp]_i_2_n_0\
    );
\info_counts[good_tcp]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \info_counts[good_tcp]_i_2_n_0\,
      I1 => rcksum_good,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \dyn_in_stat[any_arp]_i_3_n_0\,
      O => \a[good_tcp_packet]\
    );
\info_counts[good_tcp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \s_reg[state]\(3),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(6),
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \info_counts[good_tcp]_i_2_n_0\
    );
\info_counts[good_udp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \dyn_in_stat[good_dhcp_offer]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \info_counts[good_udp]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \info_counts[good_udp]_i_3_n_0\,
      O => \a[good_udp_regacc]\
    );
\info_counts[good_udp]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \info_counts[good_udp]_i_2_n_0\
    );
\info_counts[good_udp]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \info_counts[good_udp]_i_3_n_0\
    );
\info_counts[incomplete]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => new_packet_prev,
      I1 => \info_counts[incomplete]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \info_counts[incomplete]_i_3_n_0\,
      O => \info_counts[incomplete]_i_1_n_0\
    );
\info_counts[incomplete]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \info_counts[start_packet]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \info_counts[incomplete]_i_2_n_0\
    );
\info_counts[incomplete]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      O => \info_counts[incomplete]_i_3_n_0\
    );
\info_counts[ip_a_for_us]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \s_reg[prev_our_a_ip01]__0\,
      I1 => is_our_a_ip23,
      I2 => \s[pseudo_cksum]_i_3_n_0\,
      O => \cnts[ip_a_for_us]\
    );
\info_counts[ip_b_for_us]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \s_reg[prev_our_b_ip01]__0\,
      I1 => is_our_b_ip23,
      I2 => \info_counts_reg[ip_b_for_us]_1\,
      I3 => \s[pseudo_cksum]_i_3_n_0\,
      O => \cnts[ip_b_for_us]\
    );
\info_counts[ip_hdr_ok]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(6),
      I4 => \s_reg[state]\(5),
      I5 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      O => \cnts[ip_hdr_ok]\
    );
\info_counts[mac_for_us]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \info_counts[mac_for_us]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I2 => \s_reg[is_our_mac]__0\,
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \cnts[mac_for_us]\
    );
\info_counts[mac_for_us]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \info_counts[mac_for_us]_i_2_n_0\
    );
\info_counts[same_ack]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tcp_ctrl_recv[got_ack]\,
      I1 => \^s_stat_reg[base_seqno][16]\(0),
      O => \tcp_recv_reg[got_ack]_2\
    );
\info_counts[spurious]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(6),
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \s[dhcp_option_remain][7]_i_6_n_0\,
      I5 => \info_counts[spurious]_i_3_n_0\,
      O => \info_counts[spurious]1_out\
    );
\info_counts[spurious]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(3),
      I3 => dly_wicmpcksum_i_2_n_0,
      I4 => \info_counts[spurious]_i_4_n_0\,
      I5 => new_packet_prev,
      O => \info_counts[spurious]0_out\
    );
\info_counts[spurious]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => new_packet_prev,
      I1 => \info_counts[spurious]_i_4_n_0\,
      I2 => dly_wicmpcksum_i_2_n_0,
      I3 => \s_reg[state]\(3),
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \info_counts[spurious]_i_3_n_0\
    );
\info_counts[spurious]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \info_counts[spurious]_i_4_n_0\
    );
\info_counts[start_arp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000000"
    )
        port map (
      I0 => \info_counts[mac_for_us]_i_2_n_0\,
      I1 => \s_reg[state]\(6),
      I2 => \s_reg[state]\(0),
      I3 => is_w_8035,
      I4 => is_w_0806,
      I5 => \info_counts[start_arp]_i_2_n_0\,
      O => \cnts[start_arp]\
    );
\info_counts[start_arp]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(1),
      O => \info_counts[start_arp]_i_2_n_0\
    );
\info_counts[start_bootp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(2),
      I3 => \s[accum_cksum]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => \info_counts[start_bootp]_i_2_n_0\,
      O => \cnts[start_bootp]\
    );
\info_counts[start_bootp]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => rcksum_good,
      I1 => \info_counts[start_bootp]_i_3_n_0\,
      I2 => \info_counts[start_bootp]_i_4_n_0\,
      I3 => \info_counts[start_bootp]_i_5_n_0\,
      I4 => \info_counts[start_bootp]_i_6_n_0\,
      O => \info_counts[start_bootp]_i_2_n_0\
    );
\info_counts[start_bootp]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^w_reg[15]_0\(4),
      I1 => w(0),
      I2 => \^w_reg[15]_0\(3),
      I3 => \^w_reg[15]_0\(0),
      O => \info_counts[start_bootp]_i_3_n_0\
    );
\info_counts[start_bootp]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \^w_reg[15]_0\(1),
      I2 => w(2),
      I3 => w(1),
      O => \info_counts[start_bootp]_i_4_n_0\
    );
\info_counts[start_bootp]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^w_reg[15]_0\(6),
      I1 => \^w_reg[15]_0\(5),
      I2 => \^w_reg[15]_0\(8),
      I3 => \^w_reg[15]_0\(7),
      O => \info_counts[start_bootp]_i_5_n_0\
    );
\info_counts[start_bootp]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^w_reg[15]_0\(10),
      I1 => \^w_reg[15]_0\(9),
      I2 => \^w_reg[15]_0\(12),
      I3 => \^w_reg[15]_0\(11),
      O => \info_counts[start_bootp]_i_6_n_0\
    );
\info_counts[start_icmp]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \s_reg[is_icmp]__0\,
      I2 => \s[pseudo_cksum]_i_3_n_0\,
      O => \cnts[start_icmp]\
    );
\info_counts[start_ipv4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \info_counts[start_arp]_i_2_n_0\,
      I1 => is_w_0800,
      I2 => is_w_0806,
      I3 => is_w_8035,
      I4 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I5 => \info_counts[mac_for_us]_i_2_n_0\,
      O => \cnts[start_ipv4]\
    );
\info_counts[start_ntp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(2),
      I3 => \s[accum_cksum]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => \s[is_ntp]_i_1_n_0\,
      O => \cnts[start_ntp]\
    );
\info_counts[start_packet]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \info_counts[start_packet]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \cnts[start_packet]\
    );
\info_counts[start_packet]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \info_counts[start_packet]_i_2_n_0\
    );
\info_counts[start_tcp]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \s_reg[is_tcp]__0\,
      I2 => \s[pseudo_cksum]_i_3_n_0\,
      O => \cnts[start_tcp]\
    );
\info_counts[start_udp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \s_reg[is_udp_n_0_]\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s[state][4]_i_4_n_0\,
      O => \cnts[start_udp]\
    );
\info_counts[twice_same_ack]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][16]\(0),
      I1 => \^tcp_ctrl_recv[got_ack]\,
      I2 => \tcp_ctrl_stat[same_ack]\(0),
      I3 => \tcp_ctrl_stat[same_ack]\(1),
      O => \tcp_recv_reg[got_ack]_1\
    );
\info_counts[udp_arm]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \info_counts[udp_arm]_i_2_n_0\,
      I1 => \info_counts[udp_arm]_i_3_n_0\,
      O => \cnts[udp_arm]\
    );
\info_counts[udp_arm]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000010101F1"
    )
        port map (
      I0 => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      I1 => \s_reg[reg][0][seq_active_marks_n_0_][0]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      I4 => \s_reg[reg][1][seq_active_marks_n_0_][0]\,
      I5 => \info_counts[udp_arm]_i_4_n_0\,
      O => \info_counts[udp_arm]_i_2_n_0\
    );
\info_counts[udp_arm]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \info_counts[udp_arm]_i_3_n_0\
    );
\info_counts[udp_arm]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_idp]\,
      I1 => is_udp_ra_reset_arm,
      I2 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \info_counts[udp_arm]_i_4_n_0\
    );
\info_counts[udp_badactivearm]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I1 => \info_counts[udp_arm]_i_3_n_0\,
      O => \cnts[udp_badactivearm]\
    );
\info_counts[udp_badactivearm]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE0E"
    )
        port map (
      I0 => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      I1 => \s_reg[reg][0][seq_active_marks_n_0_][0]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      I4 => \s_reg[reg][1][seq_active_marks_n_0_][0]\,
      I5 => \info_counts[udp_arm]_i_4_n_0\,
      O => \info_counts[udp_badactivearm]_i_2_n_0\
    );
\info_counts[udp_baddisconnect]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400440044"
    )
        port map (
      I0 => \info_counts[udp_baddisconnect]_i_2_n_0\,
      I1 => \info_counts[udp_arm]_i_3_n_0\,
      I2 => is_udp_ra_reset_arm,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => is_udp_ra_reset,
      I5 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \cnts[udp_baddisconnect]\
    );
\info_counts[udp_baddisconnect]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFFFFFFFFF"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => p_20_in(0),
      I3 => is_reg_ch_other_ip_port,
      I4 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I5 => is_udp_ra_disconnect,
      O => \info_counts[udp_baddisconnect]_i_2_n_0\
    );
\info_counts[udp_badreset]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => is_udp_ra_reset_arm,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => \info_counts[udp_reset]_i_2_n_0\,
      I5 => \info_counts[udp_arm]_i_3_n_0\,
      O => \info_counts[udp_badreset]_i_1_n_0\
    );
\info_counts[udp_disconnect]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I1 => is_udp_ra_disconnect,
      I2 => \info_counts[udp_disconnect]_i_2_n_0\,
      I3 => \info_counts[udp_disconnect]_i_3_n_0\,
      I4 => is_udp_ra_reset,
      I5 => \info_counts[udp_arm]_i_3_n_0\,
      O => \info_counts[udp_disconnect]_i_1_n_0\
    );
\info_counts[udp_disconnect]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => is_reg_ch_other_ip_port,
      I1 => p_20_in(0),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => p_20_in(1),
      O => \info_counts[udp_disconnect]_i_2_n_0\
    );
\info_counts[udp_disconnect]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_idp]\,
      I1 => is_udp_ra_reset_arm,
      I2 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \info_counts[udp_disconnect]_i_3_n_0\
    );
\info_counts[udp_ra_busy]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \info_counts_reg[udp_ra_seqplus1]_1\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \info_counts_reg[udp_ra_seqplus1]_2\,
      I3 => \cnts[udp_regaccess]\,
      I4 => \info_counts[udp_disconnect]_i_2_n_0\,
      O => \cnts[udp_ra_busy]\
    );
\info_counts[udp_ra_idp_busy]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => is_udp_ra_disconnect,
      I1 => is_udp_ra_reset_arm,
      I2 => is_udp_ra_reset,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => \info_counts[udp_arm]_i_3_n_0\,
      I5 => \info_counts_reg[udp_ra_idp_busy]_1\,
      O => \info_counts[udp_ra_idp_busy]_i_1_n_0\
    );
\info_counts[udp_ra_is_otherip]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => p_20_in(1),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => p_20_in(0),
      I3 => is_reg_ch_other_ip_port,
      I4 => \cnts[udp_regaccess]\,
      O => \cnts[udp_ra_is_otherip]\
    );
\info_counts[udp_ra_repeat]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \info_counts[udp_ra_repeat]_i_2_n_0\,
      I1 => \info_counts[udp_arm]_i_3_n_0\,
      O => \info_counts[udp_ra_repeat]_i_1_n_0\
    );
\info_counts[udp_ra_repeat]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \info_counts[udp_ra_repeat]_i_3_n_0\,
      I1 => \info_counts[udp_ra_repeat]_i_4_n_0\,
      I2 => is_reg_seq_no_plus_1,
      I3 => \info_counts[udp_ra_repeat]_i_5_n_0\,
      O => \info_counts[udp_ra_repeat]_i_2_n_0\
    );
\info_counts[udp_ra_repeat]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => \s_reg[do_access_idp]_i_2_n_0\,
      I1 => \info_counts[udp_disconnect]_i_2_n_0\,
      I2 => \info_counts_reg[udp_ra_seqplus1]_2\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \info_counts_reg[udp_ra_seqplus1]_1\,
      O => \info_counts[udp_ra_repeat]_i_3_n_0\
    );
\info_counts[udp_ra_repeat]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00330133"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset_arm,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => is_udp_ra_disconnect,
      O => \info_counts[udp_ra_repeat]_i_4_n_0\
    );
\info_counts[udp_ra_repeat]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => is_reg_seq_no,
      I1 => \s_reg[reg][0][seq_did_access_n_0_]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_did_access_n_0_]\,
      O => \info_counts[udp_ra_repeat]_i_5_n_0\
    );
\info_counts[udp_ra_seqplus1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00000000000000"
    )
        port map (
      I0 => \info_counts_reg[udp_ra_seqplus1]_1\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \info_counts_reg[udp_ra_seqplus1]_2\,
      I3 => \info_counts[udp_disconnect]_i_2_n_0\,
      I4 => is_reg_seq_no_plus_1,
      I5 => \cnts[udp_regaccess]\,
      O => \cnts[udp_ra_seqplus1]\
    );
\info_counts[udp_reset]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => is_udp_ra_reset_arm,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I4 => \info_counts[udp_reset]_i_2_n_0\,
      I5 => \info_counts[udp_arm]_i_3_n_0\,
      O => \info_counts[udp_reset]_i_1_n_0\
    );
\info_counts[udp_reset]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => is_req_seq_arm_reset_no,
      I1 => \s_reg[reg][0][seq_reset_armed_n_0_]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_reset_armed_n_0_]\,
      O => \info_counts[udp_reset]_i_2_n_0\
    );
\info_counts[words_div_32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_words(4),
      I1 => count_words(2),
      I2 => got_word_prev,
      I3 => count_words(0),
      I4 => count_words(1),
      I5 => count_words(3),
      O => \info_counts[words_div_32]_i_1_n_0\
    );
\info_counts_reg[arp_our_ip]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[arp_our_ip]\,
      Q => \info_counts_reg[arp_our_ip]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[b_ip0123][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(0),
      Q => \info_counts_reg[b_ip0123][31]_0\(0),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(10),
      Q => \info_counts_reg[b_ip0123][31]_0\(10),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(11),
      Q => \info_counts_reg[b_ip0123][31]_0\(11),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(12),
      Q => \info_counts_reg[b_ip0123][31]_0\(12),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(13),
      Q => \info_counts_reg[b_ip0123][31]_0\(13),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(14),
      Q => \info_counts_reg[b_ip0123][31]_0\(14),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(15),
      Q => \info_counts_reg[b_ip0123][31]_0\(15),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(16),
      Q => \info_counts_reg[b_ip0123][31]_0\(16),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(17),
      Q => \info_counts_reg[b_ip0123][31]_0\(17),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(18),
      Q => \info_counts_reg[b_ip0123][31]_0\(18),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(19),
      Q => \info_counts_reg[b_ip0123][31]_0\(19),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(1),
      Q => \info_counts_reg[b_ip0123][31]_0\(1),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(20),
      Q => \info_counts_reg[b_ip0123][31]_0\(20),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(21),
      Q => \info_counts_reg[b_ip0123][31]_0\(21),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(22),
      Q => \info_counts_reg[b_ip0123][31]_0\(22),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(23),
      Q => \info_counts_reg[b_ip0123][31]_0\(23),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(24),
      Q => \info_counts_reg[b_ip0123][31]_0\(24),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(25),
      Q => \info_counts_reg[b_ip0123][31]_0\(25),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(26),
      Q => \info_counts_reg[b_ip0123][31]_0\(26),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(27),
      Q => \info_counts_reg[b_ip0123][31]_0\(27),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(28),
      Q => \info_counts_reg[b_ip0123][31]_0\(28),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(29),
      Q => \info_counts_reg[b_ip0123][31]_0\(29),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(2),
      Q => \info_counts_reg[b_ip0123][31]_0\(2),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(30),
      Q => \info_counts_reg[b_ip0123][31]_0\(30),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(31),
      Q => \info_counts_reg[b_ip0123][31]_0\(31),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(3),
      Q => \info_counts_reg[b_ip0123][31]_0\(3),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(4),
      Q => \info_counts_reg[b_ip0123][31]_0\(4),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(5),
      Q => \info_counts_reg[b_ip0123][31]_0\(5),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(6),
      Q => \info_counts_reg[b_ip0123][31]_0\(6),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(7),
      Q => \info_counts_reg[b_ip0123][31]_0\(7),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(8),
      Q => \info_counts_reg[b_ip0123][31]_0\(8),
      R => got_word_prev
    );
\info_counts_reg[b_ip0123][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[b_ip0123][31]_1\(9),
      Q => \info_counts_reg[b_ip0123][31]_0\(9),
      R => got_word_prev
    );
\info_counts_reg[bad_cksum]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[bad_cksum]_i_1_n_0\,
      Q => \info_counts_reg[bad_cksum]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[bad_crc]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[bad_crc]\,
      Q => \info_counts_reg[bad_crc]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_arp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_arp]\,
      Q => \^info_counts_reg[good_arp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_bootp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_bootp]\,
      Q => \^info_counts_reg[good_bootp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_dhcp_ack]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_dhcp_ack]\,
      Q => \info_counts_reg[good_dhcp_ack]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_dhcp_offer]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_dhcp_offer]\,
      Q => \info_counts_reg[good_dhcp_offer]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_icmp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_icmp]\,
      Q => \^info_counts_reg[good_icmp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_ntp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_ntp]\,
      Q => \^info_counts_reg[good_ntp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_rarp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_rarp]\,
      Q => \^info_counts_reg[good_rarp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_tcp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_tcp_packet]\,
      Q => \^info_counts_reg[good_tcp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[good_udp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[good_udp_regacc]\,
      Q => \^info_counts_reg[good_udp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[incomplete]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[incomplete]_i_1_n_0\,
      Q => \info_counts_reg[incomplete]_0\,
      R => '0'
    );
\info_counts_reg[ip_a_for_us]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[ip_a_for_us]\,
      Q => \info_counts_reg[ip_a_for_us]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[ip_b_for_us]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[ip_b_for_us]\,
      Q => \info_counts_reg[ip_b_for_us]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[ip_hdr_ok]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[ip_hdr_ok]\,
      Q => \info_counts_reg[ip_hdr_ok]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[mac_for_us]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[mac_for_us]\,
      Q => \info_counts_reg[mac_for_us]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[slow_tick]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => slow_counter_tick,
      Q => \info_counts_reg[slow_tick]_0\,
      R => '0'
    );
\info_counts_reg[spurious]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[spurious]0_out\,
      Q => \info_counts_reg[spurious]_0\,
      R => \info_counts[spurious]1_out\
    );
\info_counts_reg[start_arp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_arp]\,
      Q => \info_counts_reg[start_arp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_bootp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_bootp]\,
      Q => \info_counts_reg[start_bootp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_icmp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_icmp]\,
      Q => \info_counts_reg[start_icmp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_ipv4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_ipv4]\,
      Q => \info_counts_reg[start_ipv4]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_ntp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_ntp]\,
      Q => \info_counts_reg[start_ntp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_packet]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_packet]\,
      Q => \info_counts_reg[start_packet]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_tcp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_tcp]\,
      Q => \info_counts_reg[start_tcp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[start_udp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[start_udp]\,
      Q => \info_counts_reg[start_udp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[stop_parse]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => '0',
      Q => \info_counts_reg[stop_parse]_0\,
      S => \info_counts[spurious]1_out\
    );
\info_counts_reg[timeout_tick]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[timeout_tick]_1\,
      Q => \info_counts_reg[timeout_tick]_0\,
      R => '0'
    );
\info_counts_reg[udp_arm]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_arm]\,
      Q => \info_counts_reg[udp_arm]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_badactivearm]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_badactivearm]\,
      Q => \info_counts_reg[udp_badactivearm]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_baddisconnect]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_baddisconnect]\,
      Q => \info_counts_reg[udp_baddisconnect]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_badreset]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp_badreset]_i_1_n_0\,
      Q => \info_counts_reg[udp_badreset]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_disconnect]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp_disconnect]_i_1_n_0\,
      Q => \info_counts_reg[udp_disconnect]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_ra_busy]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_ra_busy]\,
      Q => \info_counts_reg[udp_ra_busy]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_ra_idp_busy]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp_ra_idp_busy]_i_1_n_0\,
      Q => \info_counts_reg[udp_ra_idp_busy]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_ra_is_otherip]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_ra_is_otherip]\,
      Q => \info_counts_reg[udp_ra_is_otherip]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_ra_repeat]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp_ra_repeat]_i_1_n_0\,
      Q => \info_counts_reg[udp_ra_repeat]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_ra_seqplus1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_ra_seqplus1]\,
      Q => \info_counts_reg[udp_ra_seqplus1]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_regaccess]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_regaccess]\,
      Q => \info_counts_reg[udp_regaccess]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_regaccess_idp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \cnts[udp_regaccess_idp]\,
      Q => \info_counts_reg[udp_regaccess_idp]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udp_reset]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp_reset]_i_1_n_0\,
      Q => \info_counts_reg[udp_reset]_0\,
      R => \dyn_in_stat[any_arp]_i_1_n_0\
    );
\info_counts_reg[udpaccess]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => is_udp_ra_reset_arm,
      I2 => is_udp_ra_disconnect,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => \info_counts[udp_arm]_i_3_n_0\,
      O => \cnts[udp_regaccess]\
    );
\info_counts_reg[udpaccess_idp]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \info_counts[udp_arm]_i_3_n_0\,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset,
      I3 => is_udp_ra_reset_arm,
      I4 => is_udp_ra_disconnect,
      O => \cnts[udp_regaccess_idp]\
    );
\info_counts_reg[words_div_32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[words_div_32]_i_1_n_0\,
      Q => \info_counts_reg[words_div_32]_0\,
      R => '0'
    );
is_dhcp_xid_hi_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => is_dhcp_xid_hi_reg_0(4),
      O => \word_prev1_reg[15]__0_2\
    );
is_dhcp_xid_hi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp16_out,
      Q => is_dhcp_xid_hi,
      R => '0'
    );
is_dhcp_xid_lo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => is_dhcp_xid_lo_i_2_n_0,
      I1 => is_dhcp_xid_lo_reg_0,
      I2 => is_dhcp_xid_lo_i_4_n_0,
      I3 => is_dhcp_xid_lo_reg_1,
      O => eqOp14_out
    );
is_dhcp_xid_lo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFFFFFFFFFF"
    )
        port map (
      I0 => is_dhcp_xid_hi_reg_0(3),
      I1 => \^d\(9),
      I2 => \^d\(7),
      I3 => is_dhcp_xid_hi_reg_0(1),
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => is_dhcp_xid_lo_i_2_n_0
    );
is_dhcp_xid_lo_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => is_dhcp_xid_lo_i_6_n_0,
      I1 => \^d\(8),
      I2 => is_dhcp_xid_hi_reg_0(2),
      I3 => is_dhcp_xid_hi_reg_0(0),
      I4 => \^d\(5),
      I5 => is_dhcp_xid_lo_reg_2,
      O => is_dhcp_xid_lo_i_4_n_0
    );
is_dhcp_xid_lo_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^d\(7),
      I1 => is_dhcp_xid_hi_reg_0(1),
      I2 => \^d\(9),
      I3 => is_dhcp_xid_hi_reg_0(3),
      O => is_dhcp_xid_lo_i_6_n_0
    );
is_dhcp_xid_lo_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp14_out,
      Q => is_dhcp_xid_lo,
      R => '0'
    );
is_dyn_offer_ip01_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => is_dyn_offer_ip01_reg_0(4),
      O => \word_prev1_reg[15]__0_4\
    );
is_dyn_offer_ip01_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp4_out,
      Q => is_dyn_offer_ip01,
      R => '0'
    );
is_dyn_offer_ip23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(10),
      I1 => is_dyn_offer_ip01_reg_0(1),
      I2 => \^d\(11),
      I3 => is_dyn_offer_ip01_reg_0(2),
      I4 => is_dyn_offer_ip01_reg_0(0),
      I5 => \^d\(9),
      O => \word_prev1_reg[10]__0_0\
    );
is_dyn_offer_ip23_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => is_dyn_offer_ip01_reg_0(3),
      O => \word_prev1_reg[15]__0_5\
    );
is_dyn_offer_ip23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_dyn_offer_ip23_reg_0,
      Q => is_dyn_offer_ip23,
      R => '0'
    );
is_icmp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => is_icmp_i_2_n_0,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^d\(3),
      O => is_icmp_i_1_n_0
    );
is_icmp_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(7),
      I3 => \^d\(6),
      O => is_icmp_i_2_n_0
    );
is_icmp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_icmp_i_1_n_0,
      Q => is_icmp,
      R => '0'
    );
is_ntp_mode_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(10),
      I2 => \^d\(9),
      O => is_ntp_mode_4_i_1_n_0
    );
is_ntp_mode_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_ntp_mode_4_i_1_n_0,
      Q => is_ntp_mode_4,
      R => '0'
    );
is_ntp_ver_3or4_mode_3or4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004242000000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      I2 => \^d\(8),
      I3 => \^d\(12),
      I4 => \^d\(11),
      I5 => \^d\(13),
      O => x_is_ntp_ver_3or4_mode_3or4
    );
is_ntp_ver_3or4_mode_3or4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_is_ntp_ver_3or4_mode_3or4,
      Q => is_ntp_ver_3or4_mode_3or4,
      R => '0'
    );
is_our_a_ip01_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => is_our_a_ip01_i_2_n_0,
      I1 => is_our_a_ip01_i_3_n_0,
      I2 => \^d\(14),
      I3 => \^d\(12),
      I4 => \^d\(7),
      O => eqOp27_out
    );
is_our_a_ip01_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(10),
      I2 => \^d\(11),
      I3 => \^d\(0),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => is_our_a_ip01_i_2_n_0
    );
is_our_a_ip01_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(4),
      I2 => \^d\(6),
      I3 => \^d\(8),
      I4 => \^d\(5),
      I5 => is_our_a_ip01_i_4_n_0,
      O => is_our_a_ip01_i_3_n_0
    );
is_our_a_ip01_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(15),
      O => is_our_a_ip01_i_4_n_0
    );
is_our_a_ip01_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp27_out,
      Q => is_our_a_ip01,
      R => '0'
    );
is_our_a_ip23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => is_our_a_ip23_i_2_n_0,
      I1 => \^d\(11),
      I2 => \^d\(10),
      I3 => \^d\(9),
      I4 => is_whi_06_i_2_n_0,
      I5 => is_our_a_ip23_i_3_n_0,
      O => eqOp25_out
    );
is_our_a_ip23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      I2 => \^d\(0),
      O => is_our_a_ip23_i_2_n_0
    );
is_our_a_ip23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(8),
      I2 => \^d\(6),
      I3 => \^d\(7),
      I4 => \^d\(5),
      I5 => \^d\(4),
      O => is_our_a_ip23_i_3_n_0
    );
is_our_a_ip23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp25_out,
      Q => is_our_a_ip23,
      R => '0'
    );
is_our_b_ip01_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => \info_counts_reg[b_ip0123][31]_1\(31),
      O => \word_prev1_reg[15]__0_0\
    );
is_our_b_ip01_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp23_out,
      Q => is_our_b_ip01,
      R => '0'
    );
is_our_b_ip23_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => \info_counts_reg[b_ip0123][31]_1\(15),
      O => \word_prev1_reg[15]__0_1\
    );
is_our_b_ip23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp22_out,
      Q => is_our_b_ip23,
      R => '0'
    );
is_our_mac01_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \^d\(9),
      I1 => is_our_mac01_reg_0(23),
      I2 => \^d\(11),
      I3 => is_our_mac01_reg_0(22),
      I4 => \^d\(10),
      I5 => is_our_mac01_i_6_n_0,
      O => \word_prev1_reg[9]__0_0\
    );
is_our_mac01_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => is_our_mac01_reg_0(20),
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => is_our_mac01_reg_0(21),
      I4 => \^d\(8),
      O => is_our_mac01_i_6_n_0
    );
is_our_mac01_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp33_out,
      Q => is_our_mac01,
      R => '0'
    );
is_our_mac23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(8),
      I1 => is_our_mac01_reg_0(12),
      I2 => \^d\(7),
      I3 => is_our_mac01_reg_0(11),
      I4 => is_our_mac01_reg_0(10),
      I5 => \^d\(6),
      O => \word_prev1_reg[8]__0_0\
    );
is_our_mac23_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => is_our_mac01_reg_0(13),
      O => \word_prev1_reg[15]__0_3\
    );
is_our_mac23_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp31_out,
      Q => is_our_mac23,
      R => '0'
    );
is_our_mac45_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6FFFFFFFF"
    )
        port map (
      I0 => is_our_mac01_reg_0(0),
      I1 => \^d\(4),
      I2 => is_our_mac01_reg_0(1),
      I3 => \^d\(5),
      I4 => \^d\(3),
      I5 => is_our_a_ip23_i_2_n_0,
      O => \shift_reg_reg[0]\
    );
is_our_mac45_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp29_out,
      Q => is_our_mac45,
      R => '0'
    );
is_prev_wlo_02_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_02,
      Q => is_prev_wlo_02,
      R => '0'
    );
is_prev_wlo_05_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_05,
      Q => is_prev_wlo_05,
      R => '0'
    );
is_reg_ch_other_ip_port_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_2_n_0,
      I1 => is_reg_ch_other_ip_port_i_3_n_0,
      I2 => is_reg_ch_other_ip_port_i_4_n_0,
      I3 => is_reg_ch_other_ip_port_i_5_n_0,
      I4 => is_reg_ch_other_ip_port_i_6_n_0,
      I5 => is_reg_ch_other_ip_port_i_7_n_0,
      O => x_is_reg_ch_other_ip_port
    );
is_reg_ch_other_ip_port_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(9),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(9),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(9),
      O => is_reg_ch_other_ip_port_i_10_n_0
    );
is_reg_ch_other_ip_port_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][portno]\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][portno]\(6),
      I3 => \s_reg[cur_other_ip_port][portno]\(6),
      I4 => is_reg_ch_other_ip_port_i_23_n_0,
      O => is_reg_ch_other_ip_port_i_11_n_0
    );
is_reg_ch_other_ip_port_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(2),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(2),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(2),
      O => is_reg_ch_other_ip_port_i_12_n_0
    );
is_reg_ch_other_ip_port_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][portno]\(13),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][portno]\(13),
      I3 => \s_reg[cur_other_ip_port][portno]\(13),
      I4 => is_reg_ch_other_ip_port_i_24_n_0,
      O => is_reg_ch_other_ip_port_i_13_n_0
    );
is_reg_ch_other_ip_port_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(10),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(10),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(10),
      O => is_reg_ch_other_ip_port_i_14_n_0
    );
is_reg_ch_other_ip_port_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][portno]\(7),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][portno]\(7),
      I3 => \s_reg[cur_other_ip_port][portno]\(7),
      I4 => is_reg_ch_other_ip_port_i_25_n_0,
      O => is_reg_ch_other_ip_port_i_15_n_0
    );
is_reg_ch_other_ip_port_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(1),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(1),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(1),
      O => is_reg_ch_other_ip_port_i_16_n_0
    );
is_reg_ch_other_ip_port_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][portno]\(14),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][portno]\(14),
      I3 => \s_reg[cur_other_ip_port][portno]\(14),
      I4 => is_reg_ch_other_ip_port_i_26_n_0,
      O => is_reg_ch_other_ip_port_i_17_n_0
    );
is_reg_ch_other_ip_port_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(15),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(15),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      I4 => is_reg_ch_other_ip_port_i_27_n_0,
      I5 => is_reg_ch_other_ip_port_i_28_n_0,
      O => is_reg_ch_other_ip_port_i_18_n_0
    );
is_reg_ch_other_ip_port_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(13),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(13),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      I4 => is_reg_ch_other_ip_port_i_29_n_0,
      O => is_reg_ch_other_ip_port_i_19_n_0
    );
is_reg_ch_other_ip_port_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFEFEFEEFFE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_8_n_0,
      I1 => is_reg_ch_other_ip_port_i_9_n_0,
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      I3 => \s_reg[reg][0][other_ip_port][ip01]\(12),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][other_ip_port][ip01]\(12),
      O => is_reg_ch_other_ip_port_i_2_n_0
    );
is_reg_ch_other_ip_port_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_30_n_0,
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(3),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][ip01]\(3),
      I5 => is_reg_ch_other_ip_port_i_31_n_0,
      O => is_reg_ch_other_ip_port_i_20_n_0
    );
is_reg_ch_other_ip_port_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_32_n_0,
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(9),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][ip01]\(9),
      I5 => is_reg_ch_other_ip_port_i_33_n_0,
      O => is_reg_ch_other_ip_port_i_21_n_0
    );
is_reg_ch_other_ip_port_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(14),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(14),
      O => is_reg_ch_other_ip_port_i_22_n_0
    );
is_reg_ch_other_ip_port_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(4),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(4),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(4),
      O => is_reg_ch_other_ip_port_i_23_n_0
    );
is_reg_ch_other_ip_port_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(15),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(15),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(15),
      O => is_reg_ch_other_ip_port_i_24_n_0
    );
is_reg_ch_other_ip_port_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(5),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(5),
      O => is_reg_ch_other_ip_port_i_25_n_0
    );
is_reg_ch_other_ip_port_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \s_reg[cur_other_ip_port][portno]\(12),
      I1 => \s_reg[reg][0][other_ip_port][portno]\(12),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][portno]\(12),
      O => is_reg_ch_other_ip_port_i_26_n_0
    );
is_reg_ch_other_ip_port_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_34_n_0,
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(3),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][ip23]\(3),
      I5 => is_reg_ch_other_ip_port_i_35_n_0,
      O => is_reg_ch_other_ip_port_i_27_n_0
    );
is_reg_ch_other_ip_port_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_36_n_0,
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(9),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][ip23]\(9),
      I5 => is_reg_ch_other_ip_port_i_37_n_0,
      O => is_reg_ch_other_ip_port_i_28_n_0
    );
is_reg_ch_other_ip_port_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(14),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(14),
      O => is_reg_ch_other_ip_port_i_29_n_0
    );
is_reg_ch_other_ip_port_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_10_n_0,
      I1 => \s_reg[cur_other_ip_port][portno]\(11),
      I2 => \s_reg[reg][0][other_ip_port][portno]\(11),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][portno]\(11),
      I5 => is_reg_ch_other_ip_port_i_11_n_0,
      O => is_reg_ch_other_ip_port_i_3_n_0
    );
is_reg_ch_other_ip_port_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(4),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(4),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      I4 => is_reg_ch_other_ip_port_i_38_n_0,
      O => is_reg_ch_other_ip_port_i_30_n_0
    );
is_reg_ch_other_ip_port_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(0),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(0),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      I4 => is_reg_ch_other_ip_port_i_39_n_0,
      I5 => is_reg_ch_other_ip_port_i_40_n_0,
      O => is_reg_ch_other_ip_port_i_31_n_0
    );
is_reg_ch_other_ip_port_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(10),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(10),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      I4 => is_reg_ch_other_ip_port_i_41_n_0,
      O => is_reg_ch_other_ip_port_i_32_n_0
    );
is_reg_ch_other_ip_port_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(6),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      I4 => is_reg_ch_other_ip_port_i_42_n_0,
      I5 => is_reg_ch_other_ip_port_i_43_n_0,
      O => is_reg_ch_other_ip_port_i_33_n_0
    );
is_reg_ch_other_ip_port_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(4),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(4),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      I4 => is_reg_ch_other_ip_port_i_44_n_0,
      O => is_reg_ch_other_ip_port_i_34_n_0
    );
is_reg_ch_other_ip_port_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(0),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(0),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      I4 => is_reg_ch_other_ip_port_i_45_n_0,
      I5 => is_reg_ch_other_ip_port_i_46_n_0,
      O => is_reg_ch_other_ip_port_i_35_n_0
    );
is_reg_ch_other_ip_port_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(10),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(10),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      I4 => is_reg_ch_other_ip_port_i_47_n_0,
      O => is_reg_ch_other_ip_port_i_36_n_0
    );
is_reg_ch_other_ip_port_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip23]\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip23]\(6),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      I4 => is_reg_ch_other_ip_port_i_48_n_0,
      I5 => is_reg_ch_other_ip_port_i_49_n_0,
      O => is_reg_ch_other_ip_port_i_37_n_0
    );
is_reg_ch_other_ip_port_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(5),
      O => is_reg_ch_other_ip_port_i_38_n_0
    );
is_reg_ch_other_ip_port_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(2),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(2),
      O => is_reg_ch_other_ip_port_i_39_n_0
    );
is_reg_ch_other_ip_port_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_12_n_0,
      I1 => \s_reg[cur_other_ip_port][portno]\(0),
      I2 => \s_reg[reg][0][other_ip_port][portno]\(0),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][portno]\(0),
      I5 => is_reg_ch_other_ip_port_i_13_n_0,
      O => is_reg_ch_other_ip_port_i_4_n_0
    );
is_reg_ch_other_ip_port_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(1),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(1),
      O => is_reg_ch_other_ip_port_i_40_n_0
    );
is_reg_ch_other_ip_port_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(11),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(11),
      O => is_reg_ch_other_ip_port_i_41_n_0
    );
is_reg_ch_other_ip_port_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(7),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(7),
      O => is_reg_ch_other_ip_port_i_42_n_0
    );
is_reg_ch_other_ip_port_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      I1 => \s_reg[reg][0][other_ip_port][ip01]\(8),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip01]\(8),
      O => is_reg_ch_other_ip_port_i_43_n_0
    );
is_reg_ch_other_ip_port_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(5),
      O => is_reg_ch_other_ip_port_i_44_n_0
    );
is_reg_ch_other_ip_port_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(1),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(1),
      O => is_reg_ch_other_ip_port_i_45_n_0
    );
is_reg_ch_other_ip_port_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(2),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(2),
      O => is_reg_ch_other_ip_port_i_46_n_0
    );
is_reg_ch_other_ip_port_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(11),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(11),
      O => is_reg_ch_other_ip_port_i_47_n_0
    );
is_reg_ch_other_ip_port_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(8),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(8),
      O => is_reg_ch_other_ip_port_i_48_n_0
    );
is_reg_ch_other_ip_port_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      I1 => \s_reg[reg][0][other_ip_port][ip23]\(7),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][other_ip_port][ip23]\(7),
      O => is_reg_ch_other_ip_port_i_49_n_0
    );
is_reg_ch_other_ip_port_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_14_n_0,
      I1 => \s_reg[cur_other_ip_port][portno]\(8),
      I2 => \s_reg[reg][0][other_ip_port][portno]\(8),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][portno]\(8),
      I5 => is_reg_ch_other_ip_port_i_15_n_0,
      O => is_reg_ch_other_ip_port_i_5_n_0
    );
is_reg_ch_other_ip_port_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBEEEBE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_16_n_0,
      I1 => \s_reg[cur_other_ip_port][portno]\(3),
      I2 => \s_reg[reg][0][other_ip_port][portno]\(3),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][other_ip_port][portno]\(3),
      I5 => is_reg_ch_other_ip_port_i_17_n_0,
      O => is_reg_ch_other_ip_port_i_6_n_0
    );
is_reg_ch_other_ip_port_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFEFEFEEFFE"
    )
        port map (
      I0 => is_reg_ch_other_ip_port_i_18_n_0,
      I1 => is_reg_ch_other_ip_port_i_19_n_0,
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      I3 => \s_reg[reg][0][other_ip_port][ip23]\(12),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][other_ip_port][ip23]\(12),
      O => is_reg_ch_other_ip_port_i_7_n_0
    );
is_reg_ch_other_ip_port_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(15),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(15),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      I4 => is_reg_ch_other_ip_port_i_20_n_0,
      I5 => is_reg_ch_other_ip_port_i_21_n_0,
      O => is_reg_ch_other_ip_port_i_8_n_0
    );
is_reg_ch_other_ip_port_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => \s_reg[reg][1][other_ip_port][ip01]\(13),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][other_ip_port][ip01]\(13),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      I4 => is_reg_ch_other_ip_port_i_22_n_0,
      O => is_reg_ch_other_ip_port_i_9_n_0
    );
is_reg_ch_other_ip_port_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_is_reg_ch_other_ip_port,
      Q => is_reg_ch_other_ip_port,
      R => '0'
    );
is_reg_seq_no_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000002"
    )
        port map (
      I0 => is_reg_seq_no_i_2_n_0,
      I1 => is_reg_seq_no_i_3_n_0,
      I2 => is_reg_seq_no_i_4_n_0,
      I3 => is_reg_seq_no_plus_1_i_5_n_0,
      I4 => \^d\(6),
      I5 => is_reg_seq_no_plus_1_i_6_n_0,
      O => eqOp0_out
    );
is_reg_seq_no_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000000060"
    )
        port map (
      I0 => \^d\(0),
      I1 => \s[reg][1][seq_no][1]_i_2_n_0\,
      I2 => is_reg_seq_no_i_5_n_0,
      I3 => is_reg_seq_no_i_6_n_0,
      I4 => \^d\(1),
      I5 => is_reg_seq_no_plus_1_i_7_n_0,
      O => is_reg_seq_no_i_2_n_0
    );
is_reg_seq_no_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \s_reg[reg][0][seq_no]\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_no]\(5),
      O => is_reg_seq_no_i_3_n_0
    );
is_reg_seq_no_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^d\(2),
      I1 => \s_reg[reg][0][seq_no]\(2),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_no]\(2),
      O => is_reg_seq_no_i_4_n_0
    );
is_reg_seq_no_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^d\(3),
      I1 => \s_reg[reg][0][seq_no]\(3),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_no]\(3),
      O => is_reg_seq_no_i_5_n_0
    );
is_reg_seq_no_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \s_reg[reg][0][seq_no]\(4),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_no]\(4),
      O => is_reg_seq_no_i_6_n_0
    );
is_reg_seq_no_plus_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400004400004"
    )
        port map (
      I0 => is_reg_seq_no_plus_1_i_2_n_0,
      I1 => is_reg_seq_no_plus_1_i_3_n_0,
      I2 => is_reg_seq_no_plus_1_i_4_n_0,
      I3 => is_reg_seq_no_plus_1_i_5_n_0,
      I4 => \^d\(6),
      I5 => is_reg_seq_no_plus_1_i_6_n_0,
      O => is_reg_seq_no_plus_1_i_1_n_0
    );
is_reg_seq_no_plus_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(4),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(4),
      O => is_reg_seq_no_plus_1_i_10_n_0
    );
is_reg_seq_no_plus_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFF7EF7EFEFF7"
    )
        port map (
      I0 => \^d\(0),
      I1 => \s[reg][1][seq_no][1]_i_2_n_0\,
      I2 => is_reg_seq_no_plus_1_i_7_n_0,
      I3 => is_reg_seq_no_plus_1_i_8_n_0,
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => is_reg_seq_no_plus_1_i_2_n_0
    );
is_reg_seq_no_plus_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400029400029"
    )
        port map (
      I0 => \^d\(3),
      I1 => is_reg_seq_no_plus_1_i_9_n_0,
      I2 => \s[reg][0][seq_no][3]_i_2_n_0\,
      I3 => is_reg_seq_no_plus_1_i_10_n_0,
      I4 => \^d\(4),
      I5 => is_reg_seq_no_i_3_n_0,
      O => is_reg_seq_no_plus_1_i_3_n_0
    );
is_reg_seq_no_plus_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(4),
      I1 => \s_reg[reg][0][seq_no]\(4),
      I2 => \s[reg][1][seq_no][4]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(5),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(5),
      O => is_reg_seq_no_plus_1_i_4_n_0
    );
is_reg_seq_no_plus_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(6),
      O => is_reg_seq_no_plus_1_i_5_n_0
    );
is_reg_seq_no_plus_1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^d\(7),
      I1 => \s_reg[reg][0][seq_no]\(7),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_no]\(7),
      O => is_reg_seq_no_plus_1_i_6_n_0
    );
is_reg_seq_no_plus_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(1),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(1),
      O => is_reg_seq_no_plus_1_i_7_n_0
    );
is_reg_seq_no_plus_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(2),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(2),
      O => is_reg_seq_no_plus_1_i_8_n_0
    );
is_reg_seq_no_plus_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(3),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(3),
      O => is_reg_seq_no_plus_1_i_9_n_0
    );
is_reg_seq_no_plus_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_reg_seq_no_plus_1_i_1_n_0,
      Q => is_reg_seq_no_plus_1,
      R => '0'
    );
is_reg_seq_no_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp0_out,
      Q => is_reg_seq_no,
      R => '0'
    );
is_req_seq_arm_reset_no_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000990"
    )
        port map (
      I0 => \^d\(7),
      I1 => is_req_seq_arm_reset_no_i_2_n_0,
      I2 => \^d\(6),
      I3 => is_req_seq_arm_reset_no_i_3_n_0,
      I4 => is_req_seq_arm_reset_no_i_4_n_0,
      I5 => is_req_seq_arm_reset_no_i_5_n_0,
      O => eqOp2_out
    );
is_req_seq_arm_reset_no_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => is_req_seq_arm_reset_no_i_10_n_0
    );
is_req_seq_arm_reset_no_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(7),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(7),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => is_req_seq_arm_reset_no_i_2_n_0
    );
is_req_seq_arm_reset_no_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]__0\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_arm_reset_no]__0\(6),
      O => is_req_seq_arm_reset_no_i_3_n_0
    );
is_req_seq_arm_reset_no_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => \^d\(1),
      I1 => is_req_seq_arm_reset_no_i_6_n_0,
      I2 => \^d\(2),
      I3 => is_req_seq_arm_reset_no_i_7_n_0,
      I4 => \s[reg][1][seq_arm_reset_no][2]_i_2_n_0\,
      I5 => \^d\(0),
      O => is_req_seq_arm_reset_no_i_4_n_0
    );
is_req_seq_arm_reset_no_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFFFF99F"
    )
        port map (
      I0 => is_req_seq_arm_reset_no_i_8_n_0,
      I1 => \^d\(3),
      I2 => \^d\(4),
      I3 => is_req_seq_arm_reset_no_i_9_n_0,
      I4 => \^d\(5),
      I5 => is_req_seq_arm_reset_no_i_10_n_0,
      O => is_req_seq_arm_reset_no_i_5_n_0
    );
is_req_seq_arm_reset_no_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      O => is_req_seq_arm_reset_no_i_6_n_0
    );
is_req_seq_arm_reset_no_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      O => is_req_seq_arm_reset_no_i_7_n_0
    );
is_req_seq_arm_reset_no_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(3),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_arm_reset_no]\(3),
      O => is_req_seq_arm_reset_no_i_8_n_0
    );
is_req_seq_arm_reset_no_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => is_req_seq_arm_reset_no_i_9_n_0
    );
is_req_seq_arm_reset_no_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp2_out,
      Q => is_req_seq_arm_reset_no,
      R => '0'
    );
is_tcp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => is_icmp_i_2_n_0,
      I1 => \^d\(0),
      I2 => \^d\(3),
      I3 => \^d\(1),
      I4 => \^d\(2),
      O => is_tcp_i_1_n_0
    );
is_tcp_other_ip_port_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => is_tcp_other_ip_port_i_2_n_0,
      I1 => is_tcp_other_ip_port_i_3_n_0,
      I2 => is_tcp_other_ip_port_i_4_n_0,
      I3 => is_tcp_other_ip_port_i_5_n_0,
      I4 => is_tcp_other_ip_port_i_6_n_0,
      O => x_is_tcp_other_ip_port
    );
is_tcp_other_ip_port_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(6),
      I1 => \s_reg[cur_other_ip_port][portno]\(6),
      I2 => \s_reg[cur_other_ip_port][portno]\(8),
      I3 => \s_reg[tcp_other_ip_port][portno]\(8),
      I4 => \s_reg[cur_other_ip_port][portno]\(7),
      I5 => \s_reg[tcp_other_ip_port][portno]\(7),
      O => is_tcp_other_ip_port_i_10_n_0
    );
is_tcp_other_ip_port_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip01]\(7),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      I3 => \s_reg[tcp_other_ip_port][ip01]\(4),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      I5 => \s_reg[tcp_other_ip_port][ip01]\(5),
      O => is_tcp_other_ip_port_i_11_n_0
    );
is_tcp_other_ip_port_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip01]\(10),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      I2 => \s_reg[tcp_other_ip_port][ip01]\(6),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      O => is_tcp_other_ip_port_i_12_n_0
    );
is_tcp_other_ip_port_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      I1 => \s_reg[tcp_other_ip_port][ip01]\(13),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      I3 => \s_reg[tcp_other_ip_port][ip01]\(12),
      I4 => \s_reg[tcp_other_ip_port][ip01]\(15),
      I5 => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      O => is_tcp_other_ip_port_i_13_n_0
    );
is_tcp_other_ip_port_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip01]\(2),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      I2 => \s_reg[tcp_other_ip_port][ip01]\(14),
      I3 => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      O => is_tcp_other_ip_port_i_14_n_0
    );
is_tcp_other_ip_port_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip01]\(3),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      I3 => \s_reg[tcp_other_ip_port][ip01]\(1),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      I5 => \s_reg[tcp_other_ip_port][ip01]\(0),
      O => is_tcp_other_ip_port_i_15_n_0
    );
is_tcp_other_ip_port_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip01]\(11),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      I3 => \s_reg[tcp_other_ip_port][ip01]\(8),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      I5 => \s_reg[tcp_other_ip_port][ip01]\(9),
      O => is_tcp_other_ip_port_i_16_n_0
    );
is_tcp_other_ip_port_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      I1 => \s_reg[tcp_other_ip_port][ip23]\(4),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      I3 => \s_reg[tcp_other_ip_port][ip23]\(5),
      I4 => \s_reg[tcp_other_ip_port][ip23]\(3),
      I5 => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      O => is_tcp_other_ip_port_i_17_n_0
    );
is_tcp_other_ip_port_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip23]\(0),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      I3 => \s_reg[tcp_other_ip_port][ip23]\(1),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      I5 => \s_reg[tcp_other_ip_port][ip23]\(2),
      O => is_tcp_other_ip_port_i_18_n_0
    );
is_tcp_other_ip_port_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip23]\(9),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      I3 => \s_reg[tcp_other_ip_port][ip23]\(10),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      I5 => \s_reg[tcp_other_ip_port][ip23]\(11),
      O => is_tcp_other_ip_port_i_19_n_0
    );
is_tcp_other_ip_port_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(15),
      I1 => \s_reg[cur_other_ip_port][portno]\(15),
      I2 => is_tcp_other_ip_port_i_7_n_0,
      I3 => is_tcp_other_ip_port_i_8_n_0,
      I4 => is_tcp_other_ip_port_i_9_n_0,
      I5 => is_tcp_other_ip_port_i_10_n_0,
      O => is_tcp_other_ip_port_i_2_n_0
    );
is_tcp_other_ip_port_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip23]\(6),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      I3 => \s_reg[tcp_other_ip_port][ip23]\(8),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      I5 => \s_reg[tcp_other_ip_port][ip23]\(7),
      O => is_tcp_other_ip_port_i_20_n_0
    );
is_tcp_other_ip_port_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(12),
      I1 => \s_reg[cur_other_ip_port][portno]\(12),
      I2 => \s_reg[cur_other_ip_port][portno]\(13),
      I3 => \s_reg[tcp_other_ip_port][portno]\(13),
      I4 => \s_reg[cur_other_ip_port][portno]\(14),
      I5 => \s_reg[tcp_other_ip_port][portno]\(14),
      O => is_tcp_other_ip_port_i_3_n_0
    );
is_tcp_other_ip_port_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => is_tcp_other_ip_port_i_11_n_0,
      I1 => is_tcp_other_ip_port_i_12_n_0,
      I2 => is_tcp_other_ip_port_i_13_n_0,
      I3 => is_tcp_other_ip_port_i_14_n_0,
      I4 => is_tcp_other_ip_port_i_15_n_0,
      I5 => is_tcp_other_ip_port_i_16_n_0,
      O => is_tcp_other_ip_port_i_4_n_0
    );
is_tcp_other_ip_port_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip23]\(12),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      I2 => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      I3 => \s_reg[tcp_other_ip_port][ip23]\(14),
      I4 => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      I5 => \s_reg[tcp_other_ip_port][ip23]\(13),
      O => is_tcp_other_ip_port_i_5_n_0
    );
is_tcp_other_ip_port_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][ip23]\(15),
      I1 => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      I2 => is_tcp_other_ip_port_i_17_n_0,
      I3 => is_tcp_other_ip_port_i_18_n_0,
      I4 => is_tcp_other_ip_port_i_19_n_0,
      I5 => is_tcp_other_ip_port_i_20_n_0,
      O => is_tcp_other_ip_port_i_6_n_0
    );
is_tcp_other_ip_port_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(3),
      I1 => \s_reg[cur_other_ip_port][portno]\(3),
      I2 => \s_reg[cur_other_ip_port][portno]\(5),
      I3 => \s_reg[tcp_other_ip_port][portno]\(5),
      I4 => \s_reg[cur_other_ip_port][portno]\(4),
      I5 => \s_reg[tcp_other_ip_port][portno]\(4),
      O => is_tcp_other_ip_port_i_7_n_0
    );
is_tcp_other_ip_port_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(0),
      I1 => \s_reg[cur_other_ip_port][portno]\(0),
      I2 => \s_reg[cur_other_ip_port][portno]\(2),
      I3 => \s_reg[tcp_other_ip_port][portno]\(2),
      I4 => \s_reg[cur_other_ip_port][portno]\(1),
      I5 => \s_reg[tcp_other_ip_port][portno]\(1),
      O => is_tcp_other_ip_port_i_8_n_0
    );
is_tcp_other_ip_port_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \s_reg[tcp_other_ip_port][portno]\(9),
      I1 => \s_reg[cur_other_ip_port][portno]\(9),
      I2 => \s_reg[cur_other_ip_port][portno]\(10),
      I3 => \s_reg[tcp_other_ip_port][portno]\(10),
      I4 => \s_reg[cur_other_ip_port][portno]\(11),
      I5 => \s_reg[tcp_other_ip_port][portno]\(11),
      O => is_tcp_other_ip_port_i_9_n_0
    );
is_tcp_other_ip_port_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_is_tcp_other_ip_port,
      Q => is_tcp_other_ip_port,
      R => '0'
    );
is_tcp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_tcp_i_1_n_0,
      Q => is_tcp,
      R => '0'
    );
is_tcp_seq_hi_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_tcp_seq_hi_i_2_n_0,
      I1 => is_tcp_seq_hi_i_3_n_0,
      I2 => is_tcp_seq_hi_i_4_n_0,
      I3 => is_tcp_seq_hi_i_5_n_0,
      I4 => is_tcp_seq_hi_i_6_n_0,
      I5 => is_tcp_seq_hi_i_7_n_0,
      O => eqOp21_out
    );
is_tcp_seq_hi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(6),
      I1 => tcp_seq_hi_reg(6),
      I2 => tcp_seq_hi_reg(7),
      I3 => \^d\(7),
      I4 => tcp_seq_hi_reg(8),
      I5 => \^d\(8),
      O => is_tcp_seq_hi_i_2_n_0
    );
is_tcp_seq_hi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(9),
      I1 => tcp_seq_hi_reg(9),
      I2 => tcp_seq_hi_reg(10),
      I3 => \^d\(10),
      I4 => tcp_seq_hi_reg(11),
      I5 => \^d\(11),
      O => is_tcp_seq_hi_i_3_n_0
    );
is_tcp_seq_hi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(0),
      I1 => tcp_seq_hi_reg(0),
      I2 => tcp_seq_hi_reg(2),
      I3 => \^d\(2),
      I4 => tcp_seq_hi_reg(1),
      I5 => \^d\(1),
      O => is_tcp_seq_hi_i_4_n_0
    );
is_tcp_seq_hi_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tcp_seq_hi_reg(4),
      I1 => \^d\(4),
      I2 => tcp_seq_hi_reg(5),
      I3 => \^d\(5),
      I4 => \^d\(3),
      I5 => tcp_seq_hi_reg(3),
      O => is_tcp_seq_hi_i_5_n_0
    );
is_tcp_seq_hi_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tcp_seq_hi_reg(15),
      I1 => \^d\(15),
      O => is_tcp_seq_hi_i_6_n_0
    );
is_tcp_seq_hi_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(12),
      I1 => tcp_seq_hi_reg(12),
      I2 => tcp_seq_hi_reg(14),
      I3 => \^d\(14),
      I4 => tcp_seq_hi_reg(13),
      I5 => \^d\(13),
      O => is_tcp_seq_hi_i_7_n_0
    );
is_tcp_seq_hi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp21_out,
      Q => is_tcp_seq_hi,
      R => '0'
    );
is_tcp_seq_lo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => is_tcp_seq_lo_i_2_n_0,
      I1 => is_tcp_seq_lo_i_3_n_0,
      I2 => is_tcp_seq_lo_i_4_n_0,
      I3 => is_tcp_seq_lo_i_5_n_0,
      I4 => is_tcp_seq_lo_i_6_n_0,
      I5 => is_tcp_seq_lo_i_7_n_0,
      O => eqOp20_out
    );
is_tcp_seq_lo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[6]\,
      I1 => \^d\(6),
      I2 => \^d\(8),
      I3 => \tcp_seq_lo_reg_n_0_[8]\,
      I4 => \^d\(7),
      I5 => \tcp_seq_lo_reg_n_0_[7]\,
      O => is_tcp_seq_lo_i_2_n_0
    );
is_tcp_seq_lo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[9]\,
      I1 => \^d\(9),
      I2 => \^d\(10),
      I3 => \tcp_seq_lo_reg_n_0_[10]\,
      I4 => \^d\(11),
      I5 => \tcp_seq_lo_reg_n_0_[11]\,
      O => is_tcp_seq_lo_i_3_n_0
    );
is_tcp_seq_lo_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[0]\,
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => \tcp_seq_lo_reg_n_0_[2]\,
      I4 => \^d\(1),
      I5 => \tcp_seq_lo_reg_n_0_[1]\,
      O => is_tcp_seq_lo_i_4_n_0
    );
is_tcp_seq_lo_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tcp_seq_lo_reg_n_0_[4]\,
      I2 => \^d\(5),
      I3 => \tcp_seq_lo_reg_n_0_[5]\,
      I4 => \tcp_seq_lo_reg_n_0_[3]\,
      I5 => \^d\(3),
      O => is_tcp_seq_lo_i_5_n_0
    );
is_tcp_seq_lo_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(15),
      I1 => \tcp_seq_lo_reg_n_0_[15]\,
      O => is_tcp_seq_lo_i_6_n_0
    );
is_tcp_seq_lo_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tcp_seq_lo_reg_n_0_[12]\,
      I1 => \^d\(12),
      I2 => \^d\(14),
      I3 => \tcp_seq_lo_reg_n_0_[14]\,
      I4 => \^d\(13),
      I5 => \tcp_seq_lo_reg_n_0_[13]\,
      O => is_tcp_seq_lo_i_7_n_0
    );
is_tcp_seq_lo_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => eqOp20_out,
      Q => is_tcp_seq_lo,
      R => '0'
    );
is_tcp_stat_max_sent16_eq_base_seqno16_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_tcp_stat_max_sent16_eq_base_seqno16_reg_0,
      Q => is_tcp_stat_max_sent16_eq_base_seqno16,
      R => '0'
    );
is_udp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => is_udp_i_2_n_0,
      I1 => \^d\(5),
      I2 => \^d\(4),
      I3 => \^d\(6),
      I4 => \^d\(7),
      O => is_udp_i_1_n_0
    );
is_udp_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => is_udp_i_2_n_0
    );
is_udp_ra_disconnect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(12),
      I2 => \^d\(13),
      I3 => \^d\(15),
      O => is_udp_ra_disconnect_i_1_n_0
    );
is_udp_ra_disconnect_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_udp_ra_disconnect_i_1_n_0,
      Q => is_udp_ra_disconnect,
      R => '0'
    );
is_udp_ra_reset_arm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(12),
      I2 => \^d\(15),
      I3 => \^d\(13),
      O => is_udp_ra_reset_arm_i_1_n_0
    );
is_udp_ra_reset_arm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_udp_ra_reset_arm_i_1_n_0,
      Q => is_udp_ra_reset_arm,
      R => '0'
    );
is_udp_ra_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^d\(15),
      I1 => \^d\(13),
      I2 => \^d\(14),
      I3 => \^d\(12),
      O => is_udp_ra_reset_i_1_n_0
    );
is_udp_ra_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_udp_ra_reset_i_1_n_0,
      Q => is_udp_ra_reset,
      R => '0'
    );
is_udp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_udp_i_1_n_0,
      Q => is_udp,
      R => '0'
    );
is_w_0000_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => is_whi_00_i_1_n_0,
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(0),
      I4 => is_w_0201_i_4_n_0,
      I5 => \^d\(7),
      O => is_w_0000_i_1_n_0
    );
is_w_0000_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0000_i_1_n_0,
      Q => is_w_0000,
      R => '0'
    );
is_w_0001_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => is_whi_00_i_1_n_0,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => is_icmp_i_2_n_0,
      O => is_w_0001_i_1_n_0
    );
is_w_0001_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0001_i_1_n_0,
      Q => is_w_0001,
      R => '0'
    );
is_w_0004_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => is_whi_00_i_1_n_0,
      I1 => \^d\(2),
      I2 => \^d\(7),
      I3 => is_w_0201_i_4_n_0,
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => is_w_0004_i_1_n_0
    );
is_w_0004_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0004_i_1_n_0,
      Q => is_w_0004,
      R => '0'
    );
is_w_0201_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(8),
      I2 => is_w_0201_i_2_n_0,
      I3 => is_w_0201_i_3_n_0,
      I4 => is_whi_06_i_2_n_0,
      I5 => is_w_0201_i_4_n_0,
      O => is_w_0201_i_1_n_0
    );
is_w_0201_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(11),
      O => is_w_0201_i_2_n_0
    );
is_w_0201_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(7),
      O => is_w_0201_i_3_n_0
    );
is_w_0201_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(6),
      I3 => \^d\(3),
      O => is_w_0201_i_4_n_0
    );
is_w_0201_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0201_i_1_n_0,
      Q => is_w_0201,
      R => '0'
    );
is_w_0604_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(8),
      I2 => is_whi_06_i_2_n_0,
      I3 => \^d\(10),
      I4 => \^d\(11),
      I5 => is_w_0604_i_2_n_0,
      O => is_w_0604_i_1_n_0
    );
is_w_0604_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => is_w_0201_i_4_n_0,
      I3 => \^d\(7),
      I4 => \^d\(2),
      O => is_w_0604_i_2_n_0
    );
is_w_0604_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0604_i_1_n_0,
      Q => is_w_0604,
      R => '0'
    );
is_w_0800_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => is_w_0800_i_2_n_0,
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(0),
      I4 => \^d\(11),
      O => \eqOp__0\
    );
is_w_0800_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(8),
      I2 => \^d\(10),
      I3 => \^d\(7),
      I4 => is_w_0201_i_4_n_0,
      I5 => is_whi_06_i_2_n_0,
      O => is_w_0800_i_2_n_0
    );
is_w_0800_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \eqOp__0\,
      Q => is_w_0800,
      R => '0'
    );
is_w_0806_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => is_w_0800_i_2_n_0,
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(0),
      I4 => \^d\(11),
      O => is_w_0806_i_1_n_0
    );
is_w_0806_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_0806_i_1_n_0,
      Q => is_w_0806,
      R => '0'
    );
is_w_4000_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => is_w_4000_i_2_n_0,
      I1 => is_udp_ra_reset_i_1_n_0,
      I2 => \^d\(11),
      I3 => \^d\(0),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => is_w_4000_i_1_n_0
    );
is_w_4000_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => is_w_0201_i_4_n_0,
      I1 => \^d\(7),
      I2 => \^d\(10),
      I3 => \^d\(8),
      I4 => \^d\(9),
      O => is_w_4000_i_2_n_0
    );
is_w_4000_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_4000_i_1_n_0,
      Q => is_w_4000,
      R => '0'
    );
is_w_5363_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => is_w_5363_i_2_n_0,
      I1 => is_w_5363_i_3_n_0,
      I2 => \^d\(5),
      I3 => \^d\(4),
      I4 => \^d\(12),
      I5 => \^d\(7),
      O => is_w_5363_i_1_n_0
    );
is_w_5363_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => is_whi_ff_i_3_n_0,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => is_w_5363_i_4_n_0,
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => is_w_5363_i_2_n_0
    );
is_w_5363_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(10),
      I2 => \^d\(14),
      I3 => \^d\(6),
      O => is_w_5363_i_3_n_0
    );
is_w_5363_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(15),
      O => is_w_5363_i_4_n_0
    );
is_w_5363_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_5363_i_1_n_0,
      Q => is_w_5363,
      R => '0'
    );
is_w_6382_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(13),
      I3 => \^d\(15),
      I4 => is_w_0201_i_2_n_0,
      I5 => is_w_6382_i_2_n_0,
      O => is_w_6382_i_1_n_0
    );
is_w_6382_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(12),
      I2 => \^d\(14),
      I3 => \^d\(1),
      I4 => is_whi_ff_i_3_n_0,
      I5 => is_w_0201_i_4_n_0,
      O => is_w_6382_i_2_n_0
    );
is_w_6382_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_6382_i_1_n_0,
      Q => is_w_6382,
      R => '0'
    );
is_w_8035_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => is_w_8035_i_2_n_0,
      I1 => \^d\(15),
      I2 => \^d\(13),
      I3 => \^d\(2),
      I4 => \^d\(14),
      I5 => is_w_8035_i_3_n_0,
      O => is_w_8035_i_1_n_0
    );
is_w_8035_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(5),
      I2 => \^d\(3),
      I3 => \^d\(6),
      I4 => is_w_8035_i_4_n_0,
      I5 => is_w_8035_i_5_n_0,
      O => is_w_8035_i_2_n_0
    );
is_w_8035_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(8),
      I2 => \^d\(10),
      I3 => \^d\(7),
      O => is_w_8035_i_3_n_0
    );
is_w_8035_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => is_w_8035_i_4_n_0
    );
is_w_8035_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      O => is_w_8035_i_5_n_0
    );
is_w_8035_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_w_8035_i_1_n_0,
      Q => is_w_8035,
      R => '0'
    );
is_w_ge_tcp_stat_base_seqno_lo_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(15),
      I1 => \tcp_ctrl_stat[base_seqno]\(15),
      I2 => \^d\(14),
      I3 => \tcp_ctrl_stat[base_seqno]\(14),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(13),
      I1 => \tcp_ctrl_stat[base_seqno]\(13),
      I2 => \^d\(12),
      I3 => \tcp_ctrl_stat[base_seqno]\(12),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(11),
      I1 => \tcp_ctrl_stat[base_seqno]\(11),
      I2 => \^d\(10),
      I3 => \tcp_ctrl_stat[base_seqno]\(10),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(9),
      I1 => \tcp_ctrl_stat[base_seqno]\(9),
      I2 => \^d\(8),
      I3 => \tcp_ctrl_stat[base_seqno]\(8),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tcp_ctrl_stat[base_seqno]\(7),
      I2 => \^d\(6),
      I3 => \tcp_ctrl_stat[base_seqno]\(6),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tcp_ctrl_stat[base_seqno]\(5),
      I2 => \^d\(4),
      I3 => \tcp_ctrl_stat[base_seqno]\(4),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tcp_ctrl_stat[base_seqno]\(3),
      I2 => \^d\(2),
      I3 => \tcp_ctrl_stat[base_seqno]\(2),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tcp_ctrl_stat[base_seqno]\(1),
      I2 => \^d\(0),
      I3 => \tcp_ctrl_stat[base_seqno]\(0),
      O => is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0
    );
is_w_ge_tcp_stat_base_seqno_lo_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => geqOp,
      Q => is_w_ge_tcp_stat_base_seqno_lo,
      R => '0'
    );
is_w_ge_tcp_stat_base_seqno_lo_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => geqOp,
      CO(6) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_1,
      CO(5) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_2,
      CO(4) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_3,
      CO(3) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_4,
      CO(2) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_5,
      CO(1) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_6,
      CO(0) => is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_7,
      DI(7) => is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0,
      DI(6) => is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0,
      DI(5) => is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0,
      DI(4) => is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0,
      DI(3) => is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0,
      DI(2) => is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0,
      DI(1) => is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0,
      DI(0) => is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0,
      O(7 downto 0) => NLW_is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => is_w_ge_tcp_stat_base_seqno_lo_reg_0(7 downto 0)
    );
is_w_le_tcp_stat_max_sent_lo_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(15),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(15),
      I2 => \^d\(14),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(14),
      O => \word_prev1_reg[15]__0_6\(7)
    );
is_w_le_tcp_stat_max_sent_lo_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(13),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(13),
      I2 => \^d\(12),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(12),
      O => \word_prev1_reg[15]__0_6\(6)
    );
is_w_le_tcp_stat_max_sent_lo_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(11),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(11),
      I2 => \^d\(10),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(10),
      O => \word_prev1_reg[15]__0_6\(5)
    );
is_w_le_tcp_stat_max_sent_lo_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(9),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(9),
      I2 => \^d\(8),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(8),
      O => \word_prev1_reg[15]__0_6\(4)
    );
is_w_le_tcp_stat_max_sent_lo_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(7),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(7),
      I2 => \^d\(6),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(6),
      O => \word_prev1_reg[15]__0_6\(3)
    );
is_w_le_tcp_stat_max_sent_lo_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(5),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(5),
      I2 => \^d\(4),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(4),
      O => \word_prev1_reg[15]__0_6\(2)
    );
is_w_le_tcp_stat_max_sent_lo_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(3),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(3),
      I2 => \^d\(2),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(2),
      O => \word_prev1_reg[15]__0_6\(1)
    );
is_w_le_tcp_stat_max_sent_lo_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(1),
      I1 => is_w_le_tcp_stat_max_sent_lo_reg_0(1),
      I2 => \^d\(0),
      I3 => is_w_le_tcp_stat_max_sent_lo_reg_0(0),
      O => \word_prev1_reg[15]__0_6\(0)
    );
is_w_le_tcp_stat_max_sent_lo_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => CO(0),
      Q => is_w_le_tcp_stat_max_sent_lo,
      R => '0'
    );
is_whi_00_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => is_whi_06_i_2_n_0,
      I1 => \^d\(10),
      I2 => \^d\(11),
      I3 => \^d\(8),
      I4 => \^d\(9),
      O => is_whi_00_i_1_n_0
    );
is_whi_00_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_00_i_1_n_0,
      Q => is_whi_00,
      R => '0'
    );
is_whi_02_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(10),
      I2 => is_whi_06_i_2_n_0,
      I3 => \^d\(8),
      I4 => \^d\(9),
      O => is_whi_02_i_1_n_0
    );
is_whi_02_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_02_i_1_n_0,
      Q => is_whi_02,
      R => '0'
    );
is_whi_05_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => is_whi_06_i_2_n_0,
      I1 => \^d\(11),
      I2 => \^d\(8),
      I3 => \^d\(9),
      I4 => \^d\(10),
      O => is_whi_05_i_1_n_0
    );
is_whi_05_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_05_i_1_n_0,
      Q => is_whi_05,
      R => '0'
    );
is_whi_06_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(10),
      I2 => is_whi_06_i_2_n_0,
      I3 => \^d\(8),
      I4 => \^d\(9),
      O => is_whi_06_i_1_n_0
    );
is_whi_06_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^d\(15),
      I1 => \^d\(13),
      I2 => \^d\(14),
      I3 => \^d\(12),
      O => is_whi_06_i_2_n_0
    );
is_whi_06_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_06_i_1_n_0,
      Q => is_whi_06,
      R => '0'
    );
is_whi_45_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => is_udp_ra_reset_i_1_n_0,
      I1 => \^d\(11),
      I2 => \^d\(8),
      I3 => \^d\(9),
      I4 => \^d\(10),
      O => is_whi_45_i_1_n_0
    );
is_whi_45_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_45_i_1_n_0,
      Q => is_whi_45,
      R => '0'
    );
is_whi_ff_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(15),
      I2 => \^d\(10),
      I3 => \^d\(14),
      I4 => is_whi_ff_i_2_n_0,
      I5 => is_whi_ff_i_3_n_0,
      O => is_whi_ff_i_1_n_0
    );
is_whi_ff_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      O => is_whi_ff_i_2_n_0
    );
is_whi_ff_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(9),
      O => is_whi_ff_i_3_n_0
    );
is_whi_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_whi_ff_i_1_n_0,
      Q => is_whi_ff,
      R => '0'
    );
is_wlo_00_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^d\(7),
      I1 => is_w_0201_i_4_n_0,
      I2 => \^d\(0),
      I3 => \^d\(2),
      I4 => \^d\(1),
      O => is_wlo_00_i_1_n_0
    );
is_wlo_00_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_00_i_1_n_0,
      Q => is_wlo_00,
      R => '0'
    );
is_wlo_02_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^d\(7),
      I1 => is_w_0201_i_4_n_0,
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \^d\(2),
      O => is_wlo_02_i_1_n_0
    );
is_wlo_02_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_02_i_1_n_0,
      Q => is_wlo_02,
      R => '0'
    );
is_wlo_05_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => is_w_0201_i_4_n_0,
      I3 => \^d\(7),
      I4 => \^d\(2),
      O => is_wlo_05_i_1_n_0
    );
is_wlo_05_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_05_i_1_n_0,
      Q => is_wlo_05,
      R => '0'
    );
is_wlo_ff_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^d\(4),
      I3 => \^d\(5),
      I4 => is_wlo_ff_i_2_n_0,
      I5 => is_wlo_ff_i_3_n_0,
      O => is_wlo_ff_i_1_n_0
    );
is_wlo_ff_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^d\(7),
      O => is_wlo_ff_i_2_n_0
    );
is_wlo_ff_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => is_wlo_ff_i_3_n_0
    );
is_wlo_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => is_wlo_ff_i_1_n_0,
      Q => is_wlo_ff,
      R => '0'
    );
new_packet_prev1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => new_packet_prev1_reg_0(0),
      Q => new_packet_prev1,
      R => '0'
    );
new_packet_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => new_packet_prev1,
      Q => new_packet_prev,
      R => '0'
    );
\packet_req[discard_cur_prepare]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(1),
      I1 => \tcp_ctrl_stat[base_seqno]\(1),
      I2 => \tcp_ctrl_stat[base_seqno]\(2),
      I3 => \^tcp_ctrl_recv[ack_seqno]\(2),
      I4 => \tcp_ctrl_stat[base_seqno]\(0),
      I5 => \^tcp_ctrl_recv[ack_seqno]\(0),
      O => \packet_req[discard_cur_prepare]_i_10_n_0\
    );
\packet_req[discard_cur_prepare]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(12),
      I1 => \tcp_ctrl_stat[base_seqno]\(12),
      I2 => \tcp_ctrl_stat[base_seqno]\(14),
      I3 => \^tcp_ctrl_recv[ack_seqno]\(14),
      I4 => \tcp_ctrl_stat[base_seqno]\(13),
      I5 => \^tcp_ctrl_recv[ack_seqno]\(13),
      O => \packet_req[discard_cur_prepare]_i_6_n_0\
    );
\packet_req[discard_cur_prepare]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(9),
      I1 => \tcp_ctrl_stat[base_seqno]\(9),
      I2 => \tcp_ctrl_stat[base_seqno]\(11),
      I3 => \^tcp_ctrl_recv[ack_seqno]\(11),
      I4 => \tcp_ctrl_stat[base_seqno]\(10),
      I5 => \^tcp_ctrl_recv[ack_seqno]\(10),
      O => \packet_req[discard_cur_prepare]_i_7_n_0\
    );
\packet_req[discard_cur_prepare]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(7),
      I1 => \tcp_ctrl_stat[base_seqno]\(7),
      I2 => \tcp_ctrl_stat[base_seqno]\(8),
      I3 => \^tcp_ctrl_recv[ack_seqno]\(8),
      I4 => \tcp_ctrl_stat[base_seqno]\(6),
      I5 => \^tcp_ctrl_recv[ack_seqno]\(6),
      O => \packet_req[discard_cur_prepare]_i_8_n_0\
    );
\packet_req[discard_cur_prepare]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(4),
      I1 => \tcp_ctrl_stat[base_seqno]\(4),
      I2 => \tcp_ctrl_stat[base_seqno]\(5),
      I3 => \^tcp_ctrl_recv[ack_seqno]\(5),
      I4 => \tcp_ctrl_stat[base_seqno]\(3),
      I5 => \^tcp_ctrl_recv[ack_seqno]\(3),
      O => \packet_req[discard_cur_prepare]_i_9_n_0\
    );
\packet_req_reg[discard_cur_prepare]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_packet_req_reg[discard_cur_prepare]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^s_stat_reg[base_seqno][16]\(0),
      CO(4) => \packet_req_reg[discard_cur_prepare]_i_3_n_3\,
      CO(3) => \packet_req_reg[discard_cur_prepare]_i_3_n_4\,
      CO(2) => \packet_req_reg[discard_cur_prepare]_i_3_n_5\,
      CO(1) => \packet_req_reg[discard_cur_prepare]_i_3_n_6\,
      CO(0) => \packet_req_reg[discard_cur_prepare]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_packet_req_reg[discard_cur_prepare]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \s_stat_reg[same_ack][0]\(0),
      S(4) => \packet_req[discard_cur_prepare]_i_6_n_0\,
      S(3) => \packet_req[discard_cur_prepare]_i_7_n_0\,
      S(2) => \packet_req[discard_cur_prepare]_i_8_n_0\,
      S(1) => \packet_req[discard_cur_prepare]_i_9_n_0\,
      S(0) => \packet_req[discard_cur_prepare]_i_10_n_0\
    );
\ram_prod2_udp_regres[0][set_again]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \s_reg[repeat_reg_response]__0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \ram_prod2_udp_regres[0][set_again]_i_1_n_0\
    );
\ram_prod2_udp_regres[1][set_again]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \s_reg[repeat_reg_response]__0\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \ram_prod2_udp_regres[1][set_again]_i_1_n_0\
    );
\ram_prod2_udp_regres_reg[0][set_again]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_prod2_udp_regres[0][set_again]_i_1_n_0\,
      Q => \ram_udp_regres[0][prod2][set_again]\,
      R => '0'
    );
\ram_prod2_udp_regres_reg[1][set_again]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_prod2_udp_regres[1][set_again]_i_1_n_0\,
      Q => \ram_udp_regres[1][prod2][set_again]\,
      R => '0'
    );
\ram_prod_arp_icmp[set_drop_dly]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \a[good_ntp]\,
      I1 => \s_reg[is_ntp_resp]__0\,
      I2 => \a[good_arp]\,
      I3 => \a[good_icmp]\,
      I4 => \dyn_in_stat[good_rarp]_i_1_n_0\,
      I5 => \s_reg[fill_ram_arp_icmp]__0\,
      O => \ram_prod_arp_icmp[set_drop_dly]_i_1_n_0\
    );
\ram_prod_arp_icmp[set_hasdata]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFF2"
    )
        port map (
      I0 => \a[good_ntp]\,
      I1 => \s_reg[is_ntp_resp]__0\,
      I2 => \a[good_arp]\,
      I3 => \a[good_icmp]\,
      I4 => \ram_prod_arp_icmp[set_hasdata]_i_2_n_0\,
      I5 => \ram_prod_arp_icmp[set_hasdata]_i_3_n_0\,
      O => \ram_prod_arp_icmp[set_hasdata]_i_1_n_0\
    );
\ram_prod_arp_icmp[set_hasdata]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => got_word_prev,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      O => \ram_prod_arp_icmp[set_hasdata]_i_2_n_0\
    );
\ram_prod_arp_icmp[set_hasdata]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => \a[good_udp_regacc]\,
      I1 => \s_reg[do_reg_seq_failure]__0\,
      I2 => \s_reg[do_reg_disconnect]__0\,
      I3 => \s_reg[do_reg_seq_reset_arm]__0\,
      I4 => \s_reg[do_reg_seq_reset]__0\,
      I5 => \ram_prod_arp_icmp[set_hasdata]_i_2_n_0\,
      O => \ram_prod_arp_icmp[set_hasdata]_i_3_n_0\
    );
\ram_prod_arp_icmp_reg[set_drop_dly]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_prod_arp_icmp[set_drop_dly]_i_1_n_0\,
      Q => \ram_arp_icmp[prod][set_drop_dly]\,
      R => '0'
    );
\ram_prod_arp_icmp_reg[set_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_prod_arp_icmp[set_hasdata]_i_1_n_0\,
      Q => E(0),
      R => '0'
    );
\ram_prod_udp_regacc[set_hasdata]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I1 => \s_reg[fill_ram_udp_regacc]__0\,
      I2 => \s_reg[do_reg_access]__0\,
      I3 => \s_reg[do_reg_access_idp]__0\,
      O => \ram_prod_udp_regacc[set_hasdata]_i_1_n_0\
    );
\ram_prod_udp_regacc_reg[set_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_prod_udp_regacc[set_hasdata]_i_1_n_0\,
      Q => \ram_prod_udp_regacc_reg[set_hasdata]_0\(0),
      R => '0'
    );
rcksum_good_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => rcksum_good_i_2_n_0,
      I1 => rcksum_good_i_3_n_0,
      I2 => rcksum_good_i_4_n_0,
      I3 => \s_reg[rcksum_n_0_][9]\,
      I4 => \s_reg[rcksum_n_0_][11]\,
      I5 => \s_reg[rcksum_n_0_][6]\,
      O => rcksum_good0
    );
rcksum_good_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000000000000000"
    )
        port map (
      I0 => \s_reg[rcksum_n_0_][0]\,
      I1 => \s_reg[rcksum_n_0_][16]\,
      I2 => \s_reg[rcksum_n_0_][8]\,
      I3 => \s_reg[rcksum_n_0_][15]\,
      I4 => \s_reg[rcksum_n_0_][12]\,
      I5 => \s_reg[rcksum_n_0_][13]\,
      O => rcksum_good_i_2_n_0
    );
rcksum_good_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \s_reg[rcksum_n_0_][3]\,
      I1 => \s_reg[rcksum_n_0_][1]\,
      I2 => \s_reg[rcksum_n_0_][10]\,
      I3 => \s_reg[rcksum_n_0_][2]\,
      O => rcksum_good_i_3_n_0
    );
rcksum_good_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \s_reg[rcksum_n_0_][7]\,
      I1 => \s_reg[rcksum_n_0_][5]\,
      I2 => \s_reg[rcksum_n_0_][14]\,
      I3 => \s_reg[rcksum_n_0_][4]\,
      O => rcksum_good_i_4_n_0
    );
rcksum_good_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => rcksum_good0,
      Q => rcksum_good,
      R => '0'
    );
\rgb_led_info1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(0),
      I3 => \^info_counts_reg[good_arp]_0\,
      O => \cycle_count_reg[21]_5\
    );
\rgb_led_info1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(1),
      I3 => \^info_counts_reg[good_icmp]_0\,
      O => \cycle_count_reg[21]_4\
    );
\rgb_led_info1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(2),
      I3 => \^info_counts_reg[good_ntp]_0\,
      O => \cycle_count_reg[21]_3\
    );
\rgb_led_info1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(3),
      I3 => \^info_counts_reg[good_udp]_0\,
      O => \cycle_count_reg[21]_2\
    );
\rgb_led_info1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(4),
      I3 => \^info_counts_reg[good_tcp]_0\,
      O => \cycle_count_reg[21]_1\
    );
\rgb_led_info1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(5),
      I3 => \^info_counts_reg[good_bootp]_0\,
      O => \cycle_count_reg[21]_0\
    );
\rgb_led_info1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[0]\,
      I2 => \rgb_led_info1_reg[9]\(6),
      I3 => \^info_counts_reg[good_rarp]_0\,
      O => \cycle_count_reg[21]\
    );
\rtt_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slow_counter_tick,
      I1 => \^tcp_ctrl_recv[got_ack]\,
      O => slow_counter_tick_reg(0)
    );
\s[accum_cksum]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545FF15FF45FF15"
    )
        port map (
      I0 => \s[accum_cksum]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \s[accum_cksum]_i_3_n_0\,
      I3 => \s[accum_cksum]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \a[next_accum_cksum]\
    );
\s[accum_cksum]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      O => \s[accum_cksum]_i_2_n_0\
    );
\s[accum_cksum]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \s[accum_cksum]_i_3_n_0\
    );
\s[accum_cksum]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s[accum_cksum]_i_4_n_0\
    );
\s[cksum_0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => is_w_0000,
      I1 => \s[cksum_0]_i_2_n_0\,
      I2 => got_word_prev,
      I3 => \s_reg[cksum_0]__0\,
      O => \s[cksum_0]_i_1_n_0\
    );
\s[cksum_0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \s[is_tcp_syn]_i_3_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s[cksum_0]_i_2_n_0\
    );
\s[cur_other_ip_port][ip01][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \s_reg[state]\(6),
      I2 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I3 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => got_word_prev,
      O => \s[cur_other_ip_port][ip01][15]_i_1_n_0\
    );
\s[cur_other_ip_port][ip01][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s[cur_other_ip_port][ip01][15]_i_2_n_0\
    );
\s[cur_other_ip_port][ip23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      I1 => \s[accum_cksum]_i_4_n_0\,
      I2 => got_word_prev,
      I3 => \s_reg[state]\(5),
      I4 => \s_reg[state]\(6),
      I5 => \s_reg[state]\(4),
      O => \s[cur_other_ip_port][ip23]\
    );
\s[cur_other_ip_port][portno][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
        port map (
      I0 => \s[cur_other_ip_port][portno][15]_i_2_n_0\,
      I1 => \s[cur_other_ip_port][portno][15]_i_3_n_0\,
      I2 => \s_reg[state]\(6),
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => got_word_prev,
      O => \s[cur_other_ip_port][portno]\
    );
\s[cur_other_ip_port][portno][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \s[cur_other_ip_port][portno][15]_i_2_n_0\
    );
\s[cur_other_ip_port][portno][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(5),
      O => \s[cur_other_ip_port][portno][15]_i_3_n_0\
    );
\s[dhcp_option][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(5),
      I5 => w(0),
      O => \s[dhcp_option][0]_i_1_n_0\
    );
\s[dhcp_option][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(6),
      I5 => w(1),
      O => \s[dhcp_option][1]_i_1_n_0\
    );
\s[dhcp_option][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(7),
      I5 => w(2),
      O => \s[dhcp_option][2]_i_1_n_0\
    );
\s[dhcp_option][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(8),
      I5 => \^w_reg[15]_0\(0),
      O => \s[dhcp_option][3]_i_1_n_0\
    );
\s[dhcp_option][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(9),
      I5 => \^w_reg[15]_0\(1),
      O => \s[dhcp_option][4]_i_1_n_0\
    );
\s[dhcp_option][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(10),
      I5 => \^w_reg[15]_0\(2),
      O => \s[dhcp_option][5]_i_1_n_0\
    );
\s[dhcp_option][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(11),
      I5 => \^w_reg[15]_0\(3),
      O => \s[dhcp_option][6]_i_1_n_0\
    );
\s[dhcp_option][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I4 => got_word_prev,
      O => \s[dhcp_option]\
    );
\s[dhcp_option][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA202000AA0000"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(12),
      I5 => \^w_reg[15]_0\(4),
      O => \s[dhcp_option][7]_i_2_n_0\
    );
\s[dhcp_option_length_hi]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I1 => is_wlo_00,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \a[dhcp_new_option_length_next]\
    );
\s[dhcp_option_length_hi]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \dyn_in_stat[any_arp]_i_4_n_0\,
      O => \s[dhcp_option_length_hi]_i_2_n_0\
    );
\s[dhcp_option_length_hi]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0B0B0FFB0"
    )
        port map (
      I0 => \s_reg[dhcp_option_length_hi]__0\,
      I1 => \s[dhcp_option_length_hi]_i_4_n_0\,
      I2 => is_whi_00,
      I3 => \s_reg[dhcp_option_remain]\(0),
      I4 => \s[dhcp_option_length_hi]_i_5_n_0\,
      I5 => \s[dhcp_option_length_hi]_i_6_n_0\,
      O => \s[dhcp_option_length_hi]_i_3_n_0\
    );
\s[dhcp_option_length_hi]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(0),
      I1 => \s_reg[dhcp_option_remain]\(1),
      I2 => \s_reg[dhcp_option_remain]\(3),
      I3 => \s_reg[dhcp_option_remain]\(2),
      O => \s[dhcp_option_length_hi]_i_4_n_0\
    );
\s[dhcp_option_length_hi]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(3),
      I1 => \s_reg[dhcp_option_remain]\(1),
      I2 => \s_reg[dhcp_option_remain]\(2),
      O => \s[dhcp_option_length_hi]_i_5_n_0\
    );
\s[dhcp_option_length_hi]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(6),
      I1 => \s_reg[dhcp_option_remain]\(7),
      I2 => \s_reg[dhcp_option_remain]\(5),
      I3 => \s_reg[dhcp_option_remain]\(4),
      O => \s[dhcp_option_length_hi]_i_6_n_0\
    );
\s[dhcp_option_remain][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222EEE2E22"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(0),
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_remain][0]_i_2_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => w(0),
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \s[dhcp_option_remain][0]_i_1_n_0\
    );
\s[dhcp_option_remain][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \s_reg[dhcp_option_length_hi]__0\,
      I2 => \s_reg[dhcp_option_remain]\(0),
      O => \s[dhcp_option_remain][0]_i_2_n_0\
    );
\s[dhcp_option_remain][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111DDD1D11"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(1),
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_remain][1]_i_2_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => w(1),
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \s[dhcp_option_remain][1]_i_1_n_0\
    );
\s[dhcp_option_remain][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \^w_reg[15]_0\(6),
      I2 => \s_reg[dhcp_option_length_hi]__0\,
      I3 => \s_reg[dhcp_option_remain]\(1),
      O => \s[dhcp_option_remain][1]_i_2_n_0\
    );
\s[dhcp_option_remain][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"090909F9F9F909F9"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(1),
      I1 => \s_reg[dhcp_option_remain]\(2),
      I2 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I3 => \s[dhcp_option_remain][2]_i_2_n_0\,
      I4 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I5 => is_wlo_00,
      O => \s[dhcp_option_remain][2]_i_1_n_0\
    );
\s[dhcp_option_remain][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6000006F60FFFF"
    )
        port map (
      I0 => \^w_reg[15]_0\(7),
      I1 => \s[dhcp_option_remain][4]_i_4_n_0\,
      I2 => \s_reg[dhcp_option_length_hi]__0\,
      I3 => \s[dhcp_option_remain][2]_i_3_n_0\,
      I4 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I5 => w(2),
      O => \s[dhcp_option_remain][2]_i_2_n_0\
    );
\s[dhcp_option_remain][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(2),
      I1 => \s_reg[dhcp_option_remain]\(1),
      O => \s[dhcp_option_remain][2]_i_3_n_0\
    );
\s[dhcp_option_remain][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111DDD1D11"
    )
        port map (
      I0 => \s[dhcp_option_remain][3]_i_2_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_remain][3]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(0),
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \s[dhcp_option_remain][3]_i_1_n_0\
    );
\s[dhcp_option_remain][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(3),
      I1 => \s_reg[dhcp_option_remain]\(1),
      I2 => \s_reg[dhcp_option_remain]\(2),
      O => \s[dhcp_option_remain][3]_i_2_n_0\
    );
\s[dhcp_option_remain][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^w_reg[15]_0\(8),
      I1 => \^w_reg[15]_0\(5),
      I2 => \^w_reg[15]_0\(6),
      I3 => \^w_reg[15]_0\(7),
      I4 => \s_reg[dhcp_option_length_hi]__0\,
      I5 => \s[dhcp_option_remain][3]_i_2_n_0\,
      O => \s[dhcp_option_remain][3]_i_3_n_0\
    );
\s[dhcp_option_remain][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111DDD1D11"
    )
        port map (
      I0 => \s[dhcp_option_remain][4]_i_2_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_remain][4]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(1),
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \s[dhcp_option_remain][4]_i_1_n_0\
    );
\s[dhcp_option_remain][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(4),
      I1 => \s_reg[dhcp_option_remain]\(2),
      I2 => \s_reg[dhcp_option_remain]\(1),
      I3 => \s_reg[dhcp_option_remain]\(3),
      O => \s[dhcp_option_remain][4]_i_2_n_0\
    );
\s[dhcp_option_remain][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^w_reg[15]_0\(9),
      I1 => \^w_reg[15]_0\(7),
      I2 => \^w_reg[15]_0\(8),
      I3 => \s[dhcp_option_remain][4]_i_4_n_0\,
      I4 => \s_reg[dhcp_option_length_hi]__0\,
      I5 => \s[dhcp_option_remain][4]_i_2_n_0\,
      O => \s[dhcp_option_remain][4]_i_3_n_0\
    );
\s[dhcp_option_remain][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \^w_reg[15]_0\(6),
      O => \s[dhcp_option_remain][4]_i_4_n_0\
    );
\s[dhcp_option_remain][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007400740000FFFF"
    )
        port map (
      I0 => \s[dhcp_option_remain][5]_i_2_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(2),
      I3 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I4 => \s[dhcp_option_remain][5]_i_3_n_0\,
      I5 => \s[dhcp_option_remain][7]_i_8_n_0\,
      O => \s[dhcp_option_remain][5]_i_1_n_0\
    );
\s[dhcp_option_remain][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F909F909F9F90"
    )
        port map (
      I0 => \^w_reg[15]_0\(10),
      I1 => \s[dhcp_option_remain][7]_i_12_n_0\,
      I2 => \s_reg[dhcp_option_length_hi]__0\,
      I3 => \s_reg[dhcp_option_remain]\(5),
      I4 => \s[dhcp_option_length_hi]_i_5_n_0\,
      I5 => \s_reg[dhcp_option_remain]\(4),
      O => \s[dhcp_option_remain][5]_i_2_n_0\
    );
\s[dhcp_option_remain][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(5),
      I1 => \s_reg[dhcp_option_remain]\(3),
      I2 => \s_reg[dhcp_option_remain]\(1),
      I3 => \s_reg[dhcp_option_remain]\(2),
      I4 => \s_reg[dhcp_option_remain]\(4),
      O => \s[dhcp_option_remain][5]_i_3_n_0\
    );
\s[dhcp_option_remain][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111D1DDD111"
    )
        port map (
      I0 => \s[dhcp_option_remain][6]_i_2_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_remain][6]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I4 => \^w_reg[15]_0\(3),
      I5 => \s[dhcp_option_length_hi]_i_3_n_0\,
      O => \s[dhcp_option_remain][6]_i_1_n_0\
    );
\s[dhcp_option_remain][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(6),
      I1 => \s_reg[dhcp_option_remain]\(4),
      I2 => \s_reg[dhcp_option_remain]\(2),
      I3 => \s_reg[dhcp_option_remain]\(1),
      I4 => \s_reg[dhcp_option_remain]\(3),
      I5 => \s_reg[dhcp_option_remain]\(5),
      O => \s[dhcp_option_remain][6]_i_2_n_0\
    );
\s[dhcp_option_remain][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \^w_reg[15]_0\(11),
      I1 => \^w_reg[15]_0\(10),
      I2 => \s[dhcp_option_remain][7]_i_12_n_0\,
      I3 => \s_reg[dhcp_option_length_hi]__0\,
      I4 => \s[dhcp_option_remain][6]_i_2_n_0\,
      O => \s[dhcp_option_remain][6]_i_3_n_0\
    );
\s[dhcp_option_remain][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200020AAAA0020"
    )
        port map (
      I0 => got_word_prev,
      I1 => \s[dhcp_option_remain][7]_i_3_n_0\,
      I2 => \s[dhcp_option_remain][7]_i_4_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_5_n_0\,
      I4 => \s[accum_cksum]_i_2_n_0\,
      I5 => \s[dhcp_option_remain][7]_i_6_n_0\,
      O => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s[dhcp_option_remain][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => is_whi_00,
      I1 => \s_reg[dhcp_option_remain]\(0),
      I2 => \s_reg[dhcp_option_remain]\(1),
      I3 => \s_reg[dhcp_option_remain]\(3),
      I4 => \s_reg[dhcp_option_remain]\(2),
      I5 => \s[dhcp_option_length_hi]_i_6_n_0\,
      O => \s[dhcp_option_remain][7]_i_10_n_0\
    );
\s[dhcp_option_remain][7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s[dhcp_option_remain][7]_i_11_n_0\
    );
\s[dhcp_option_remain][7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \^w_reg[15]_0\(6),
      I2 => \^w_reg[15]_0\(7),
      I3 => \^w_reg[15]_0\(9),
      I4 => \^w_reg[15]_0\(8),
      O => \s[dhcp_option_remain][7]_i_12_n_0\
    );
\s[dhcp_option_remain][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E222E2E2E222222"
    )
        port map (
      I0 => \s[dhcp_option_remain][7]_i_7_n_0\,
      I1 => \s[dhcp_option_remain][7]_i_8_n_0\,
      I2 => \s[dhcp_option_length_hi]_i_3_n_0\,
      I3 => \s[dhcp_option_remain][7]_i_9_n_0\,
      I4 => \s[dhcp_option_remain][7]_i_10_n_0\,
      I5 => \^w_reg[15]_0\(4),
      O => \s[dhcp_option_remain][7]_i_2_n_0\
    );
\s[dhcp_option_remain][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \s[dhcp_option_remain][7]_i_3_n_0\
    );
\s[dhcp_option_remain][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s[dhcp_option_remain][7]_i_4_n_0\
    );
\s[dhcp_option_remain][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s[dhcp_option_remain][7]_i_5_n_0\
    );
\s[dhcp_option_remain][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \s[dhcp_option_remain][7]_i_6_n_0\
    );
\s[dhcp_option_remain][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(7),
      I1 => \s_reg[dhcp_option_remain]\(5),
      I2 => \s[dhcp_option_length_hi]_i_5_n_0\,
      I3 => \s_reg[dhcp_option_remain]\(4),
      I4 => \s_reg[dhcp_option_remain]\(6),
      O => \s[dhcp_option_remain][7]_i_7_n_0\
    );
\s[dhcp_option_remain][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000800"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s[dhcp_option_remain][7]_i_11_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \s[dhcp_option_remain][7]_i_8_n_0\
    );
\s[dhcp_option_remain][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \^w_reg[15]_0\(12),
      I1 => \^w_reg[15]_0\(10),
      I2 => \^w_reg[15]_0\(11),
      I3 => \s[dhcp_option_remain][7]_i_12_n_0\,
      I4 => \s_reg[dhcp_option_length_hi]__0\,
      I5 => \s[dhcp_option_remain][7]_i_7_n_0\,
      O => \s[dhcp_option_remain][7]_i_9_n_0\
    );
\s[dyn_offer_ip_port][ip01][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008800000000000"
    )
        port map (
      I0 => \s[dyn_offer_ip_port][ip01][15]_i_2_n_0\,
      I1 => \s[dyn_offer_ip_port][ip01][15]_i_3_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      I5 => got_word_prev,
      O => \s[dyn_offer_ip_port][ip01]\
    );
\s[dyn_offer_ip_port][ip01][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(6),
      O => \s[dyn_offer_ip_port][ip01][15]_i_2_n_0\
    );
\s[dyn_offer_ip_port][ip01][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s_reg[state]\(2),
      O => \s[dyn_offer_ip_port][ip01][15]_i_3_n_0\
    );
\s[dyn_offer_ip_port][ip23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000111"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(6),
      I4 => \s_reg[state]\(3),
      I5 => \s[dyn_offer_ip_port][ip23][15]_i_2_n_0\,
      O => \s[dyn_offer_ip_port][ip23]\
    );
\s[dyn_offer_ip_port][ip23][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF77FF"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => got_word_prev,
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(2),
      O => \s[dyn_offer_ip_port][ip23][15]_i_2_n_0\
    );
\s[fill_ram_arp_icmp]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnts[start_packet]\,
      I1 => got_word_prev,
      O => \s[fill_ram_arp_icmp]_i_1_n_0\
    );
\s[ignore_wcksum]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAFBBAAAAAAAA"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(5),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(6),
      I5 => \s[ignore_wcksum]_i_3_n_0\,
      O => \s_reg[ignore_wcksum]0\
    );
\s[ignore_wcksum]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0000800"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_4_n_0\,
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(6),
      I4 => \s_reg[state]\(3),
      O => \s[ignore_wcksum]_i_2_n_0\
    );
\s[ignore_wcksum]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000000454000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(2),
      I5 => \s_reg[state]\(4),
      O => \s[ignore_wcksum]_i_3_n_0\
    );
\s[ignore_wcksum]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000020"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s_reg[state]\(4),
      O => \s[ignore_wcksum]_i_4_n_0\
    );
\s[ipv4_remain][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B8"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(1),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(1),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain][1]_i_1_n_0\
    );
\s[ipv4_remain][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(2),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_p6]\(2),
      O => \s[ipv4_remain][2]_i_1_n_0\
    );
\s[ipv4_remain_is_0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202020222222"
    )
        port map (
      I0 => \s[ipv4_remain_is_0]_i_2_n_0\,
      I1 => \s[ipv4_remain_m2][6]_i_2_n_0\,
      I2 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I3 => \s_reg[ipv4_remain_p6]\(0),
      I4 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I5 => w_minus_6(0),
      O => \s[ipv4_remain_is_0]_i_1_n_0\
    );
\s[ipv4_remain_is_0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_4_n_0\,
      I1 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I2 => \s[ipv4_remain_m2][10]_i_6_n_0\,
      I3 => \s[ipv4_remain_m2][10]_i_2_n_0\,
      I4 => \s[ipv4_remain_is_0]_i_3_n_0\,
      O => \s[ipv4_remain_is_0]_i_2_n_0\
    );
\s[ipv4_remain_is_0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(6),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(6),
      O => \s[ipv4_remain_is_0]_i_3_n_0\
    );
\s[ipv4_remain_is_62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \s[ipv4_remain_is_0]_i_2_n_0\,
      I1 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I2 => \s[ipv4_remain_is_62]_i_2_n_0\,
      I3 => \s[ipv4_remain_m2][5]_i_2_n_0\,
      I4 => \s[ipv4_remain][2]_i_1_n_0\,
      I5 => \s[ipv4_remain][1]_i_1_n_0\,
      O => \s[ipv4_remain_is_62]_i_1_n_0\
    );
\s[ipv4_remain_is_62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => w_minus_6(0),
      I1 => \s_reg[ipv4_remain_p6]\(0),
      I2 => \s_reg[ipv4_remain_m2]\(3),
      I3 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I4 => w_minus_6(3),
      I5 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_is_62]_i_2_n_0\
    );
\s[ipv4_remain_m2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_2_n_0\,
      I1 => \s[ipv4_remain_m2][10]_i_3_n_0\,
      I2 => \s[ipv4_remain_m2][10]_i_4_n_0\,
      I3 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I4 => \s[ipv4_remain_m2][10]_i_6_n_0\,
      O => \s[ipv4_remain_m2][10]_i_1_n_0\
    );
\s[ipv4_remain_m2][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => w_minus_6(10),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => \s_reg[ipv4_remain_m2]\(10),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_m2][10]_i_2_n_0\
    );
\s[ipv4_remain_m2][10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B8"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(6),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(6),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I4 => \s[ipv4_remain_m2][6]_i_2_n_0\,
      O => \s[ipv4_remain_m2][10]_i_3_n_0\
    );
\s[ipv4_remain_m2][10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(8),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(8),
      O => \s[ipv4_remain_m2][10]_i_4_n_0\
    );
\s[ipv4_remain_m2][10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(7),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(7),
      O => \s[ipv4_remain_m2][10]_i_5_n_0\
    );
\s[ipv4_remain_m2][10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(9),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(9),
      O => \s[ipv4_remain_m2][10]_i_6_n_0\
    );
\s[ipv4_remain_m2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404ABFB"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(3),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(3),
      I4 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      O => minusOp(3)
    );
\s[ipv4_remain_m2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA66655565"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I1 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I2 => w_minus_6(3),
      I3 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I4 => \s_reg[ipv4_remain_m2]\(3),
      I5 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      O => \s[ipv4_remain_m2][4]_i_1_n_0\
    );
\s[ipv4_remain_m2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_2_n_0\,
      I1 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I2 => \s[ipv4_remain_m2][5]_i_4_n_0\,
      I3 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      O => \s[ipv4_remain_m2][5]_i_1_n_0\
    );
\s[ipv4_remain_m2][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(5),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(5),
      O => \s[ipv4_remain_m2][5]_i_2_n_0\
    );
\s[ipv4_remain_m2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFFC0A0AFFFC"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(2),
      I1 => w_minus_6(2),
      I2 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I3 => w_minus_6(1),
      I4 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I5 => \s_reg[ipv4_remain_p6]\(1),
      O => \s[ipv4_remain_m2][5]_i_3_n_0\
    );
\s[ipv4_remain_m2][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(3),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(3),
      O => \s[ipv4_remain_m2][5]_i_4_n_0\
    );
\s[ipv4_remain_m2][5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B8"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(4),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(4),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_m2][5]_i_5_n_0\
    );
\s[ipv4_remain_m2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(6),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(6),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I4 => \s[ipv4_remain_m2][6]_i_2_n_0\,
      O => \s[ipv4_remain_m2][6]_i_1_n_0\
    );
\s[ipv4_remain_m2][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I1 => \s[ipv4_remain_m2][5]_i_4_n_0\,
      I2 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I3 => \s[ipv4_remain_m2][5]_i_2_n_0\,
      O => \s[ipv4_remain_m2][6]_i_2_n_0\
    );
\s[ipv4_remain_m2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(7),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(7),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I4 => \s[ipv4_remain_m2][10]_i_3_n_0\,
      O => \s[ipv4_remain_m2][7]_i_1_n_0\
    );
\s[ipv4_remain_m2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B800B800B8FF47"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(8),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(8),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I4 => \s[ipv4_remain_m2][10]_i_3_n_0\,
      I5 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      O => \s[ipv4_remain_m2][8]_i_1_n_0\
    );
\s[ipv4_remain_m2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFFFFFFFDFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s[ipv4_remain_m2][8]_i_2_n_0\
    );
\s[ipv4_remain_m2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAB00AAAAABAB"
    )
        port map (
      I0 => \s[accum_cksum]_i_2_n_0\,
      I1 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I2 => \info_counts[arp_our_ip]_i_2_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \s[ipv4_remain_m2][8]_i_4_n_0\,
      O => \s[ipv4_remain_m2][8]_i_3_n_0\
    );
\s[ipv4_remain_m2][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s[ipv4_remain_m2][8]_i_4_n_0\
    );
\s[ipv4_remain_m2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_6_n_0\,
      I1 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I2 => \s[ipv4_remain_m2][10]_i_4_n_0\,
      I3 => \s[ipv4_remain_m2][10]_i_3_n_0\,
      O => \s[ipv4_remain_m2][9]_i_1_n_0\
    );
\s[ipv4_remain_m2_is_0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \s[ipv4_remain_is_0]_i_2_n_0\,
      I1 => \s[ipv4_remain][1]_i_1_n_0\,
      I2 => \s[ipv4_remain_p6][0]_i_1_n_0\,
      I3 => \s[ipv4_remain][2]_i_1_n_0\,
      I4 => \s[ipv4_remain_m2_is_0]_i_2_n_0\,
      O => \s[ipv4_remain_m2_is_0]_i_1_n_0\
    );
\s[ipv4_remain_m2_is_0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00B8"
    )
        port map (
      I0 => \s_reg[ipv4_remain_m2]\(5),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => w_minus_6(5),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I4 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I5 => \s[ipv4_remain_m2][5]_i_4_n_0\,
      O => \s[ipv4_remain_m2_is_0]_i_2_n_0\
    );
\s[ipv4_remain_p6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => w_minus_6(0),
      I1 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I2 => \s_reg[ipv4_remain_p6]\(0),
      I3 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][0]_i_1_n_0\
    );
\s[ipv4_remain_p6][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_6_n_0\,
      I1 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I2 => \s[ipv4_remain_p6][10]_i_2_n_0\,
      I3 => \s[ipv4_remain_m2][10]_i_4_n_0\,
      I4 => \s[ipv4_remain_m2][10]_i_2_n_0\,
      O => \s[ipv4_remain_p6][10]_i_1_n_0\
    );
\s[ipv4_remain_p6][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \s[ipv4_remain_p6][6]_i_2_n_0\,
      I1 => \s_reg[ipv4_remain_m2]\(6),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => w_minus_6(6),
      I4 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][10]_i_2_n_0\
    );
\s[ipv4_remain_p6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A1F1"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(1),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_p6]\(1),
      O => \s[ipv4_remain_p6][1]_i_1_n_0\
    );
\s[ipv4_remain_p6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0C03F5F50C03"
    )
        port map (
      I0 => \s_reg[ipv4_remain_p6]\(2),
      I1 => w_minus_6(2),
      I2 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I3 => w_minus_6(1),
      I4 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I5 => \s_reg[ipv4_remain_p6]\(1),
      O => \s[ipv4_remain_p6][2]_i_1_n_0\
    );
\s[ipv4_remain_p6][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I1 => \s_reg[ipv4_remain_m2]\(3),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => w_minus_6(3),
      I4 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][3]_i_1_n_0\
    );
\s[ipv4_remain_p6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFF54040000"
    )
        port map (
      I0 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      I1 => w_minus_6(3),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => \s_reg[ipv4_remain_m2]\(3),
      I4 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I5 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      O => \s[ipv4_remain_p6][4]_i_1_n_0\
    );
\s[ipv4_remain_p6][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I1 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I2 => \s[ipv4_remain_m2][5]_i_4_n_0\,
      I3 => \s[ipv4_remain_m2][5]_i_2_n_0\,
      O => \s[ipv4_remain_p6][5]_i_1_n_0\
    );
\s[ipv4_remain_p6][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \s[ipv4_remain_p6][6]_i_2_n_0\,
      I1 => \s_reg[ipv4_remain_m2]\(6),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => w_minus_6(6),
      I4 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][6]_i_1_n_0\
    );
\s[ipv4_remain_p6][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s[ipv4_remain_m2][5]_i_5_n_0\,
      I1 => \s[ipv4_remain_m2][5]_i_3_n_0\,
      I2 => \s[ipv4_remain_m2][5]_i_4_n_0\,
      I3 => \s[ipv4_remain_m2][5]_i_2_n_0\,
      O => \s[ipv4_remain_p6][6]_i_2_n_0\
    );
\s[ipv4_remain_p6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \s[ipv4_remain_p6][10]_i_2_n_0\,
      I1 => \s_reg[ipv4_remain_m2]\(7),
      I2 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I3 => w_minus_6(7),
      I4 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][7]_i_1_n_0\
    );
\s[ipv4_remain_p6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888878777888"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I1 => \s[ipv4_remain_p6][10]_i_2_n_0\,
      I2 => \s_reg[ipv4_remain_m2]\(8),
      I3 => \s[ipv4_remain_m2][8]_i_2_n_0\,
      I4 => w_minus_6(8),
      I5 => \s[ipv4_remain_m2][8]_i_3_n_0\,
      O => \s[ipv4_remain_p6][8]_i_1_n_0\
    );
\s[ipv4_remain_p6][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \s[ipv4_remain_m2][10]_i_4_n_0\,
      I1 => \s[ipv4_remain_p6][10]_i_2_n_0\,
      I2 => \s[ipv4_remain_m2][10]_i_5_n_0\,
      I3 => \s[ipv4_remain_m2][10]_i_6_n_0\,
      O => \s[ipv4_remain_p6][9]_i_1_n_0\
    );
\s[is_bootp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FF00000200"
    )
        port map (
      I0 => \info_counts[start_bootp]_i_2_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \s[is_bootp]_i_2_n_0\,
      I4 => \s[is_bootp]_i_3_n_0\,
      I5 => \s_reg[is_bootp]__0\,
      O => \s[is_bootp]_i_1_n_0\
    );
\s[is_bootp]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \s_reg[dhcp_option]\(3),
      I1 => \s_reg[dhcp_option]\(0),
      I2 => \s[is_bootp]_i_4_n_0\,
      I3 => \s_reg[state]\(4),
      O => \s[is_bootp]_i_2_n_0\
    );
\s[is_bootp]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFF7F7FF"
    )
        port map (
      I0 => \s[is_bootp]_i_5_n_0\,
      I1 => got_word_prev,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s[is_bootp]_i_3_n_0\
    );
\s[is_bootp]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \s_reg[dhcp_option]\(6),
      I1 => \s_reg[dhcp_option]\(4),
      I2 => \s_reg[dhcp_option]\(7),
      I3 => \s_reg[dhcp_option]\(5),
      I4 => \s_reg[dhcp_option]\(1),
      I5 => \s_reg[dhcp_option]\(2),
      O => \s[is_bootp]_i_4_n_0\
    );
\s[is_bootp]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \s_reg[state]\(1),
      O => \s[is_bootp]_i_5_n_0\
    );
\s[is_dhcp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \a[next_state]190_out\,
      I1 => got_word_prev,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \info_counts[bad_crc]_i_3_n_0\,
      I4 => \info_counts[good_ntp]_i_2_n_0\,
      I5 => \s_reg[is_dhcp_n_0_]\,
      O => \s[is_dhcp]_i_1_n_0\
    );
\s[is_dhcp]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => is_dhcp_xid_lo,
      I1 => \s_reg[prev_dhcp_xid_hi]__0\,
      O => \a[next_state]190_out\
    );
\s[is_dhcp_ack]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F33BFBF00008080"
    )
        port map (
      I0 => \s_reg[is_dhcp_n_0_]\,
      I1 => \s[is_dhcp_offer]_i_2_n_0\,
      I2 => \s[is_dhcp_ack]_i_2_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[is_dhcp_ack]__0\,
      O => \s[is_dhcp_ack]_i_1_n_0\
    );
\s[is_dhcp_ack]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \s[is_dhcp_offer]_i_4_n_0\,
      I1 => is_whi_05,
      I2 => \s[is_dhcp_offer]_i_5_n_0\,
      I3 => is_prev_wlo_05,
      I4 => \s[is_dhcp_offer]_i_6_n_0\,
      O => \s[is_dhcp_ack]_i_2_n_0\
    );
\s[is_dhcp_offer]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F33BFBF00008080"
    )
        port map (
      I0 => \s_reg[is_dhcp_n_0_]\,
      I1 => \s[is_dhcp_offer]_i_2_n_0\,
      I2 => \s[is_dhcp_offer]_i_3_n_0\,
      I3 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[is_dhcp_offer]__0\,
      O => \s[is_dhcp_offer]_i_1_n_0\
    );
\s[is_dhcp_offer]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => got_word_prev,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \s[is_dhcp_offer]_i_2_n_0\
    );
\s[is_dhcp_offer]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \s[is_dhcp_offer]_i_4_n_0\,
      I1 => is_whi_02,
      I2 => \s[is_dhcp_offer]_i_5_n_0\,
      I3 => is_prev_wlo_02,
      I4 => \s[is_dhcp_offer]_i_6_n_0\,
      O => \s[is_dhcp_offer]_i_3_n_0\
    );
\s[is_dhcp_offer]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002A00"
    )
        port map (
      I0 => \s[is_bootp]_i_4_n_0\,
      I1 => \s_reg[dhcp_option]\(3),
      I2 => \s_reg[dhcp_option]\(4),
      I3 => \s_reg[dhcp_option]\(0),
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \info_counts[good_udp]_i_2_n_0\,
      O => \s[is_dhcp_offer]_i_4_n_0\
    );
\s[is_dhcp_offer]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \s_reg[dhcp_option_remain]\(6),
      I1 => \s_reg[dhcp_option_remain]\(7),
      I2 => \s_reg[dhcp_option_remain]\(5),
      I3 => \s_reg[dhcp_option_remain]\(4),
      I4 => \s[dhcp_option_length_hi]_i_5_n_0\,
      I5 => \s_reg[dhcp_option_remain]\(0),
      O => \s[is_dhcp_offer]_i_5_n_0\
    );
\s[is_dhcp_offer]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \s[dhcp_option_length_hi]_i_6_n_0\,
      I1 => \s_reg[dhcp_option_remain]\(2),
      I2 => \s_reg[dhcp_option_remain]\(3),
      I3 => \s_reg[dhcp_option_remain]\(1),
      I4 => \s_reg[dhcp_option_remain]\(0),
      O => \s[is_dhcp_offer]_i_6_n_0\
    );
\s[is_icmp]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \s[is_icmp]_i_2_n_0\,
      I4 => got_word_prev,
      O => \s[is_icmp]_i_1_n_0\
    );
\s[is_icmp]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      O => \s[is_icmp]_i_2_n_0\
    );
\s[is_ntp]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \s[is_ntp]_i_2_n_0\,
      I1 => \s_reg[is_our_ip]__0\,
      I2 => rcksum_good,
      O => \s[is_ntp]_i_1_n_0\
    );
\s[is_ntp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \info_counts[start_bootp]_i_6_n_0\,
      I1 => \info_counts[start_bootp]_i_5_n_0\,
      I2 => w(1),
      I3 => w(0),
      I4 => \s[is_ntp]_i_3_n_0\,
      I5 => \s[is_ntp]_i_4_n_0\,
      O => \s[is_ntp]_i_2_n_0\
    );
\s[is_ntp]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \^w_reg[15]_0\(3),
      O => \s[is_ntp]_i_3_n_0\
    );
\s[is_ntp]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^w_reg[15]_0\(0),
      I1 => w(2),
      I2 => \^w_reg[15]_0\(1),
      I3 => \^w_reg[15]_0\(4),
      O => \s[is_ntp]_i_4_n_0\
    );
\s[is_ntp_resp]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => is_ntp_mode_4,
      I1 => \s[is_ntp_resp]_i_2_n_0\,
      I2 => got_word_prev,
      I3 => \s_reg[is_ntp_resp]__0\,
      O => \s[is_ntp_resp]_i_1_n_0\
    );
\s[is_ntp_resp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \tcp_recv[window_len][15]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s[is_ntp_resp]_i_2_n_0\
    );
\s[is_our_ip]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF010000"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s[is_our_ip]_i_2_n_0\,
      I4 => \s[is_our_ip]\,
      I5 => \s_reg[is_our_ip]__0\,
      O => \s[is_our_ip]_i_1_n_0\
    );
\s[is_our_ip]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF8000000080"
    )
        port map (
      I0 => \s_reg[is_our_ip]__0\,
      I1 => is_dyn_offer_ip23,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => is_dyn_offer_ip01,
      O => \s[is_our_ip]_i_2_n_0\
    );
\s[is_our_ip]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040040000800000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \s[is_our_ip]_i_4_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s[is_our_ip]\
    );
\s[is_our_ip]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => got_word_prev,
      O => \s[is_our_ip]_i_4_n_0\
    );
\s[is_our_mac]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \a[is_our_mac]\,
      I1 => \s[is_our_mac]_i_3_n_0\,
      I2 => \s[is_our_mac]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => got_word_prev,
      I5 => \s_reg[is_our_mac]__0\,
      O => \s[is_our_mac]_i_1_n_0\
    );
\s[is_our_mac]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55551030555F003F"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s[is_our_mac]_i_3_n_0\
    );
\s[is_our_mac]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455444444444444"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s[is_our_mac]_i_4_n_0\
    );
\s[is_our_mac]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s[is_our_mac]_i_5_n_0\
    );
\s[is_our_mac]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440044004F004FFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => is_our_mac01,
      I2 => \s[pseudo_cksum]_i_2_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \s[is_our_mac]_i_8_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \s[is_our_mac]_i_6_n_0\
    );
\s[is_our_mac]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAC0AAC000C000C"
    )
        port map (
      I0 => is_our_mac23,
      I1 => is_our_mac01,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => is_our_mac45,
      I5 => \s_reg[is_our_mac]__0\,
      O => \s[is_our_mac]_i_7_n_0\
    );
\s[is_our_mac]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => is_our_mac45,
      O => \s[is_our_mac]_i_8_n_0\
    );
\s[is_rarp_resp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF000004000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => is_w_0004,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \s[is_rarp_resp]_i_2_n_0\,
      I5 => \s_reg[is_rarp_resp]__0\,
      O => \s[is_rarp_resp]_i_1_n_0\
    );
\s[is_rarp_resp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => got_word_prev,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s[is_rarp_resp]_i_2_n_0\
    );
\s[is_tcp_ack]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => w(0),
      I1 => \FSM_sequential_s_stat_reg[conn_state][0]\(1),
      I2 => w(2),
      I3 => \^w_reg[15]_0\(0),
      I4 => w(1),
      I5 => \^w_reg[15]_0\(1),
      O => \s_reg[is_tcp_ack]0\
    );
\s[is_tcp_syn]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \s[is_tcp_syn]_i_3_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => got_word_prev,
      I3 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[state]\(6),
      O => \s[is_tcp_syn]\
    );
\s[is_tcp_syn]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^w_reg[15]_0\(0),
      I1 => w(2),
      I2 => \s_reg[fill_ram_tcp_template]__0\,
      I3 => w(1),
      I4 => w(0),
      I5 => \^w_reg[15]_0\(1),
      O => \s_reg[is_tcp_syn]0\
    );
\s[is_tcp_syn]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \s_reg[state]\(4),
      O => \s[is_tcp_syn]_i_3_n_0\
    );
\s[minsz_remain][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain]\(0),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][0]_i_1_n_0\
    );
\s[minsz_remain][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(10),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][10]_i_1_n_0\
    );
\s[minsz_remain][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(1),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][1]_i_1_n_0\
    );
\s[minsz_remain][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(2),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][2]_i_1_n_0\
    );
\s[minsz_remain][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cnts[start_packet]\,
      I1 => \s_reg[minsz_remain_m2]\(3),
      O => \s[minsz_remain][3]_i_1_n_0\
    );
\s[minsz_remain][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(4),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][4]_i_1_n_0\
    );
\s[minsz_remain][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cnts[start_packet]\,
      I1 => \s_reg[minsz_remain_m2]\(5),
      O => \s[minsz_remain][5]_i_1_n_0\
    );
\s[minsz_remain][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(6),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][6]_i_1_n_0\
    );
\s[minsz_remain][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(7),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][7]_i_1_n_0\
    );
\s[minsz_remain][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(8),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][8]_i_1_n_0\
    );
\s[minsz_remain][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(9),
      I1 => \cnts[start_packet]\,
      O => \s[minsz_remain][9]_i_1_n_0\
    );
\s[minsz_remain_m2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CBC4"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(9),
      I1 => \s[minsz_remain_m2][10]_i_2_n_0\,
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[minsz_remain_m2]\(10),
      O => \s[minsz_remain_m2][10]_i_1_n_0\
    );
\s[minsz_remain_m2][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC00CC04"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(7),
      I1 => \s[minsz_remain_m2][9]_i_2_n_0\,
      I2 => \s_reg[minsz_remain_m2]\(6),
      I3 => \cnts[start_packet]\,
      I4 => \s_reg[minsz_remain_m2]\(8),
      O => \s[minsz_remain_m2][10]_i_2_n_0\
    );
\s[minsz_remain_m2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cnts[start_packet]\,
      I1 => \s_reg[minsz_remain_m2]\(1),
      O => \s[minsz_remain_m2][1]_i_1_n_0\
    );
\s[minsz_remain_m2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(2),
      I1 => \cnts[start_packet]\,
      I2 => \s_reg[minsz_remain_m2]\(1),
      O => \s[minsz_remain_m2][2]_i_1_n_0\
    );
\s[minsz_remain_m2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A09"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(3),
      I1 => \s_reg[minsz_remain_m2]\(1),
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[minsz_remain_m2]\(2),
      O => \s[minsz_remain_m2][3]_i_1_n_0\
    );
\s[minsz_remain_m2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAF9"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(4),
      I1 => \s_reg[minsz_remain_m2]\(3),
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[minsz_remain_m2]\(2),
      I4 => \s_reg[minsz_remain_m2]\(1),
      O => \s[minsz_remain_m2][4]_i_1_n_0\
    );
\s[minsz_remain_m2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0001"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(1),
      I1 => \s_reg[minsz_remain_m2]\(2),
      I2 => \s_reg[minsz_remain_m2]\(3),
      I3 => \s_reg[minsz_remain_m2]\(4),
      I4 => \cnts[start_packet]\,
      I5 => \s_reg[minsz_remain_m2]\(5),
      O => \s[minsz_remain_m2][5]_i_1_n_0\
    );
\s[minsz_remain_m2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s[minsz_remain_m2][9]_i_2_n_0\,
      I1 => \cnts[start_packet]\,
      I2 => \s_reg[minsz_remain_m2]\(6),
      O => \s[minsz_remain_m2][6]_i_1_n_0\
    );
\s[minsz_remain_m2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CBC4"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(6),
      I1 => \s[minsz_remain_m2][9]_i_2_n_0\,
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[minsz_remain_m2]\(7),
      O => \s[minsz_remain_m2][7]_i_1_n_0\
    );
\s[minsz_remain_m2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFBCC04"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(7),
      I1 => \s[minsz_remain_m2][9]_i_2_n_0\,
      I2 => \s_reg[minsz_remain_m2]\(6),
      I3 => \cnts[start_packet]\,
      I4 => \s_reg[minsz_remain_m2]\(8),
      O => \s[minsz_remain_m2][8]_i_1_n_0\
    );
\s[minsz_remain_m2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFEFF0F00010"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(8),
      I1 => \s_reg[minsz_remain_m2]\(6),
      I2 => \s[minsz_remain_m2][9]_i_2_n_0\,
      I3 => \s_reg[minsz_remain_m2]\(7),
      I4 => \cnts[start_packet]\,
      I5 => \s_reg[minsz_remain_m2]\(9),
      O => \s[minsz_remain_m2][9]_i_1_n_0\
    );
\s[minsz_remain_m2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_reg[minsz_remain_m2]\(5),
      I1 => \s_reg[minsz_remain_m2]\(1),
      I2 => \s_reg[minsz_remain_m2]\(2),
      I3 => \cnts[start_packet]\,
      I4 => \s_reg[minsz_remain_m2]\(3),
      I5 => \s_reg[minsz_remain_m2]\(4),
      O => \s[minsz_remain_m2][9]_i_2_n_0\
    );
\s[off][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \s_reg[off]\(10),
      I1 => \s_reg[off]\(8),
      I2 => \s[off][10]_i_2_n_0\,
      I3 => \s_reg[off]\(7),
      I4 => \s_reg[off]\(9),
      O => \^s_reg[off][10]_0\(9)
    );
\s[off][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_reg[off]\(6),
      I1 => \s_reg[off]\(4),
      I2 => \s_reg[off]\(1),
      I3 => \s_reg[off]\(2),
      I4 => \s_reg[off]\(3),
      I5 => \s_reg[off]\(5),
      O => \s[off][10]_i_2_n_0\
    );
\s[off][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[off]\(1),
      O => \^s_reg[off][10]_0\(0)
    );
\s[off][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[off]\(1),
      I1 => \s_reg[off]\(2),
      O => \^s_reg[off][10]_0\(1)
    );
\s[off][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[off]\(3),
      I1 => \s_reg[off]\(2),
      I2 => \s_reg[off]\(1),
      O => \^s_reg[off][10]_0\(2)
    );
\s[off][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \s_reg[off]\(4),
      I1 => \s_reg[off]\(1),
      I2 => \s_reg[off]\(2),
      I3 => \s_reg[off]\(3),
      O => \^s_reg[off][10]_0\(3)
    );
\s[off][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \s_reg[off]\(5),
      I1 => \s_reg[off]\(3),
      I2 => \s_reg[off]\(2),
      I3 => \s_reg[off]\(1),
      I4 => \s_reg[off]\(4),
      O => \^s_reg[off][10]_0\(4)
    );
\s[off][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_reg[off]\(6),
      I1 => \s_reg[off]\(4),
      I2 => \s_reg[off]\(1),
      I3 => \s_reg[off]\(2),
      I4 => \s_reg[off]\(3),
      I5 => \s_reg[off]\(5),
      O => \^s_reg[off][10]_0\(5)
    );
\s[off][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[off]\(7),
      I1 => \s[off][10]_i_2_n_0\,
      O => \^s_reg[off][10]_0\(6)
    );
\s[off][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[off]\(8),
      I1 => \s[off][10]_i_2_n_0\,
      I2 => \s_reg[off]\(7),
      O => \^s_reg[off][10]_0\(7)
    );
\s[off][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \s_reg[off]\(9),
      I1 => \s_reg[off]\(7),
      I2 => \s[off][10]_i_2_n_0\,
      I3 => \s_reg[off]\(8),
      O => \^s_reg[off][10]_0\(8)
    );
\s[packet_start_count][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(0),
      I1 => \cnts[start_packet]\,
      O => \plusOp__2\(0)
    );
\s[packet_start_count][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(1),
      I1 => \cnts[start_packet]\,
      I2 => \s_reg[packet_start_count]\(0),
      O => \plusOp__2\(1)
    );
\s[packet_start_count][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(2),
      I1 => \s_reg[packet_start_count]\(0),
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[packet_start_count]\(1),
      O => \plusOp__2\(2)
    );
\s[packet_start_count][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(3),
      I1 => \s_reg[packet_start_count]\(2),
      I2 => \s_reg[packet_start_count]\(1),
      I3 => \cnts[start_packet]\,
      I4 => \s_reg[packet_start_count]\(0),
      O => \plusOp__2\(3)
    );
\s[packet_start_count][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(4),
      I1 => \s_reg[packet_start_count]\(3),
      I2 => \s_reg[packet_start_count]\(0),
      I3 => \cnts[start_packet]\,
      I4 => \s_reg[packet_start_count]\(1),
      I5 => \s_reg[packet_start_count]\(2),
      O => \plusOp__2\(4)
    );
\s[packet_start_count][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(5),
      I1 => \s[packet_start_count][7]_i_2_n_0\,
      O => \plusOp__2\(5)
    );
\s[packet_start_count][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(6),
      I1 => \s_reg[packet_start_count]\(5),
      I2 => \s[packet_start_count][7]_i_2_n_0\,
      O => \plusOp__2\(6)
    );
\s[packet_start_count][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(7),
      I1 => \s[packet_start_count][7]_i_2_n_0\,
      I2 => \s_reg[packet_start_count]\(5),
      I3 => \s_reg[packet_start_count]\(6),
      O => \plusOp__2\(7)
    );
\s[packet_start_count][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_reg[packet_start_count]\(3),
      I1 => \s_reg[packet_start_count]\(0),
      I2 => \cnts[start_packet]\,
      I3 => \s_reg[packet_start_count]\(1),
      I4 => \s_reg[packet_start_count]\(2),
      I5 => \s_reg[packet_start_count]\(4),
      O => \s[packet_start_count][7]_i_2_n_0\
    );
\s[psdcksum][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5EF2"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s[psdcksum][15]_i_12_n_0\,
      I5 => \s_reg[state]\(6),
      O => \s[psdcksum][15]_i_10_n_0\
    );
\s[psdcksum][15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004014"
    )
        port map (
      I0 => \s[psdcksum][15]_i_13_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(5),
      I3 => \s_reg[state]\(6),
      I4 => \s[psdcksum][15]_i_14_n_0\,
      O => \s[psdcksum][15]_i_11_n_0\
    );
\s[psdcksum][15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(5),
      O => \s[psdcksum][15]_i_12_n_0\
    );
\s[psdcksum][15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1115BB11"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(5),
      I2 => \s_reg[state]\(2),
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \s_reg[state]\(3),
      O => \s[psdcksum][15]_i_13_n_0\
    );
\s[psdcksum][15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14FFFFF4"
    )
        port map (
      I0 => \s_reg[state]\(5),
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(3),
      O => \s[psdcksum][15]_i_14_n_0\
    );
\s[psdcksum][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][15]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(12),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_2_n_0\
    );
\s[psdcksum][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][14]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(11),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_3_n_0\
    );
\s[psdcksum][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][13]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(10),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_4_n_0\
    );
\s[psdcksum][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][12]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(9),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_5_n_0\
    );
\s[psdcksum][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][11]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(8),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_6_n_0\
    );
\s[psdcksum][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][10]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(7),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_7_n_0\
    );
\s[psdcksum][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][9]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(6),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_8_n_0\
    );
\s[psdcksum][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][8]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(5),
      I3 => \s[psdcksum][15]_i_11_n_0\,
      O => \s[psdcksum][15]_i_9_n_0\
    );
\s[psdcksum][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0FB0000"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \s_reg[is_tcp]__0\,
      I2 => \s[pseudo_cksum]_i_3_n_0\,
      I3 => \s_reg[is_udp_n_0_]\,
      I4 => got_word_prev,
      I5 => \a[next_accum_cksum]\,
      O => \s[psdcksum]\
    );
\s[psdcksum][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][7]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(4),
      O => \s[psdcksum][7]_i_2_n_0\
    );
\s[psdcksum][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][6]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(3),
      O => \s[psdcksum][7]_i_3_n_0\
    );
\s[psdcksum][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][5]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(2),
      O => \s[psdcksum][7]_i_4_n_0\
    );
\s[psdcksum][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][4]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(1),
      O => \s[psdcksum][7]_i_5_n_0\
    );
\s[psdcksum][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][3]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => \^w_reg[15]_0\(0),
      O => \s[psdcksum][7]_i_6_n_0\
    );
\s[psdcksum][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][2]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => w(2),
      O => \s[psdcksum][7]_i_7_n_0\
    );
\s[psdcksum][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][1]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => w(1),
      O => \s[psdcksum][7]_i_8_n_0\
    );
\s[psdcksum][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[psdcksum_n_0_][0]\,
      I1 => \s[psdcksum][15]_i_10_n_0\,
      I2 => w(0),
      O => \s[psdcksum][7]_i_9_n_0\
    );
\s[pseudo_cksum]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => \s[pseudo_cksum]_i_2_n_0\,
      I1 => \s_reg[is_tcp]__0\,
      I2 => \s[pseudo_cksum]_i_3_n_0\,
      I3 => \s_reg[is_udp_n_0_]\,
      O => \a[next_pseudo_cksum]\
    );
\s[pseudo_cksum]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F7F"
    )
        port map (
      I0 => \s_reg[prev_our_b_ip01]__0\,
      I1 => is_our_b_ip23,
      I2 => \info_counts_reg[ip_b_for_us]_1\,
      I3 => \s_reg[prev_our_a_ip01]__0\,
      I4 => is_our_a_ip23,
      O => \s[pseudo_cksum]_i_2_n_0\
    );
\s[pseudo_cksum]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_3_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s[pseudo_cksum]_i_3_n_0\
    );
\s[rcksum][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(12),
      I2 => \s_reg[psdcksum_n_0_][15]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][15]\,
      O => \s[rcksum][15]_i_10_n_0\
    );
\s[rcksum][15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(11),
      I2 => \s_reg[psdcksum_n_0_][14]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][14]\,
      O => \s[rcksum][15]_i_11_n_0\
    );
\s[rcksum][15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(10),
      I2 => \s_reg[psdcksum_n_0_][13]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][13]\,
      O => \s[rcksum][15]_i_12_n_0\
    );
\s[rcksum][15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(9),
      I2 => \s_reg[psdcksum_n_0_][12]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][12]\,
      O => \s[rcksum][15]_i_13_n_0\
    );
\s[rcksum][15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(8),
      I2 => \s_reg[psdcksum_n_0_][11]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][11]\,
      O => \s[rcksum][15]_i_14_n_0\
    );
\s[rcksum][15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(7),
      I2 => \s_reg[psdcksum_n_0_][10]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][10]\,
      O => \s[rcksum][15]_i_15_n_0\
    );
\s[rcksum][15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(6),
      I2 => \s_reg[psdcksum_n_0_][9]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][9]\,
      O => \s[rcksum][15]_i_16_n_0\
    );
\s[rcksum][15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(5),
      I2 => \s_reg[psdcksum_n_0_][8]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][8]\,
      O => \s[rcksum][15]_i_17_n_0\
    );
\s[rcksum][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(12),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(15)
    );
\s[rcksum][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(11),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(14)
    );
\s[rcksum][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(10),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(13)
    );
\s[rcksum][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(9),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(12)
    );
\s[rcksum][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(8),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(11)
    );
\s[rcksum][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(7),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(10)
    );
\s[rcksum][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(6),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(9)
    );
\s[rcksum][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(5),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(8)
    );
\s[rcksum][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => R,
      I1 => \s_reg[pseudo_cksum]__0\,
      I2 => \s_reg[accum_cksum]__0\,
      O => \s[rcksum][16]_i_2_n_0\
    );
\s[rcksum][7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_reg[rcksum_n_0_][16]\,
      I1 => \s_reg[accum_cksum]__0\,
      O => p_74_out
    );
\s[rcksum][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(4),
      I2 => \s_reg[psdcksum_n_0_][7]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][7]\,
      O => \s[rcksum][7]_i_11_n_0\
    );
\s[rcksum][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(3),
      I2 => \s_reg[psdcksum_n_0_][6]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][6]\,
      O => \s[rcksum][7]_i_12_n_0\
    );
\s[rcksum][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(2),
      I2 => \s_reg[psdcksum_n_0_][5]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][5]\,
      O => \s[rcksum][7]_i_13_n_0\
    );
\s[rcksum][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(1),
      I2 => \s_reg[psdcksum_n_0_][4]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][4]\,
      O => \s[rcksum][7]_i_14_n_0\
    );
\s[rcksum][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => \^w_reg[15]_0\(0),
      I2 => \s_reg[psdcksum_n_0_][3]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][3]\,
      O => \s[rcksum][7]_i_15_n_0\
    );
\s[rcksum][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => w(2),
      I2 => \s_reg[psdcksum_n_0_][2]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][2]\,
      O => \s[rcksum][7]_i_16_n_0\
    );
\s[rcksum][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB4444444B444"
    )
        port map (
      I0 => \s[ignore_wcksum]_i_2_n_0\,
      I1 => w(1),
      I2 => \s_reg[psdcksum_n_0_][1]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      I4 => \s_reg[accum_cksum]__0\,
      I5 => \s_reg[rcksum_n_0_][1]\,
      O => \s[rcksum][7]_i_17_n_0\
    );
\s[rcksum][7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \s_reg[rcksum_n_0_][16]\,
      I2 => \s[ignore_wcksum]_i_2_n_0\,
      I3 => w(0),
      O => \s[rcksum][7]_i_18_n_0\
    );
\s[rcksum][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[rcksum_n_0_][0]\,
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \s_reg[psdcksum_n_0_][0]\,
      I3 => \s_reg[pseudo_cksum]__0\,
      O => \s[rcksum][7]_i_2_n_0\
    );
\s[rcksum][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(4),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(7)
    );
\s[rcksum][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(3),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(6)
    );
\s[rcksum][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(5)
    );
\s[rcksum][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(1),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(4)
    );
\s[rcksum][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^w_reg[15]_0\(0),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(3)
    );
\s[rcksum][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(2),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(2)
    );
\s[rcksum][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(1),
      I1 => \s[ignore_wcksum]_i_2_n_0\,
      O => w_accum_cksum(1)
    );
\s[reg][0][other_ip_port][portno][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I1 => \s_reg[fill_ram_arp_icmp]__0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg][0][other_ip_port][ip01]\
    );
\s[reg][0][seq_active_marks][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEAAAA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      I1 => \s_reg[do_reg_access]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I5 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg][0][seq_active_marks]\(0)
    );
\s[reg][0][seq_active_marks][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \s_reg[do_reg_disconnect]__0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \s[reg][0][seq_reset_armed]57_out\
    );
\s[reg][0][seq_active_marks][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEAAAA"
    )
        port map (
      I0 => \info_counts_reg[timeout_tick]_1\,
      I1 => \s_reg[do_reg_access]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I5 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg][0][seq_active_marks][1]_i_2_n_0\
    );
\s[reg][0][seq_active_marks][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \s_reg[fill_ram_arp_icmp]__0\,
      I4 => \s_reg[do_reg_access]__0\,
      O => \s[reg][0][seq_active_marks]\(1)
    );
\s[reg][0][seq_arm_reset_no][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \s_reg[do_reg_seq_reset_arm]__0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \s[reg][0][seq_arm_reset_no]\
    );
\s[reg][0][seq_connected]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => p_20_in(0),
      O => \s[reg][0][seq_connected]_i_1_n_0\
    );
\s[reg][0][seq_did_access]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F704000000"
    )
        port map (
      I0 => \s_reg[do_reg_seq_reset]__0\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[fill_ram_udp_regacc]__0\,
      I4 => \s_reg[do_reg_access]__0\,
      I5 => \s_reg[reg][0][seq_did_access_n_0_]\,
      O => \s[reg][0][seq_did_access]_i_1_n_0\
    );
\s[reg][0][seq_no][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D515"
    )
        port map (
      I0 => \s_reg[reg][0][seq_no]\(0),
      I1 => \s_reg[fill_ram_arp_icmp]__0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      O => \s[reg][0][seq_no][0]_i_1_n_0\
    );
\s[reg][0][seq_no][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \s[reg][0][seq_no][1]_i_2_n_0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      O => \s[reg][0][seq_no][1]_i_1_n_0\
    );
\s[reg][0][seq_no][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \s_reg[reg][0][seq_no]\(0),
      I1 => \s_reg[reg][1][seq_no]\(0),
      I2 => \s_reg[reg][0][seq_no]\(1),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_no]\(1),
      O => \s[reg][0][seq_no][1]_i_2_n_0\
    );
\s[reg][0][seq_no][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFBFFFBF4000"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      I4 => \s[reg][0][seq_no][2]_i_2_n_0\,
      I5 => \s_reg[reg][0][seq_no]\(2),
      O => \s[reg][0][seq_no][2]_i_1_n_0\
    );
\s[reg][0][seq_no][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \s_reg[reg][0][seq_no]\(1),
      I1 => \s_reg[reg][1][seq_no]\(1),
      I2 => \s_reg[reg][0][seq_no]\(0),
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_no]\(0),
      O => \s[reg][0][seq_no][2]_i_2_n_0\
    );
\s[reg][0][seq_no][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFBFFFBF4000"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(3),
      I4 => \s[reg][0][seq_no][3]_i_2_n_0\,
      I5 => \s_reg[reg][0][seq_no]\(3),
      O => \s[reg][0][seq_no][3]_i_1_n_0\
    );
\s[reg][0][seq_no][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444500000005000"
    )
        port map (
      I0 => \s[reg][1][seq_no][1]_i_2_n_0\,
      I1 => \s_reg[reg][1][seq_no]\(1),
      I2 => \s_reg[reg][0][seq_no]\(1),
      I3 => \s_reg[reg][0][seq_no]\(2),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(2),
      O => \s[reg][0][seq_no][3]_i_2_n_0\
    );
\s[reg][0][seq_no][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040BFFFBFFF0040"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      I4 => \s[reg][1][seq_no][4]_i_2_n_0\,
      I5 => \s_reg[reg][0][seq_no]\(4),
      O => \s[reg][0][seq_no][4]_i_1_n_0\
    );
\s[reg][0][seq_no][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040BFFFBFFF0040"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      I4 => \s[reg][0][seq_no][5]_i_2_n_0\,
      I5 => \s_reg[reg][0][seq_no]\(5),
      O => \s[reg][0][seq_no][5]_i_1_n_0\
    );
\s[reg][0][seq_no][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(3),
      I1 => \s_reg[reg][0][seq_no]\(3),
      I2 => \s[reg][0][seq_no][3]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(4),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(4),
      O => \s[reg][0][seq_no][5]_i_2_n_0\
    );
\s[reg][0][seq_no][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \s[reg][1][seq_no][6]_i_2_n_0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]__0\(6),
      O => \s[reg][0][seq_no][6]_i_1_n_0\
    );
\s[reg][0][seq_no][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08080800000000"
    )
        port map (
      I0 => \s_reg[fill_ram_udp_regacc]__0\,
      I1 => \s_reg[do_reg_access]__0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s_reg[fill_ram_arp_icmp]__0\,
      I5 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \s[reg][0][seq_no]\
    );
\s[reg][0][seq_no][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(7),
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s[reg][1][seq_no][7]_i_4_n_0\,
      O => \s[reg][0][seq_no][7]_i_2_n_0\
    );
\s[reg][0][seq_reset_armed]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBFF00000044"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \s_reg[do_reg_access]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s[reg][1][seq_reset_armed]_i_2_n_0\,
      I5 => \s_reg[reg][0][seq_reset_armed_n_0_]\,
      O => \s[reg][0][seq_reset_armed]_i_1_n_0\
    );
\s[reg][1][other_ip_port][portno][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \s_reg[fill_ram_arp_icmp]__0\,
      O => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\
    );
\s[reg][1][seq_active_marks][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[do_reg_access]__0\,
      I4 => \s_reg[do_reg_seq_reset]__0\,
      I5 => \s_reg[fill_ram_arp_icmp]__0\,
      O => \s[reg][1][seq_active_marks]\(0)
    );
\s[reg][1][seq_active_marks][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[do_reg_disconnect]__0\,
      O => \s[reg][1][seq_reset_armed]\
    );
\s[reg][1][seq_active_marks][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAEAAAEAAA"
    )
        port map (
      I0 => \info_counts_reg[timeout_tick]_1\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[do_reg_access]__0\,
      I4 => \s_reg[do_reg_seq_reset]__0\,
      I5 => \s_reg[fill_ram_arp_icmp]__0\,
      O => \s[reg][1][seq_active_marks][1]_i_2_n_0\
    );
\s[reg][1][seq_active_marks][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[do_reg_access]__0\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \s[reg][1][seq_active_marks]\(1)
    );
\s[reg][1][seq_arm_reset_no][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \^regacc_aux_info[prod][v][reg_ch]\,
      I1 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      I2 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      O => \plusOp__1\(0)
    );
\s[reg][1][seq_arm_reset_no][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      I1 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      I4 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      O => \plusOp__0\(1)
    );
\s[reg][1][seq_arm_reset_no][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \s[reg][1][seq_arm_reset_no][2]_i_2_n_0\,
      I1 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I2 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      O => \s[reg][1][seq_arm_reset_no][2]_i_1_n_0\
    );
\s[reg][1][seq_arm_reset_no][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      I1 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg][1][seq_arm_reset_no][2]_i_2_n_0\
    );
\s[reg][1][seq_arm_reset_no][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      I1 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      I2 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(3),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_arm_reset_no]\(3),
      O => \s[reg][1][seq_arm_reset_no][3]_i_1_n_0\
    );
\s[reg][1][seq_arm_reset_no][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      I1 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(0),
      I4 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      O => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\
    );
\s[reg][1][seq_arm_reset_no][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35CA3ACAC5CACACA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s[reg][1][seq_arm_reset_no][4]_i_2_n_0\,
      I4 => \s_reg[reg][0][seq_arm_reset_no]\(3),
      I5 => \s_reg[reg][1][seq_arm_reset_no]\(3),
      O => \plusOp__0\(4)
    );
\s[reg][1][seq_arm_reset_no][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A0000000A000"
    )
        port map (
      I0 => \s[reg][1][seq_arm_reset_no][2]_i_2_n_0\,
      I1 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I2 => \s_reg[reg][0][seq_arm_reset_no]\(1),
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      O => \s[reg][1][seq_arm_reset_no][4]_i_2_n_0\
    );
\s[reg][1][seq_arm_reset_no][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35CAC5CA3ACACACA"
    )
        port map (
      I0 => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      I1 => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s[reg][1][seq_arm_reset_no][5]_i_2_n_0\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      O => \plusOp__0\(5)
    );
\s[reg][1][seq_arm_reset_no][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      I1 => \s_reg[reg][0][seq_arm_reset_no]\(2),
      I2 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_arm_reset_no]\(3),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_arm_reset_no]\(3),
      O => \s[reg][1][seq_arm_reset_no][5]_i_2_n_0\
    );
\s[reg][1][seq_arm_reset_no][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B88BB874B8B8B8"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]__0\(6),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_arm_reset_no]__0\(6),
      I3 => \s[reg][1][seq_arm_reset_no][6]_i_2_n_0\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      O => \plusOp__1\(6)
    );
\s[reg][1][seq_arm_reset_no][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000404000000"
    )
        port map (
      I0 => is_req_seq_arm_reset_no_i_8_n_0,
      I1 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I2 => is_req_seq_arm_reset_no_i_7_n_0,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      O => \s[reg][1][seq_arm_reset_no][6]_i_2_n_0\
    );
\s[reg][1][seq_arm_reset_no][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \s_reg[do_reg_seq_reset_arm]__0\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg][1][seq_arm_reset_no]\
    );
\s[reg][1][seq_arm_reset_no][7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s[reg][1][seq_arm_reset_no][7]_i_3_n_0\,
      O => \plusOp__0\(7)
    );
\s[reg][1][seq_arm_reset_no][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C05FC0A03F5F3F"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]__0\(6),
      I1 => \s_reg[reg][0][seq_arm_reset_no]__0\(6),
      I2 => \s[reg][1][seq_arm_reset_no][7]_i_4_n_0\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][1][seq_arm_reset_no]__0\(7),
      I5 => \s_reg[reg][0][seq_arm_reset_no]__0\(7),
      O => \s[reg][1][seq_arm_reset_no][7]_i_3_n_0\
    );
\s[reg][1][seq_arm_reset_no][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => is_req_seq_arm_reset_no_i_9_n_0,
      I1 => is_req_seq_arm_reset_no_i_7_n_0,
      I2 => \s[reg][1][seq_arm_reset_no][3]_i_2_n_0\,
      I3 => is_req_seq_arm_reset_no_i_8_n_0,
      I4 => is_req_seq_arm_reset_no_i_10_n_0,
      O => \s[reg][1][seq_arm_reset_no][7]_i_4_n_0\
    );
\s[reg][1][seq_connected]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => p_20_in(1),
      O => \s[reg][1][seq_connected]_i_1_n_0\
    );
\s[reg][1][seq_did_access]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFF00800000"
    )
        port map (
      I0 => \s_reg[fill_ram_udp_regacc]__0\,
      I1 => \s_reg[do_reg_access]__0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I5 => \s_reg[reg][1][seq_did_access_n_0_]\,
      O => \s[reg][1][seq_did_access]_i_1_n_0\
    );
\s[reg][1][seq_no][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(0),
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][1][seq_no]\(0),
      O => \s[reg][1][seq_no][0]_i_1_n_0\
    );
\s[reg][1][seq_no][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80008000FF7F"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_arm_reset_no]\(1),
      I4 => \s[reg][1][seq_no][1]_i_2_n_0\,
      I5 => \s_reg[reg][1][seq_no]\(1),
      O => \s[reg][1][seq_no][1]_i_1_n_0\
    );
\s[reg][1][seq_no][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(0),
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[reg][0][seq_no]\(0),
      O => \s[reg][1][seq_no][1]_i_2_n_0\
    );
\s[reg][1][seq_no][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(2),
      I1 => \s_reg[fill_ram_arp_icmp]__0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \s[reg][1][seq_no][2]_i_2_n_0\,
      O => \s[reg][1][seq_no][2]_i_1_n_0\
    );
\s[reg][1][seq_no][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \s[reg][1][seq_no][1]_i_2_n_0\,
      I1 => \s_reg[reg][1][seq_no]\(1),
      I2 => \s_reg[reg][0][seq_no]\(1),
      I3 => \s_reg[reg][0][seq_no]\(2),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(2),
      O => \s[reg][1][seq_no][2]_i_2_n_0\
    );
\s[reg][1][seq_no][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]\(3),
      I1 => \s_reg[fill_ram_arp_icmp]__0\,
      I2 => \s_reg[do_reg_seq_reset]__0\,
      I3 => \s[reg][1][seq_no][3]_i_2_n_0\,
      O => \s[reg][1][seq_no][3]_i_1_n_0\
    );
\s[reg][1][seq_no][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(2),
      I1 => \s_reg[reg][0][seq_no]\(2),
      I2 => \s[reg][0][seq_no][2]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(3),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(3),
      O => \s[reg][1][seq_no][3]_i_2_n_0\
    );
\s[reg][1][seq_no][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00807FFF7FFF0080"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      I4 => \s[reg][1][seq_no][4]_i_2_n_0\,
      I5 => \s_reg[reg][1][seq_no]\(4),
      O => \s[reg][1][seq_no][4]_i_1_n_0\
    );
\s[reg][1][seq_no][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(2),
      I1 => \s_reg[reg][0][seq_no]\(2),
      I2 => \s[reg][0][seq_no][2]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(3),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(3),
      O => \s[reg][1][seq_no][4]_i_2_n_0\
    );
\s[reg][1][seq_no][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \s[reg][1][seq_no][5]_i_2_n_0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      O => \s[reg][1][seq_no][5]_i_1_n_0\
    );
\s[reg][1][seq_no][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(4),
      I1 => \s_reg[reg][0][seq_no]\(4),
      I2 => \s[reg][1][seq_no][4]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(5),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(5),
      O => \s[reg][1][seq_no][5]_i_2_n_0\
    );
\s[reg][1][seq_no][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \s[reg][1][seq_no][6]_i_2_n_0\,
      I1 => \s_reg[do_reg_seq_reset]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[reg][1][seq_arm_reset_no]__0\(6),
      O => \s[reg][1][seq_no][6]_i_1_n_0\
    );
\s[reg][1][seq_no][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(5),
      I1 => \s_reg[reg][0][seq_no]\(5),
      I2 => \s[reg][0][seq_no][5]_i_2_n_0\,
      I3 => \s_reg[reg][0][seq_no]\(6),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(6),
      O => \s[reg][1][seq_no][6]_i_2_n_0\
    );
\s[reg][1][seq_no][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \s_reg[fill_ram_udp_regacc]__0\,
      I1 => \s_reg[do_reg_access]__0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s[reg][1][seq_no][7]_i_3_n_0\,
      O => \s[reg][1][seq_no]\
    );
\s[reg][1][seq_no][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CCC"
    )
        port map (
      I0 => \s_reg[reg][1][seq_arm_reset_no]__0\(7),
      I1 => \s[reg][1][seq_no][7]_i_4_n_0\,
      I2 => \s_reg[fill_ram_arp_icmp]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      O => \s[reg][1][seq_no][7]_i_2_n_0\
    );
\s[reg][1][seq_no][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \a[good_udp_regacc]\,
      I1 => \s_reg[is_our_mac]__0\,
      I2 => got_word_prev,
      O => \s[reg][1][seq_no][7]_i_3_n_0\
    );
\s[reg][1][seq_no][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_no]\(6),
      I1 => \s_reg[reg][0][seq_no]\(6),
      I2 => is_reg_seq_no_plus_1_i_4_n_0,
      I3 => \s_reg[reg][0][seq_no]\(7),
      I4 => \^regacc_aux_info[prod][v][reg_ch]\,
      I5 => \s_reg[reg][1][seq_no]\(7),
      O => \s[reg][1][seq_no][7]_i_4_n_0\
    );
\s[reg][1][seq_reset_armed]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F77FF00000088"
    )
        port map (
      I0 => \s[reg][1][seq_no][7]_i_3_n_0\,
      I1 => \^regacc_aux_info[prod][v][reg_ch]\,
      I2 => \s_reg[do_reg_access]__0\,
      I3 => \s_reg[do_reg_seq_reset]__0\,
      I4 => \s[reg][1][seq_reset_armed]_i_2_n_0\,
      I5 => \s_reg[reg][1][seq_reset_armed_n_0_]\,
      O => \s[reg][1][seq_reset_armed]_i_1_n_0\
    );
\s[reg][1][seq_reset_armed]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_reg[fill_ram_arp_icmp]__0\,
      I1 => \s_reg[do_reg_seq_reset_arm]__0\,
      O => \s[reg][1][seq_reset_armed]_i_2_n_0\
    );
\s[reg_ch][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => w(0),
      I1 => \s[reg_ch][0]_i_2_n_0\,
      I2 => \s[reg_ch][0]_i_3_n_0\,
      I3 => \s[reg_ch][0]_i_4_n_0\,
      I4 => \s[reg_ch][0]_i_5_n_0\,
      I5 => \^regacc_aux_info[prod][v][reg_ch]\,
      O => \s[reg_ch][0]_i_1_n_0\
    );
\s[reg_ch][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s[reg_ch][0]_i_6_n_0\,
      I1 => rcksum_good,
      I2 => \s_reg[is_our_ip]__0\,
      I3 => got_word_prev,
      O => \s[reg_ch][0]_i_2_n_0\
    );
\s[reg_ch][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \info_counts[start_bootp]_i_5_n_0\,
      I1 => \^w_reg[15]_0\(11),
      I2 => \^w_reg[15]_0\(12),
      I3 => \^w_reg[15]_0\(9),
      I4 => \^w_reg[15]_0\(10),
      O => \s[reg_ch][0]_i_3_n_0\
    );
\s[reg_ch][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^w_reg[15]_0\(1),
      I1 => w(1),
      I2 => \^w_reg[15]_0\(0),
      I3 => w(2),
      O => \s[reg_ch][0]_i_4_n_0\
    );
\s[reg_ch][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^w_reg[15]_0\(2),
      I1 => \^w_reg[15]_0\(4),
      I2 => \^w_reg[15]_0\(3),
      O => \s[reg_ch][0]_i_5_n_0\
    );
\s[reg_ch][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s[accum_cksum]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \s[reg_ch][0]_i_6_n_0\
    );
\s[reg_idp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF08080808"
    )
        port map (
      I0 => \s[reg_ch][0]_i_2_n_0\,
      I1 => \s[reg_ch][0]_i_3_n_0\,
      I2 => \s[reg_idp]_i_2_n_0\,
      I3 => \s[reg_ch][0]_i_5_n_0\,
      I4 => \s[reg_ch][0]_i_4_n_0\,
      I5 => \^regacc_aux_info[prod][v][reg_idp]\,
      O => \s[reg_idp]_i_1_n_0\
    );
\s[reg_idp]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \s[reg_idp]_i_3_n_0\,
      I1 => \^w_reg[15]_0\(1),
      I2 => \^w_reg[15]_0\(2),
      I3 => \^w_reg[15]_0\(3),
      I4 => \^w_reg[15]_0\(4),
      O => \s[reg_idp]_i_2_n_0\
    );
\s[reg_idp]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => w(1),
      I1 => w(0),
      I2 => \^w_reg[15]_0\(0),
      I3 => w(2),
      O => \s[reg_idp]_i_3_n_0\
    );
\s[seqno_hi_next]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB7DEFFFEFFFFB7D"
    )
        port map (
      I0 => w(0),
      I1 => w(1),
      I2 => \tcp_ctrl_stat[base_seqno]\(17),
      I3 => \tcp_ctrl_stat[base_seqno]\(16),
      I4 => w(2),
      I5 => \tcp_ctrl_stat[base_seqno]\(18),
      O => \w_reg[0]_0\
    );
\s[seqno_hi_same]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => got_word_prev,
      I1 => \s[seqno_hi_same]_i_3_n_0\,
      O => \s[seqno_hi_same]\
    );
\s[seqno_hi_same]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w(0),
      I1 => \tcp_ctrl_stat[base_seqno]\(16),
      O => \s[seqno_hi_same]_i_10_n_0\
    );
\s[seqno_hi_same]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7FFD55"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s[seqno_hi_same]_i_11_n_0\
    );
\s[seqno_hi_same]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880080000808"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \actual_woff[7]_i_21_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s[seqno_hi_same]_i_12_n_0\
    );
\s[seqno_hi_same]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FB5FCFFBFBF7B"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \s[seqno_hi_same]_i_13_n_0\
    );
\s[seqno_hi_same]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^fsm_sequential_s_reg[state][5]_rep_0\,
      I1 => \s[seqno_hi_same]_i_8_n_0\,
      I2 => \actual_wdata[8]_i_4__0_n_0\,
      O => \s[seqno_hi_same]_i_3_n_0\
    );
\s[seqno_hi_same]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_9_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(17),
      I2 => w(1),
      I3 => \tcp_ctrl_stat[base_seqno]\(18),
      I4 => w(2),
      I5 => \s[seqno_hi_same]_i_10_n_0\,
      O => \s_stat_reg[base_seqno][17]\
    );
\s[seqno_hi_same]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2F0FF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \s[seqno_hi_same]_i_11_n_0\,
      I2 => \s[seqno_hi_same]_i_12_n_0\,
      I3 => \s[seqno_hi_same]_i_13_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s[seqno_hi_same]_i_8_n_0\
    );
\s[seqno_hi_same]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^w_reg[15]_0\(1),
      I1 => \tcp_ctrl_stat[base_seqno]\(20),
      I2 => \^w_reg[15]_0\(2),
      I3 => \tcp_ctrl_stat[base_seqno]\(21),
      I4 => \tcp_ctrl_stat[base_seqno]\(19),
      I5 => \^w_reg[15]_0\(0),
      O => \s[seqno_hi_same]_i_9_n_0\
    );
\s[tcp_other_ip_port][ip01][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => got_word_prev,
      I2 => \a[good_tcp_packet]\,
      I3 => \s_reg[is_tcp_syn_n_0_]\,
      O => \s[tcp_other_ip_port][ip01]\
    );
\s[wcksum][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(15),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_8\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(15),
      O => \s[wcksum][15]_i_10_n_0\
    );
\s[wcksum][15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(14),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_9\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(14),
      O => \s[wcksum][15]_i_11_n_0\
    );
\s[wcksum][15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(13),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_10\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(13),
      O => \s[wcksum][15]_i_12_n_0\
    );
\s[wcksum][15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(12),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_11\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(12),
      O => \s[wcksum][15]_i_13_n_0\
    );
\s[wcksum][15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(11),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_12\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(11),
      O => \s[wcksum][15]_i_14_n_0\
    );
\s[wcksum][15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(10),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_13\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(10),
      O => \s[wcksum][15]_i_15_n_0\
    );
\s[wcksum][15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(9),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_14\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(9),
      O => \s[wcksum][15]_i_16_n_0\
    );
\s[wcksum][15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(8),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][15]_i_3_n_15\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(8),
      O => \s[wcksum][15]_i_17_n_0\
    );
\s[wcksum][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_8\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(15),
      O => accum_rcksum(15)
    );
\s[wcksum][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_9\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(14),
      O => accum_rcksum(14)
    );
\s[wcksum][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_10\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(13),
      O => accum_rcksum(13)
    );
\s[wcksum][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_11\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(12),
      O => accum_rcksum(12)
    );
\s[wcksum][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_12\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(11),
      O => accum_rcksum(11)
    );
\s[wcksum][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_13\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(10),
      O => accum_rcksum(10)
    );
\s[wcksum][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_14\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(9),
      O => accum_rcksum(9)
    );
\s[wcksum][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_15\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(8),
      O => accum_rcksum(8)
    );
\s[wcksum][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum][16]_i_3_n_7\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(16),
      O => accum_rcksum(16)
    );
\s[wcksum][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(7),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_8\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(7),
      O => \s[wcksum][7]_i_10_n_0\
    );
\s[wcksum][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(6),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_9\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(6),
      O => \s[wcksum][7]_i_11_n_0\
    );
\s[wcksum][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(5),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_10\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(5),
      O => \s[wcksum][7]_i_12_n_0\
    );
\s[wcksum][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(4),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_11\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(4),
      O => \s[wcksum][7]_i_13_n_0\
    );
\s[wcksum][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(3),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_12\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(3),
      O => \s[wcksum][7]_i_14_n_0\
    );
\s[wcksum][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(2),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_13\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(2),
      O => \s[wcksum][7]_i_15_n_0\
    );
\s[wcksum][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_psdcksum(1),
      I1 => dly_s_pseudo_cksum,
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_14\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(1),
      O => \s[wcksum][7]_i_16_n_0\
    );
\s[wcksum][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => dly_s_pseudo_cksum,
      I1 => dly_s_psdcksum(0),
      I2 => dly_s_accum_cksum,
      I3 => \s_reg[wcksum_ip][7]_i_2_n_15\,
      I4 => \s_reg[ignore_wcksum]__0\,
      I5 => actual_wdata(0),
      O => \s[wcksum][7]_i_17_n_0\
    );
\s[wcksum][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_8\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(7),
      O => accum_rcksum(7)
    );
\s[wcksum][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_9\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(6),
      O => accum_rcksum(6)
    );
\s[wcksum][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_10\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(5),
      O => accum_rcksum(5)
    );
\s[wcksum][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_11\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(4),
      O => accum_rcksum(4)
    );
\s[wcksum][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_12\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(3),
      O => accum_rcksum(3)
    );
\s[wcksum][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_13\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(2),
      O => accum_rcksum(2)
    );
\s[wcksum][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_14\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_pseudo_cksum,
      I3 => dly_s_psdcksum(1),
      O => accum_rcksum(1)
    );
\s[wcksum][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_15\,
      I1 => dly_s_accum_cksum,
      I2 => dly_s_psdcksum(0),
      I3 => dly_s_pseudo_cksum,
      O => accum_rcksum(0)
    );
\s[wcksum_ip][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_15\,
      O => in225(0)
    );
\s[wcksum_ip][10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_13\,
      O => in225(10)
    );
\s[wcksum_ip][11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_12\,
      O => in225(11)
    );
\s[wcksum_ip][12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_11\,
      O => in225(12)
    );
\s[wcksum_ip][13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_10\,
      O => in225(13)
    );
\s[wcksum_ip][14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_9\,
      O => in225(14)
    );
\s[wcksum_ip][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \s[accum_cksum]_i_4_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_6_n_0\,
      I5 => got_word_prev,
      O => \s[wcksum_ip][15]_i_1_n_0\
    );
\s[wcksum_ip][15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_8\,
      O => in225(15)
    );
\s[wcksum_ip][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_14\,
      O => in225(1)
    );
\s[wcksum_ip][2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_13\,
      O => in225(2)
    );
\s[wcksum_ip][3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_12\,
      O => in225(3)
    );
\s[wcksum_ip][4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_11\,
      O => in225(4)
    );
\s[wcksum_ip][5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_10\,
      O => in225(5)
    );
\s[wcksum_ip][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_9\,
      O => in225(6)
    );
\s[wcksum_ip][7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][7]_i_2_n_8\,
      O => in225(7)
    );
\s[wcksum_ip][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s_reg[wcksum][16]_0\(0),
      I1 => \^s_reg[wcksum][16]_0\(16),
      O => \s[wcksum_ip][7]_i_3_n_0\
    );
\s[wcksum_ip][8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_15\,
      O => in225(8)
    );
\s[wcksum_ip][9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum_ip][15]_i_3_n_14\,
      O => in225(9)
    );
\s_reg[accum_cksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[next_accum_cksum]\,
      Q => \s_reg[accum_cksum]__0\,
      R => '0'
    );
\s_reg[cksum_0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[cksum_0]_i_1_n_0\,
      Q => \s_reg[cksum_0]__0\,
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => w(0),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(7),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(8),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(9),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(10),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(11),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(12),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => w(1),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => w(2),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(0),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(1),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(2),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(3),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(4),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(5),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip01][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip01][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(6),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => w(0),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(7),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(8),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(9),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(10),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(11),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(12),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => w(1),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => w(2),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(0),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(1),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(2),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(3),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(4),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(5),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      R => '0'
    );
\s_reg[cur_other_ip_port][ip23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][ip23]\,
      D => \^w_reg[15]_0\(6),
      Q => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => w(0),
      Q => \s_reg[cur_other_ip_port][portno]\(0),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(7),
      Q => \s_reg[cur_other_ip_port][portno]\(10),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(8),
      Q => \s_reg[cur_other_ip_port][portno]\(11),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(9),
      Q => \s_reg[cur_other_ip_port][portno]\(12),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(10),
      Q => \s_reg[cur_other_ip_port][portno]\(13),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(11),
      Q => \s_reg[cur_other_ip_port][portno]\(14),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(12),
      Q => \s_reg[cur_other_ip_port][portno]\(15),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => w(1),
      Q => \s_reg[cur_other_ip_port][portno]\(1),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => w(2),
      Q => \s_reg[cur_other_ip_port][portno]\(2),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(0),
      Q => \s_reg[cur_other_ip_port][portno]\(3),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(1),
      Q => \s_reg[cur_other_ip_port][portno]\(4),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(2),
      Q => \s_reg[cur_other_ip_port][portno]\(5),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(3),
      Q => \s_reg[cur_other_ip_port][portno]\(6),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(4),
      Q => \s_reg[cur_other_ip_port][portno]\(7),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(5),
      Q => \s_reg[cur_other_ip_port][portno]\(8),
      R => '0'
    );
\s_reg[cur_other_ip_port][portno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_other_ip_port][portno]\,
      D => \^w_reg[15]_0\(6),
      Q => \s_reg[cur_other_ip_port][portno]\(9),
      R => '0'
    );
\s_reg[dhcp_option][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][0]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(0),
      R => '0'
    );
\s_reg[dhcp_option][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][1]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(1),
      R => '0'
    );
\s_reg[dhcp_option][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][2]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(2),
      R => '0'
    );
\s_reg[dhcp_option][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][3]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(3),
      R => '0'
    );
\s_reg[dhcp_option][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][4]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(4),
      R => '0'
    );
\s_reg[dhcp_option][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][5]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(5),
      R => '0'
    );
\s_reg[dhcp_option][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][6]_i_1_n_0\,
      Q => \s_reg[dhcp_option]\(6),
      R => '0'
    );
\s_reg[dhcp_option][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dhcp_option]\,
      D => \s[dhcp_option][7]_i_2_n_0\,
      Q => \s_reg[dhcp_option]\(7),
      R => '0'
    );
\s_reg[dhcp_option_length_hi]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[dhcp_new_option_length_next]\,
      Q => \s_reg[dhcp_option_length_hi]__0\,
      R => '0'
    );
\s_reg[dhcp_option_remain][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][0]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(0),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][1]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(1),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][2]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(2),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][3]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(3),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][4]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(4),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][5]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(5),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][6]_i_1_n_0\,
      Q => \s_reg[dhcp_option_remain]\(6),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[dhcp_option_remain][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[dhcp_option_remain][7]_i_2_n_0\,
      Q => \s_reg[dhcp_option_remain]\(7),
      R => \s[dhcp_option_remain][7]_i_1_n_0\
    );
\s_reg[do_access]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF0F0F40000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => is_reg_seq_no_plus_1,
      I2 => \s_reg[do_seq_reset]_i_2_n_0\,
      I3 => \s_reg[do_access]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[do_reg_access]__0\,
      O => \s_reg[do_access]_i_1_n_0\
    );
\s_reg[do_access]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => is_udp_ra_reset_arm,
      I2 => is_udp_ra_disconnect,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => \s_reg[do_access]_i_3_n_0\,
      O => \s_reg[do_access]_i_2_n_0\
    );
\s_reg[do_access]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000888"
    )
        port map (
      I0 => is_reg_seq_no_plus_1,
      I1 => \info_counts[udp_disconnect]_i_2_n_0\,
      I2 => \info_counts_reg[udp_ra_seqplus1]_2\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \info_counts_reg[udp_ra_seqplus1]_1\,
      O => \s_reg[do_access]_i_3_n_0\
    );
\s_reg[do_access_idp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00000400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s_reg[do_access_idp]_i_2_n_0\,
      I3 => \s_reg[do_seq_reset]_i_2_n_0\,
      I4 => \s_reg[do_access_idp]_i_3_n_0\,
      I5 => \s_reg[do_reg_access_idp]__0\,
      O => \s_reg[do_access_idp]_i_1_n_0\
    );
\s_reg[do_access_idp]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => is_udp_ra_reset_arm,
      I2 => is_udp_ra_disconnect,
      O => \s_reg[do_access_idp]_i_2_n_0\
    );
\s_reg[do_access_idp]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => is_udp_ra_disconnect,
      I2 => is_udp_ra_reset_arm,
      I3 => is_udp_ra_reset,
      I4 => \^regacc_aux_info[prod][v][reg_idp]\,
      I5 => \info_counts_reg[udp_ra_idp_busy]_1\,
      O => \s_reg[do_access_idp]_i_3_n_0\
    );
\s_reg[do_disconnect]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0FFFF20000000"
    )
        port map (
      I0 => \info_counts[udp_disconnect]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \s_reg[do_disconnect]_i_2_n_0\,
      I4 => \s_reg[do_seq_reset]_i_2_n_0\,
      I5 => \s_reg[do_reg_disconnect]__0\,
      O => \s_reg[do_disconnect]_i_1_n_0\
    );
\s_reg[do_disconnect]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset_arm,
      I3 => \info_counts[udp_disconnect]_i_2_n_0\,
      I4 => is_udp_ra_disconnect,
      I5 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \s_reg[do_disconnect]_i_2_n_0\
    );
\s_reg[do_reg_access]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_access]_i_1_n_0\,
      Q => \s_reg[do_reg_access]__0\,
      R => '0'
    );
\s_reg[do_reg_access_idp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_access_idp]_i_1_n_0\,
      Q => \s_reg[do_reg_access_idp]__0\,
      R => '0'
    );
\s_reg[do_reg_disconnect]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_disconnect]_i_1_n_0\,
      Q => \s_reg[do_reg_disconnect]__0\,
      R => '0'
    );
\s_reg[do_reg_seq_failure]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_seq_failure]_i_1_n_0\,
      Q => \s_reg[do_reg_seq_failure]__0\,
      R => '0'
    );
\s_reg[do_reg_seq_reset]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_seq_reset]_i_1_n_0\,
      Q => \s_reg[do_reg_seq_reset]__0\,
      R => '0'
    );
\s_reg[do_reg_seq_reset_arm]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[do_seq_reset_arm]_i_1_n_0\,
      Q => \s_reg[do_reg_seq_reset_arm]__0\,
      R => '0'
    );
\s_reg[do_seq_failure]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \a[do_reg_seq_failure]\,
      I1 => \s_reg[do_seq_reset]_i_2_n_0\,
      I2 => \s_reg[do_seq_failure]_i_3_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[do_reg_seq_failure]__0\,
      O => \s_reg[do_seq_failure]_i_1_n_0\
    );
\s_reg[do_seq_failure]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => is_udp_ra_reset,
      I3 => is_udp_ra_reset_arm,
      I4 => is_udp_ra_disconnect,
      I5 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \a[do_reg_seq_failure]\
    );
\s_reg[do_seq_failure]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAFEAAFE"
    )
        port map (
      I0 => \info_counts[udp_badactivearm]_i_2_n_0\,
      I1 => \s_reg[do_seq_failure]_i_4_n_0\,
      I2 => \s_reg[do_seq_failure]_i_5_n_0\,
      I3 => \^regacc_aux_info[prod][v][reg_idp]\,
      I4 => is_udp_ra_reset_arm,
      I5 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \s_reg[do_seq_failure]_i_3_n_0\
    );
\s_reg[do_seq_failure]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800088888888888"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I2 => \s_reg[reg][1][seq_reset_armed_n_0_]\,
      I3 => \^regacc_aux_info[prod][v][reg_ch]\,
      I4 => \s_reg[reg][0][seq_reset_armed_n_0_]\,
      I5 => is_req_seq_arm_reset_no,
      O => \s_reg[do_seq_failure]_i_4_n_0\
    );
\s_reg[do_seq_failure]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => is_udp_ra_reset,
      I1 => is_udp_ra_disconnect,
      I2 => \s_reg[ipv4_remain_m2_is_0]__0\,
      I3 => \info_counts[udp_disconnect]_i_2_n_0\,
      O => \s_reg[do_seq_failure]_i_5_n_0\
    );
\s_reg[do_seq_reset]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F333300400000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[do_seq_reset]_i_2_n_0\,
      I2 => \info_counts[udp_reset]_i_2_n_0\,
      I3 => \s_reg[do_seq_reset]_i_3_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[do_reg_seq_reset]__0\,
      O => \s_reg[do_seq_reset]_i_1_n_0\
    );
\s_reg[do_seq_reset]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000001"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \s_reg[do_seq_reset]_i_4_n_0\,
      I3 => \info_counts[start_packet]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[do_seq_reset]_i_2_n_0\
    );
\s_reg[do_seq_reset]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => is_udp_ra_reset_arm,
      I1 => \^regacc_aux_info[prod][v][reg_idp]\,
      I2 => is_udp_ra_reset,
      I3 => \s_reg[ipv4_remain_m2_is_0]__0\,
      O => \s_reg[do_seq_reset]_i_3_n_0\
    );
\s_reg[do_seq_reset]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => got_word_prev,
      O => \s_reg[do_seq_reset]_i_4_n_0\
    );
\s_reg[do_seq_reset_arm]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0F0F10000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[do_seq_reset_arm]_i_2_n_0\,
      I2 => \s_reg[do_seq_reset]_i_2_n_0\,
      I3 => \info_counts[udp_arm]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[do_reg_seq_reset_arm]__0\,
      O => \s_reg[do_seq_reset_arm]_i_1_n_0\
    );
\s_reg[do_seq_reset_arm]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \s_reg[reg][1][seq_active_marks_n_0_][0]\,
      I1 => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      I2 => \^regacc_aux_info[prod][v][reg_ch]\,
      I3 => \s_reg[reg][0][seq_active_marks_n_0_][0]\,
      I4 => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      O => \s_reg[do_seq_reset_arm]_i_2_n_0\
    );
\s_reg[dyn_offer_ip_port][ip01][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => w(0),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(16),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(7),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(26),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(8),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(27),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(9),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(28),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(10),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(29),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(11),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(30),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(12),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(31),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => w(1),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(17),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => w(2),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(18),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(0),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(19),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(1),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(20),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(2),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(21),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(3),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(22),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(4),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(23),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(5),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(24),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip01][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip01]\,
      D => \^w_reg[15]_0\(6),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(25),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => w(0),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(0),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(7),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(10),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(8),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(11),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(9),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(12),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(10),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(13),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(11),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(14),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(12),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(15),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => w(1),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(1),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => w(2),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(2),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(0),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(3),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(1),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(4),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(2),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(5),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(3),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(6),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(4),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(7),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(5),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(8),
      R => '0'
    );
\s_reg[dyn_offer_ip_port][ip23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[dyn_offer_ip_port][ip23]\,
      D => \^w_reg[15]_0\(6),
      Q => \s_reg[dyn_offer_ip_port][ip01][15]_0\(9),
      R => '0'
    );
\s_reg[fill_ram_arp_icmp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[fill_ram_arp_icmp]_i_1_n_0\,
      D => \s_reg[fill_ram_arp_icmp]_0\,
      Q => \s_reg[fill_ram_arp_icmp]__0\,
      R => '0'
    );
\s_reg[fill_ram_tcp_template]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[fill_ram_arp_icmp]_i_1_n_0\,
      D => \s_reg[fill_ram_tcp_template]_0\,
      Q => \s_reg[fill_ram_tcp_template]__0\,
      R => '0'
    );
\s_reg[fill_ram_udp_regacc]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[fill_ram_udp_regacc]\,
      Q => \s_reg[fill_ram_udp_regacc]__0\,
      R => '0'
    );
\s_reg[fill_ram_udpacc]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8AAFFFFA8AA"
    )
        port map (
      I0 => \s_reg[fill_ram_udp_regacc]__0\,
      I1 => \s_reg[fill_ram_udpacc]_i_2_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_3_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_4_n_0\,
      I4 => \cnts[start_packet]\,
      I5 => \ram_udp_regacc[stat][hasdata]\,
      O => \a[fill_ram_udp_regacc]\
    );
\s_reg[fill_ram_udpacc]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAABAEAFAAAB"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_23_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_24_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \info_counts[incomplete]_i_3_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_10_n_0\
    );
\s_reg[fill_ram_udpacc]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101010101010101"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_25_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_26_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_27_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_11_n_0\
    );
\s_reg[fill_ram_udpacc]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800000000C000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_12_n_0\
    );
\s_reg[fill_ram_udpacc]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_28_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_29_n_0\,
      I2 => \s[cksum_0]_i_2_n_0\,
      I3 => \s[dhcp_option_length_hi]_i_2_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_30_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_13_n_0\
    );
\s_reg[fill_ram_udpacc]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_31_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_32_n_0\,
      I2 => \s[accum_cksum]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s[is_tcp_syn]_i_3_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_33_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_14_n_0\
    );
\s_reg[fill_ram_udpacc]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAEA"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_34_n_0\,
      I1 => \s[is_icmp]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_35_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_15_n_0\
    );
\s_reg[fill_ram_udpacc]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFB7FFB7FF7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_16_n_0\
    );
\s_reg[fill_ram_udpacc]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_36_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_37_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_38_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_39_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_40_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_17_n_0\
    );
\s_reg[fill_ram_udpacc]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505C7000000000"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_41_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_42_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_18_n_0\
    );
\s_reg[fill_ram_udpacc]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005656000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \tcp_recv[window_len][15]_i_2_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_19_n_0\
    );
\s_reg[fill_ram_udpacc]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_5_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_6_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_7_n_0\,
      I3 => \tcp_recv[window_len][15]_i_2_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_8_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_9_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_2_n_0\
    );
\s_reg[fill_ram_udpacc]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_21_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_20_n_0\
    );
\s_reg[fill_ram_udpacc]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_21_n_0\
    );
\s_reg[fill_ram_udpacc]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF000008080000"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_43_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_44_n_0\,
      I2 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I3 => dly_actual_dowrite_i_54_n_0,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_45_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_22_n_0\
    );
\s_reg[fill_ram_udpacc]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_23_n_0\
    );
\s_reg[fill_ram_udpacc]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_24_n_0\
    );
\s_reg[fill_ram_udpacc]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_25_n_0\
    );
\s_reg[fill_ram_udpacc]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_26_n_0\
    );
\s_reg[fill_ram_udpacc]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_27_n_0\
    );
\s_reg[fill_ram_udpacc]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000000005"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_46_n_0\,
      I1 => \s[is_tcp_syn]_i_3_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_28_n_0\
    );
\s_reg[fill_ram_udpacc]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000001000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_29_n_0\
    );
\s_reg[fill_ram_udpacc]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_10_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_11_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_12_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_13_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_14_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_15_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_3_n_0\
    );
\s_reg[fill_ram_udpacc]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440044004400440F"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_47_n_0\,
      I1 => \s[cur_other_ip_port][ip01][15]_i_2_n_0\,
      I2 => \info_counts[mac_for_us]_i_2_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s[dhcp_option_remain][7]_i_6_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_30_n_0\
    );
\s_reg[fill_ram_udpacc]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \info_counts[incomplete]_i_2_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_48_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[fill_ram_udpacc]_i_49_n_0\,
      I5 => \info_counts[udp_arm]_i_3_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_31_n_0\
    );
\s_reg[fill_ram_udpacc]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444F44"
    )
        port map (
      I0 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_50_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_51_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_52_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_32_n_0\
    );
\s_reg[fill_ram_udpacc]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_33_n_0\
    );
\s_reg[fill_ram_udpacc]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800007E00"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s[state][3]_i_8_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_34_n_0\
    );
\s_reg[fill_ram_udpacc]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000404000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_35_n_0\
    );
\s_reg[fill_ram_udpacc]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110000111F"
    )
        port map (
      I0 => \info_counts[incomplete]_i_3_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s[state][6]_i_27_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I5 => \info_counts[good_udp]_i_2_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_36_n_0\
    );
\s_reg[fill_ram_udpacc]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000400FF000400"
    )
        port map (
      I0 => \info_counts[good_udp]_i_2_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_53_n_0\,
      I2 => \dyn_in_stat[any_arp]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I4 => dly_wudpcksum_i_2_n_0,
      I5 => \FSM_sequential_s[state][5]_i_6_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_37_n_0\
    );
\s_reg[fill_ram_udpacc]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAA"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_54_n_0\,
      I1 => \info_counts[spurious]_i_4_n_0\,
      I2 => \s[ipv4_remain_m2][8]_i_4_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \info_counts[mac_for_us]_i_2_n_0\,
      I5 => \actual_wdata[15]_i_12_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_38_n_0\
    );
\s_reg[fill_ram_udpacc]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000080008800"
    )
        port map (
      I0 => dly_wicmpcksum_i_2_n_0,
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_39_n_0\
    );
\s_reg[fill_ram_udpacc]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_16_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_17_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_18_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_19_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_20_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_4_n_0\
    );
\s_reg[fill_ram_udpacc]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF7FFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_40_n_0\
    );
\s_reg[fill_ram_udpacc]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFEF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_41_n_0\
    );
\s_reg[fill_ram_udpacc]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_42_n_0\
    );
\s_reg[fill_ram_udpacc]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_43_n_0\
    );
\s_reg[fill_ram_udpacc]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_44_n_0\
    );
\s_reg[fill_ram_udpacc]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_45_n_0\
    );
\s_reg[fill_ram_udpacc]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_46_n_0\
    );
\s_reg[fill_ram_udpacc]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_47_n_0\
    );
\s_reg[fill_ram_udpacc]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_48_n_0\
    );
\s_reg[fill_ram_udpacc]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I3 => \tcp_recv[window_len][15]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I5 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_49_n_0\
    );
\s_reg[fill_ram_udpacc]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500000040000000"
    )
        port map (
      I0 => \info_counts[mac_for_us]_i_2_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_5_n_0\
    );
\s_reg[fill_ram_udpacc]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_50_n_0\
    );
\s_reg[fill_ram_udpacc]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_51_n_0\
    );
\s_reg[fill_ram_udpacc]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_52_n_0\
    );
\s_reg[fill_ram_udpacc]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_53_n_0\
    );
\s_reg[fill_ram_udpacc]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000008000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I3 => \FSM_sequential_s[state][5]_i_4_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_54_n_0\
    );
\s_reg[fill_ram_udpacc]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s_reg[fill_ram_udpacc]_i_21_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_6_n_0\
    );
\s_reg[fill_ram_udpacc]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \FSM_sequential_s[state][5]_i_26_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_7_n_0\
    );
\s_reg[fill_ram_udpacc]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I4 => \s_reg[state]\(4),
      O => \s_reg[fill_ram_udpacc]_i_8_n_0\
    );
\s_reg[fill_ram_udpacc]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => \info_counts[good_udp]_i_2_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \s[dhcp_option_remain][7]_i_11_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_22_n_0\,
      O => \s_reg[fill_ram_udpacc]_i_9_n_0\
    );
\s_reg[ignore_wcksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[ignore_wcksum]0\,
      Q => \s_reg[ignore_wcksum]__0\,
      R => '0'
    );
\s_reg[ipv4_remain][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain][1]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_n_0_][1]\,
      R => '0'
    );
\s_reg[ipv4_remain][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain][2]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_n_0_][2]\,
      R => '0'
    );
\s_reg[ipv4_remain_is_0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_is_0]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_is__n_0_0]\,
      R => '0'
    );
\s_reg[ipv4_remain_is_62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_is_62]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_is_62]__0\,
      R => '0'
    );
\s_reg[ipv4_remain_m2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][10]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(10),
      R => '0'
    );
\s_reg[ipv4_remain_m2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => minusOp(3),
      Q => \s_reg[ipv4_remain_m2]\(3),
      R => '0'
    );
\s_reg[ipv4_remain_m2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][4]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(4),
      R => '0'
    );
\s_reg[ipv4_remain_m2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][5]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(5),
      R => '0'
    );
\s_reg[ipv4_remain_m2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][6]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(6),
      R => '0'
    );
\s_reg[ipv4_remain_m2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][7]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(7),
      R => '0'
    );
\s_reg[ipv4_remain_m2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][8]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(8),
      R => '0'
    );
\s_reg[ipv4_remain_m2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2][9]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2]\(9),
      R => '0'
    );
\s_reg[ipv4_remain_m2_is_0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_m2_is_0]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_m2_is_0]__0\,
      R => '0'
    );
\s_reg[ipv4_remain_m8_ge_0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => '1',
      Q => \s_reg[ipv4_remain_m8_ge__n_0_0]\,
      R => '0'
    );
\s_reg[ipv4_remain_p6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][0]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(0),
      R => '0'
    );
\s_reg[ipv4_remain_p6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][10]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(10),
      R => '0'
    );
\s_reg[ipv4_remain_p6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][1]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(1),
      R => '0'
    );
\s_reg[ipv4_remain_p6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][2]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(2),
      R => '0'
    );
\s_reg[ipv4_remain_p6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][3]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(3),
      R => '0'
    );
\s_reg[ipv4_remain_p6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][4]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(4),
      R => '0'
    );
\s_reg[ipv4_remain_p6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][5]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(5),
      R => '0'
    );
\s_reg[ipv4_remain_p6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][6]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(6),
      R => '0'
    );
\s_reg[ipv4_remain_p6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][7]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(7),
      R => '0'
    );
\s_reg[ipv4_remain_p6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][8]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(8),
      R => '0'
    );
\s_reg[ipv4_remain_p6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[ipv4_remain_p6][9]_i_1_n_0\,
      Q => \s_reg[ipv4_remain_p6]\(9),
      R => '0'
    );
\s_reg[is_bootp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_bootp]_i_1_n_0\,
      Q => \s_reg[is_bootp]__0\,
      R => '0'
    );
\s_reg[is_dhcp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_dhcp]_i_1_n_0\,
      Q => \s_reg[is_dhcp_n_0_]\,
      R => '0'
    );
\s_reg[is_dhcp_ack]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_dhcp_ack]_i_1_n_0\,
      Q => \s_reg[is_dhcp_ack]__0\,
      R => '0'
    );
\s_reg[is_dhcp_offer]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_dhcp_offer]_i_1_n_0\,
      Q => \s_reg[is_dhcp_offer]__0\,
      R => '0'
    );
\s_reg[is_icmp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[is_icmp]_i_1_n_0\,
      D => is_icmp,
      Q => \s_reg[is_icmp]__0\,
      R => '0'
    );
\s_reg[is_ntp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => \s[is_ntp]_i_1_n_0\,
      Q => \s_reg[is_ntp_n_0_]\,
      R => '0'
    );
\s_reg[is_ntp_resp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_ntp_resp]_i_1_n_0\,
      Q => \s_reg[is_ntp_resp]__0\,
      R => '0'
    );
\s_reg[is_our_ip]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_our_ip]_i_1_n_0\,
      Q => \s_reg[is_our_ip]__0\,
      R => '0'
    );
\s_reg[is_our_mac]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_our_mac]_i_1_n_0\,
      Q => \s_reg[is_our_mac]__0\,
      R => '0'
    );
\s_reg[is_our_mac]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s[is_our_mac]_i_6_n_0\,
      I1 => \s[is_our_mac]_i_7_n_0\,
      O => \a[is_our_mac]\,
      S => \s[is_our_mac]_i_5_n_0\
    );
\s_reg[is_rarp_resp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[is_rarp_resp]_i_1_n_0\,
      Q => \s_reg[is_rarp_resp]__0\,
      R => '0'
    );
\s_reg[is_tcp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[is_icmp]_i_1_n_0\,
      D => is_tcp,
      Q => \s_reg[is_tcp]__0\,
      R => '0'
    );
\s_reg[is_tcp_ack]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[is_tcp_syn]\,
      D => \s_reg[is_tcp_ack]0\,
      Q => \s_reg[is_tcp_ack]__0\,
      R => '0'
    );
\s_reg[is_tcp_syn]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[is_tcp_syn]\,
      D => \s_reg[is_tcp_syn]0\,
      Q => \s_reg[is_tcp_syn_n_0_]\,
      R => '0'
    );
\s_reg[is_udp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[is_icmp]_i_1_n_0\,
      D => is_udp,
      Q => \s_reg[is_udp_n_0_]\,
      R => '0'
    );
\s_reg[minsz_remain][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][0]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(0),
      R => '0'
    );
\s_reg[minsz_remain][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][10]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(10),
      R => '0'
    );
\s_reg[minsz_remain][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][1]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(1),
      R => '0'
    );
\s_reg[minsz_remain][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][2]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(2),
      R => '0'
    );
\s_reg[minsz_remain][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][3]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(3),
      R => '0'
    );
\s_reg[minsz_remain][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][4]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(4),
      R => '0'
    );
\s_reg[minsz_remain][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][5]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(5),
      R => '0'
    );
\s_reg[minsz_remain][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][6]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(6),
      R => '0'
    );
\s_reg[minsz_remain][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][7]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(7),
      R => '0'
    );
\s_reg[minsz_remain][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][8]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(8),
      R => '0'
    );
\s_reg[minsz_remain][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain][9]_i_1_n_0\,
      Q => \s_reg[minsz_remain]\(9),
      R => '0'
    );
\s_reg[minsz_remain_m2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][10]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(10),
      R => '0'
    );
\s_reg[minsz_remain_m2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][1]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(1),
      R => '0'
    );
\s_reg[minsz_remain_m2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][2]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(2),
      R => '0'
    );
\s_reg[minsz_remain_m2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][3]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(3),
      R => '0'
    );
\s_reg[minsz_remain_m2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][4]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(4),
      R => '0'
    );
\s_reg[minsz_remain_m2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][5]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(5),
      R => '0'
    );
\s_reg[minsz_remain_m2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][6]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(6),
      R => '0'
    );
\s_reg[minsz_remain_m2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][7]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(7),
      R => '0'
    );
\s_reg[minsz_remain_m2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][8]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(8),
      R => '0'
    );
\s_reg[minsz_remain_m2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s[minsz_remain_m2][9]_i_1_n_0\,
      Q => \s_reg[minsz_remain_m2]\(9),
      R => '0'
    );
\s_reg[off][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(9),
      Q => \s_reg[off]\(10),
      R => new_packet_prev
    );
\s_reg[off][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(0),
      Q => \s_reg[off]\(1),
      R => new_packet_prev
    );
\s_reg[off][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(1),
      Q => \s_reg[off]\(2),
      R => new_packet_prev
    );
\s_reg[off][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(2),
      Q => \s_reg[off]\(3),
      R => new_packet_prev
    );
\s_reg[off][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(3),
      Q => \s_reg[off]\(4),
      R => new_packet_prev
    );
\s_reg[off][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(4),
      Q => \s_reg[off]\(5),
      R => new_packet_prev
    );
\s_reg[off][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(5),
      Q => \s_reg[off]\(6),
      R => new_packet_prev
    );
\s_reg[off][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(6),
      Q => \s_reg[off]\(7),
      R => new_packet_prev
    );
\s_reg[off][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(7),
      Q => \s_reg[off]\(8),
      R => new_packet_prev
    );
\s_reg[off][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \^s_reg[off][10]_0\(8),
      Q => \s_reg[off]\(9),
      R => new_packet_prev
    );
\s_reg[packet_start_count][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(0),
      Q => \s_reg[packet_start_count]\(0),
      R => '0'
    );
\s_reg[packet_start_count][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(1),
      Q => \s_reg[packet_start_count]\(1),
      R => '0'
    );
\s_reg[packet_start_count][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(2),
      Q => \s_reg[packet_start_count]\(2),
      R => '0'
    );
\s_reg[packet_start_count][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(3),
      Q => \s_reg[packet_start_count]\(3),
      R => '0'
    );
\s_reg[packet_start_count][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(4),
      Q => \s_reg[packet_start_count]\(4),
      R => '0'
    );
\s_reg[packet_start_count][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(5),
      Q => \s_reg[packet_start_count]\(5),
      R => '0'
    );
\s_reg[packet_start_count][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(6),
      Q => \s_reg[packet_start_count]\(6),
      R => '0'
    );
\s_reg[packet_start_count][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \plusOp__2\(7),
      Q => \s_reg[packet_start_count]\(7),
      R => '0'
    );
\s_reg[prev_dhcp_xid_hi]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => is_dhcp_xid_hi,
      Q => \s_reg[prev_dhcp_xid_hi]__0\,
      R => '0'
    );
\s_reg[prev_our_a_ip01]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => is_our_a_ip01,
      Q => \s_reg[prev_our_a_ip01]__0\,
      R => '0'
    );
\s_reg[prev_our_b_ip01]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => is_our_b_ip01,
      Q => \s_reg[prev_our_b_ip01]__0\,
      R => '0'
    );
\s_reg[psdcksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(0),
      Q => \s_reg[psdcksum_n_0_][0]\,
      R => \s[psdcksum]\
    );
\s_reg[psdcksum][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(10),
      Q => \s_reg[psdcksum_n_0_][10]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(11),
      Q => \s_reg[psdcksum_n_0_][11]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(12),
      Q => \s_reg[psdcksum_n_0_][12]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(13),
      Q => \s_reg[psdcksum_n_0_][13]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(14),
      Q => \s_reg[psdcksum_n_0_][14]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(15),
      Q => \s_reg[psdcksum_n_0_][15]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[psdcksum][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[psdcksum][15]_i_1_n_0\,
      CO(6) => \s_reg[psdcksum][15]_i_1_n_1\,
      CO(5) => \s_reg[psdcksum][15]_i_1_n_2\,
      CO(4) => \s_reg[psdcksum][15]_i_1_n_3\,
      CO(3) => \s_reg[psdcksum][15]_i_1_n_4\,
      CO(2) => \s_reg[psdcksum][15]_i_1_n_5\,
      CO(1) => \s_reg[psdcksum][15]_i_1_n_6\,
      CO(0) => \s_reg[psdcksum][15]_i_1_n_7\,
      DI(7) => \s_reg[psdcksum_n_0_][15]\,
      DI(6) => \s_reg[psdcksum_n_0_][14]\,
      DI(5) => \s_reg[psdcksum_n_0_][13]\,
      DI(4) => \s_reg[psdcksum_n_0_][12]\,
      DI(3) => \s_reg[psdcksum_n_0_][11]\,
      DI(2) => \s_reg[psdcksum_n_0_][10]\,
      DI(1) => \s_reg[psdcksum_n_0_][9]\,
      DI(0) => \s_reg[psdcksum_n_0_][8]\,
      O(7 downto 0) => plusOp(15 downto 8),
      S(7) => \s[psdcksum][15]_i_2_n_0\,
      S(6) => \s[psdcksum][15]_i_3_n_0\,
      S(5) => \s[psdcksum][15]_i_4_n_0\,
      S(4) => \s[psdcksum][15]_i_5_n_0\,
      S(3) => \s[psdcksum][15]_i_6_n_0\,
      S(2) => \s[psdcksum][15]_i_7_n_0\,
      S(1) => \s[psdcksum][15]_i_8_n_0\,
      S(0) => \s[psdcksum][15]_i_9_n_0\
    );
\s_reg[psdcksum][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(16),
      Q => R,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[psdcksum][15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_s_reg[psdcksum][16]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => plusOp(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_s_reg[psdcksum][16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\s_reg[psdcksum][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(1),
      Q => \s_reg[psdcksum_n_0_][1]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(2),
      Q => \s_reg[psdcksum_n_0_][2]\,
      R => \s[psdcksum]\
    );
\s_reg[psdcksum][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(3),
      Q => \s_reg[psdcksum_n_0_][3]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(4),
      Q => \s_reg[psdcksum_n_0_][4]\,
      R => \s[psdcksum]\
    );
\s_reg[psdcksum][5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(5),
      Q => \s_reg[psdcksum_n_0_][5]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(6),
      Q => \s_reg[psdcksum_n_0_][6]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(7),
      Q => \s_reg[psdcksum_n_0_][7]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => R,
      CI_TOP => '0',
      CO(7) => \s_reg[psdcksum][7]_i_1_n_0\,
      CO(6) => \s_reg[psdcksum][7]_i_1_n_1\,
      CO(5) => \s_reg[psdcksum][7]_i_1_n_2\,
      CO(4) => \s_reg[psdcksum][7]_i_1_n_3\,
      CO(3) => \s_reg[psdcksum][7]_i_1_n_4\,
      CO(2) => \s_reg[psdcksum][7]_i_1_n_5\,
      CO(1) => \s_reg[psdcksum][7]_i_1_n_6\,
      CO(0) => \s_reg[psdcksum][7]_i_1_n_7\,
      DI(7) => \s_reg[psdcksum_n_0_][7]\,
      DI(6) => \s_reg[psdcksum_n_0_][6]\,
      DI(5) => \s_reg[psdcksum_n_0_][5]\,
      DI(4) => \s_reg[psdcksum_n_0_][4]\,
      DI(3) => \s_reg[psdcksum_n_0_][3]\,
      DI(2) => \s_reg[psdcksum_n_0_][2]\,
      DI(1) => \s_reg[psdcksum_n_0_][1]\,
      DI(0) => \s_reg[psdcksum_n_0_][0]\,
      O(7 downto 0) => plusOp(7 downto 0),
      S(7) => \s[psdcksum][7]_i_2_n_0\,
      S(6) => \s[psdcksum][7]_i_3_n_0\,
      S(5) => \s[psdcksum][7]_i_4_n_0\,
      S(4) => \s[psdcksum][7]_i_5_n_0\,
      S(3) => \s[psdcksum][7]_i_6_n_0\,
      S(2) => \s[psdcksum][7]_i_7_n_0\,
      S(1) => \s[psdcksum][7]_i_8_n_0\,
      S(0) => \s[psdcksum][7]_i_9_n_0\
    );
\s_reg[psdcksum][8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(8),
      Q => \s_reg[psdcksum_n_0_][8]\,
      S => \s[psdcksum]\
    );
\s_reg[psdcksum][9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => plusOp(9),
      Q => \s_reg[psdcksum_n_0_][9]\,
      S => \s[psdcksum]\
    );
\s_reg[pseudo_cksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[next_pseudo_cksum]\,
      Q => \s_reg[pseudo_cksum]__0\,
      R => '0'
    );
\s_reg[rcksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_15\,
      Q => \s_reg[rcksum_n_0_][0]\,
      R => '0'
    );
\s_reg[rcksum][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_13\,
      Q => \s_reg[rcksum_n_0_][10]\,
      R => '0'
    );
\s_reg[rcksum][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_12\,
      Q => \s_reg[rcksum_n_0_][11]\,
      R => '0'
    );
\s_reg[rcksum][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_11\,
      Q => \s_reg[rcksum_n_0_][12]\,
      R => '0'
    );
\s_reg[rcksum][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_10\,
      Q => \s_reg[rcksum_n_0_][13]\,
      R => '0'
    );
\s_reg[rcksum][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_9\,
      Q => \s_reg[rcksum_n_0_][14]\,
      R => '0'
    );
\s_reg[rcksum][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_8\,
      Q => \s_reg[rcksum_n_0_][15]\,
      R => '0'
    );
\s_reg[rcksum][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[rcksum][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[rcksum][15]_i_1_n_0\,
      CO(6) => \s_reg[rcksum][15]_i_1_n_1\,
      CO(5) => \s_reg[rcksum][15]_i_1_n_2\,
      CO(4) => \s_reg[rcksum][15]_i_1_n_3\,
      CO(3) => \s_reg[rcksum][15]_i_1_n_4\,
      CO(2) => \s_reg[rcksum][15]_i_1_n_5\,
      CO(1) => \s_reg[rcksum][15]_i_1_n_6\,
      CO(0) => \s_reg[rcksum][15]_i_1_n_7\,
      DI(7 downto 0) => w_accum_cksum(15 downto 8),
      O(7) => \s_reg[rcksum][15]_i_1_n_8\,
      O(6) => \s_reg[rcksum][15]_i_1_n_9\,
      O(5) => \s_reg[rcksum][15]_i_1_n_10\,
      O(4) => \s_reg[rcksum][15]_i_1_n_11\,
      O(3) => \s_reg[rcksum][15]_i_1_n_12\,
      O(2) => \s_reg[rcksum][15]_i_1_n_13\,
      O(1) => \s_reg[rcksum][15]_i_1_n_14\,
      O(0) => \s_reg[rcksum][15]_i_1_n_15\,
      S(7) => \s[rcksum][15]_i_10_n_0\,
      S(6) => \s[rcksum][15]_i_11_n_0\,
      S(5) => \s[rcksum][15]_i_12_n_0\,
      S(4) => \s[rcksum][15]_i_13_n_0\,
      S(3) => \s[rcksum][15]_i_14_n_0\,
      S(2) => \s[rcksum][15]_i_15_n_0\,
      S(1) => \s[rcksum][15]_i_16_n_0\,
      S(0) => \s[rcksum][15]_i_17_n_0\
    );
\s_reg[rcksum][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][16]_i_1_n_15\,
      Q => \s_reg[rcksum_n_0_][16]\,
      R => '0'
    );
\s_reg[rcksum][16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[rcksum][15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_s_reg[rcksum][16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_s_reg[rcksum][16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \s_reg[rcksum][16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \s[rcksum][16]_i_2_n_0\
    );
\s_reg[rcksum][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_14\,
      Q => \s_reg[rcksum_n_0_][1]\,
      R => '0'
    );
\s_reg[rcksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_13\,
      Q => \s_reg[rcksum_n_0_][2]\,
      R => '0'
    );
\s_reg[rcksum][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_12\,
      Q => \s_reg[rcksum_n_0_][3]\,
      R => '0'
    );
\s_reg[rcksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_11\,
      Q => \s_reg[rcksum_n_0_][4]\,
      R => '0'
    );
\s_reg[rcksum][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_10\,
      Q => \s_reg[rcksum_n_0_][5]\,
      R => '0'
    );
\s_reg[rcksum][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_9\,
      Q => \s_reg[rcksum_n_0_][6]\,
      R => '0'
    );
\s_reg[rcksum][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][7]_i_1_n_8\,
      Q => \s_reg[rcksum_n_0_][7]\,
      R => '0'
    );
\s_reg[rcksum][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s[rcksum][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[rcksum][7]_i_1_n_0\,
      CO(6) => \s_reg[rcksum][7]_i_1_n_1\,
      CO(5) => \s_reg[rcksum][7]_i_1_n_2\,
      CO(4) => \s_reg[rcksum][7]_i_1_n_3\,
      CO(3) => \s_reg[rcksum][7]_i_1_n_4\,
      CO(2) => \s_reg[rcksum][7]_i_1_n_5\,
      CO(1) => \s_reg[rcksum][7]_i_1_n_6\,
      CO(0) => \s_reg[rcksum][7]_i_1_n_7\,
      DI(7 downto 1) => w_accum_cksum(7 downto 1),
      DI(0) => p_74_out,
      O(7) => \s_reg[rcksum][7]_i_1_n_8\,
      O(6) => \s_reg[rcksum][7]_i_1_n_9\,
      O(5) => \s_reg[rcksum][7]_i_1_n_10\,
      O(4) => \s_reg[rcksum][7]_i_1_n_11\,
      O(3) => \s_reg[rcksum][7]_i_1_n_12\,
      O(2) => \s_reg[rcksum][7]_i_1_n_13\,
      O(1) => \s_reg[rcksum][7]_i_1_n_14\,
      O(0) => \s_reg[rcksum][7]_i_1_n_15\,
      S(7) => \s[rcksum][7]_i_11_n_0\,
      S(6) => \s[rcksum][7]_i_12_n_0\,
      S(5) => \s[rcksum][7]_i_13_n_0\,
      S(4) => \s[rcksum][7]_i_14_n_0\,
      S(3) => \s[rcksum][7]_i_15_n_0\,
      S(2) => \s[rcksum][7]_i_16_n_0\,
      S(1) => \s[rcksum][7]_i_17_n_0\,
      S(0) => \s[rcksum][7]_i_18_n_0\
    );
\s_reg[rcksum][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_15\,
      Q => \s_reg[rcksum_n_0_][8]\,
      R => '0'
    );
\s_reg[rcksum][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[rcksum][15]_i_1_n_14\,
      Q => \s_reg[rcksum_n_0_][9]\,
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(0),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(10),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(11),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(12),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(13),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(14),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(15),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(1),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(2),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(3),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(4),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(5),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(6),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(7),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(8),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip01][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      Q => \s_reg[reg][0][other_ip_port][ip01]\(9),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(0),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(10),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(11),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(12),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(13),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(14),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(15),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(1),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(2),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(3),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(4),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(5),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(6),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(7),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(8),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][ip23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      Q => \s_reg[reg][0][other_ip_port][ip23]\(9),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(0),
      Q => \s_reg[reg][0][other_ip_port][portno]\(0),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(10),
      Q => \s_reg[reg][0][other_ip_port][portno]\(10),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(11),
      Q => \s_reg[reg][0][other_ip_port][portno]\(11),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(12),
      Q => \s_reg[reg][0][other_ip_port][portno]\(12),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(13),
      Q => \s_reg[reg][0][other_ip_port][portno]\(13),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(14),
      Q => \s_reg[reg][0][other_ip_port][portno]\(14),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(15),
      Q => \s_reg[reg][0][other_ip_port][portno]\(15),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(1),
      Q => \s_reg[reg][0][other_ip_port][portno]\(1),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(2),
      Q => \s_reg[reg][0][other_ip_port][portno]\(2),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(3),
      Q => \s_reg[reg][0][other_ip_port][portno]\(3),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(4),
      Q => \s_reg[reg][0][other_ip_port][portno]\(4),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(5),
      Q => \s_reg[reg][0][other_ip_port][portno]\(5),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(6),
      Q => \s_reg[reg][0][other_ip_port][portno]\(6),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(7),
      Q => \s_reg[reg][0][other_ip_port][portno]\(7),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(8),
      Q => \s_reg[reg][0][other_ip_port][portno]\(8),
      R => '0'
    );
\s_reg[reg][0][other_ip_port][portno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(9),
      Q => \s_reg[reg][0][other_ip_port][portno]\(9),
      R => '0'
    );
\s_reg[reg][0][seq_active_marks][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_active_marks][1]_i_2_n_0\,
      D => \s[reg][0][seq_active_marks]\(0),
      Q => \s_reg[reg][0][seq_active_marks_n_0_][0]\,
      R => \s[reg][0][seq_reset_armed]57_out\
    );
\s_reg[reg][0][seq_active_marks][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_active_marks][1]_i_2_n_0\,
      D => \s[reg][0][seq_active_marks]\(1),
      Q => \s_reg[reg][0][seq_active_marks_n_0_][1]\,
      R => \s[reg][0][seq_reset_armed]57_out\
    );
\s_reg[reg][0][seq_arm_reset_no][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__1\(0),
      Q => \s_reg[reg][0][seq_arm_reset_no]\(0),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__0\(1),
      Q => \s_reg[reg][0][seq_arm_reset_no]\(1),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \s[reg][1][seq_arm_reset_no][2]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_arm_reset_no]\(2),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \s[reg][1][seq_arm_reset_no][3]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_arm_reset_no]\(3),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__0\(4),
      Q => \s_reg[reg][0][seq_arm_reset_no]__0\(4),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__0\(5),
      Q => \s_reg[reg][0][seq_arm_reset_no]__0\(5),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__1\(6),
      Q => \s_reg[reg][0][seq_arm_reset_no]__0\(6),
      R => '0'
    );
\s_reg[reg][0][seq_arm_reset_no][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_arm_reset_no]\,
      D => \plusOp__0\(7),
      Q => \s_reg[reg][0][seq_arm_reset_no]__0\(7),
      R => '0'
    );
\s_reg[reg][0][seq_connected]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][0][seq_connected]_i_1_n_0\,
      Q => p_20_in(0),
      R => \s[reg][0][seq_reset_armed]57_out\
    );
\s_reg[reg][0][seq_did_access]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][0][seq_did_access]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_did_access_n_0_]\,
      R => \s[reg][0][seq_reset_armed]57_out\
    );
\s_reg[reg][0][seq_no][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][0]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(0),
      R => '0'
    );
\s_reg[reg][0][seq_no][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][1]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(1),
      R => '0'
    );
\s_reg[reg][0][seq_no][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][2]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(2),
      R => '0'
    );
\s_reg[reg][0][seq_no][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][3]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(3),
      R => '0'
    );
\s_reg[reg][0][seq_no][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][4]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(4),
      R => '0'
    );
\s_reg[reg][0][seq_no][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][5]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(5),
      R => '0'
    );
\s_reg[reg][0][seq_no][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][6]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_no]\(6),
      R => '0'
    );
\s_reg[reg][0][seq_no][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][0][seq_no]\,
      D => \s[reg][0][seq_no][7]_i_2_n_0\,
      Q => \s_reg[reg][0][seq_no]\(7),
      R => '0'
    );
\s_reg[reg][0][seq_reset_armed]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][0][seq_reset_armed]_i_1_n_0\,
      Q => \s_reg[reg][0][seq_reset_armed_n_0_]\,
      R => \s[reg][0][seq_reset_armed]57_out\
    );
\s_reg[reg][1][other_ip_port][ip01][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(0),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(10),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(11),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(12),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(13),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(14),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(15),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(1),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(2),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(3),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(4),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(5),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(6),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(7),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(8),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip01][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      Q => \s_reg[reg][1][other_ip_port][ip01]\(9),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(0),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(10),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(11),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(12),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(13),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(14),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(15),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(1),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(2),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(3),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(4),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(5),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(6),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(7),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(8),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][ip23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      Q => \s_reg[reg][1][other_ip_port][ip23]\(9),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(0),
      Q => \s_reg[reg][1][other_ip_port][portno]\(0),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(10),
      Q => \s_reg[reg][1][other_ip_port][portno]\(10),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(11),
      Q => \s_reg[reg][1][other_ip_port][portno]\(11),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(12),
      Q => \s_reg[reg][1][other_ip_port][portno]\(12),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(13),
      Q => \s_reg[reg][1][other_ip_port][portno]\(13),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(14),
      Q => \s_reg[reg][1][other_ip_port][portno]\(14),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(15),
      Q => \s_reg[reg][1][other_ip_port][portno]\(15),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(1),
      Q => \s_reg[reg][1][other_ip_port][portno]\(1),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(2),
      Q => \s_reg[reg][1][other_ip_port][portno]\(2),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(3),
      Q => \s_reg[reg][1][other_ip_port][portno]\(3),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(4),
      Q => \s_reg[reg][1][other_ip_port][portno]\(4),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(5),
      Q => \s_reg[reg][1][other_ip_port][portno]\(5),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(6),
      Q => \s_reg[reg][1][other_ip_port][portno]\(6),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(7),
      Q => \s_reg[reg][1][other_ip_port][portno]\(7),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(8),
      Q => \s_reg[reg][1][other_ip_port][portno]\(8),
      R => '0'
    );
\s_reg[reg][1][other_ip_port][portno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][other_ip_port][portno][15]_i_1_n_0\,
      D => \s_reg[cur_other_ip_port][portno]\(9),
      Q => \s_reg[reg][1][other_ip_port][portno]\(9),
      R => '0'
    );
\s_reg[reg][1][seq_active_marks][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_active_marks][1]_i_2_n_0\,
      D => \s[reg][1][seq_active_marks]\(0),
      Q => \s_reg[reg][1][seq_active_marks_n_0_][0]\,
      R => \s[reg][1][seq_reset_armed]\
    );
\s_reg[reg][1][seq_active_marks][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_active_marks][1]_i_2_n_0\,
      D => \s[reg][1][seq_active_marks]\(1),
      Q => \s_reg[reg][1][seq_active_marks_n_0_][1]\,
      R => \s[reg][1][seq_reset_armed]\
    );
\s_reg[reg][1][seq_arm_reset_no][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__1\(0),
      Q => \s_reg[reg][1][seq_arm_reset_no]\(0),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__0\(1),
      Q => \s_reg[reg][1][seq_arm_reset_no]\(1),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \s[reg][1][seq_arm_reset_no][2]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_arm_reset_no]\(2),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \s[reg][1][seq_arm_reset_no][3]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_arm_reset_no]\(3),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__0\(4),
      Q => \s_reg[reg][1][seq_arm_reset_no]__0\(4),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__0\(5),
      Q => \s_reg[reg][1][seq_arm_reset_no]__0\(5),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__1\(6),
      Q => \s_reg[reg][1][seq_arm_reset_no]__0\(6),
      R => '0'
    );
\s_reg[reg][1][seq_arm_reset_no][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_arm_reset_no]\,
      D => \plusOp__0\(7),
      Q => \s_reg[reg][1][seq_arm_reset_no]__0\(7),
      R => '0'
    );
\s_reg[reg][1][seq_connected]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][1][seq_connected]_i_1_n_0\,
      Q => p_20_in(1),
      R => \s[reg][1][seq_reset_armed]\
    );
\s_reg[reg][1][seq_did_access]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][1][seq_did_access]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_did_access_n_0_]\,
      R => \s[reg][1][seq_reset_armed]\
    );
\s_reg[reg][1][seq_no][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][0]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(0),
      R => '0'
    );
\s_reg[reg][1][seq_no][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][1]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(1),
      R => '0'
    );
\s_reg[reg][1][seq_no][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][2]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(2),
      R => '0'
    );
\s_reg[reg][1][seq_no][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][3]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(3),
      R => '0'
    );
\s_reg[reg][1][seq_no][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][4]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(4),
      R => '0'
    );
\s_reg[reg][1][seq_no][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][5]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(5),
      R => '0'
    );
\s_reg[reg][1][seq_no][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][6]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_no]\(6),
      R => '0'
    );
\s_reg[reg][1][seq_no][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[reg][1][seq_no]\,
      D => \s[reg][1][seq_no][7]_i_2_n_0\,
      Q => \s_reg[reg][1][seq_no]\(7),
      R => '0'
    );
\s_reg[reg][1][seq_reset_armed]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg][1][seq_reset_armed]_i_1_n_0\,
      Q => \s_reg[reg][1][seq_reset_armed_n_0_]\,
      R => \s[reg][1][seq_reset_armed]\
    );
\s_reg[reg_ch][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg_ch][0]_i_1_n_0\,
      Q => \^regacc_aux_info[prod][v][reg_ch]\,
      R => '0'
    );
\s_reg[reg_idp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[reg_idp]_i_1_n_0\,
      Q => \^regacc_aux_info[prod][v][reg_idp]\,
      R => '0'
    );
\s_reg[repeat_reg_response]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[repeat_response]_i_1_n_0\,
      Q => \s_reg[repeat_reg_response]__0\,
      R => '0'
    );
\s_reg[repeat_response]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF0F0F20000000"
    )
        port map (
      I0 => \s_reg[fill_ram_udp_regacc]__0\,
      I1 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I2 => \s_reg[do_seq_reset]_i_2_n_0\,
      I3 => \info_counts[udp_ra_repeat]_i_2_n_0\,
      I4 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I5 => \s_reg[repeat_reg_response]__0\,
      O => \s_reg[repeat_response]_i_1_n_0\
    );
\s_reg[seqno_hi_next]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[seqno_hi_same]\,
      D => \s_reg[seqno_hi_next]_0\,
      Q => \s_reg[seqno_hi_next]__0\,
      R => '0'
    );
\s_reg[seqno_hi_same]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[seqno_hi_same]\,
      D => \s_reg[seqno_hi_same]_0\,
      Q => \s_reg[seqno_hi_same]__0\,
      R => '0'
    );
\s_reg[set_regacc_wcksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \a[set_regacc_wcksum]\,
      Q => \s_reg[set_regacc_wcksum]__0\,
      R => '0'
    );
\s_reg[setacc_wcksum]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I2 => dly_wudpcksum_i_2_n_0,
      I3 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I4 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => \a[set_regacc_wcksum]\
    );
\s_reg[tcp_other_ip_port][ip01][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(16),
      Q => \s_reg[tcp_other_ip_port][ip01]\(0),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(26),
      Q => \s_reg[tcp_other_ip_port][ip01]\(10),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(27),
      Q => \s_reg[tcp_other_ip_port][ip01]\(11),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(28),
      Q => \s_reg[tcp_other_ip_port][ip01]\(12),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(29),
      Q => \s_reg[tcp_other_ip_port][ip01]\(13),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(30),
      Q => \s_reg[tcp_other_ip_port][ip01]\(14),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(31),
      Q => \s_reg[tcp_other_ip_port][ip01]\(15),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(17),
      Q => \s_reg[tcp_other_ip_port][ip01]\(1),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(18),
      Q => \s_reg[tcp_other_ip_port][ip01]\(2),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(19),
      Q => \s_reg[tcp_other_ip_port][ip01]\(3),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(20),
      Q => \s_reg[tcp_other_ip_port][ip01]\(4),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(21),
      Q => \s_reg[tcp_other_ip_port][ip01]\(5),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(22),
      Q => \s_reg[tcp_other_ip_port][ip01]\(6),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(23),
      Q => \s_reg[tcp_other_ip_port][ip01]\(7),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(24),
      Q => \s_reg[tcp_other_ip_port][ip01]\(8),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip01][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(25),
      Q => \s_reg[tcp_other_ip_port][ip01]\(9),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(0),
      Q => \s_reg[tcp_other_ip_port][ip23]\(0),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(10),
      Q => \s_reg[tcp_other_ip_port][ip23]\(10),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(11),
      Q => \s_reg[tcp_other_ip_port][ip23]\(11),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(12),
      Q => \s_reg[tcp_other_ip_port][ip23]\(12),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(13),
      Q => \s_reg[tcp_other_ip_port][ip23]\(13),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(14),
      Q => \s_reg[tcp_other_ip_port][ip23]\(14),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(15),
      Q => \s_reg[tcp_other_ip_port][ip23]\(15),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(1),
      Q => \s_reg[tcp_other_ip_port][ip23]\(1),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(2),
      Q => \s_reg[tcp_other_ip_port][ip23]\(2),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(3),
      Q => \s_reg[tcp_other_ip_port][ip23]\(3),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(4),
      Q => \s_reg[tcp_other_ip_port][ip23]\(4),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(5),
      Q => \s_reg[tcp_other_ip_port][ip23]\(5),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(6),
      Q => \s_reg[tcp_other_ip_port][ip23]\(6),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(7),
      Q => \s_reg[tcp_other_ip_port][ip23]\(7),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(8),
      Q => \s_reg[tcp_other_ip_port][ip23]\(8),
      R => '0'
    );
\s_reg[tcp_other_ip_port][ip23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \^s_reg[cur_other_ip_port][ip01][15]_0\(9),
      Q => \s_reg[tcp_other_ip_port][ip23]\(9),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(0),
      Q => \s_reg[tcp_other_ip_port][portno]\(0),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(10),
      Q => \s_reg[tcp_other_ip_port][portno]\(10),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(11),
      Q => \s_reg[tcp_other_ip_port][portno]\(11),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(12),
      Q => \s_reg[tcp_other_ip_port][portno]\(12),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(13),
      Q => \s_reg[tcp_other_ip_port][portno]\(13),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(14),
      Q => \s_reg[tcp_other_ip_port][portno]\(14),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(15),
      Q => \s_reg[tcp_other_ip_port][portno]\(15),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(1),
      Q => \s_reg[tcp_other_ip_port][portno]\(1),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(2),
      Q => \s_reg[tcp_other_ip_port][portno]\(2),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(3),
      Q => \s_reg[tcp_other_ip_port][portno]\(3),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(4),
      Q => \s_reg[tcp_other_ip_port][portno]\(4),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(5),
      Q => \s_reg[tcp_other_ip_port][portno]\(5),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(6),
      Q => \s_reg[tcp_other_ip_port][portno]\(6),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(7),
      Q => \s_reg[tcp_other_ip_port][portno]\(7),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(8),
      Q => \s_reg[tcp_other_ip_port][portno]\(8),
      R => '0'
    );
\s_reg[tcp_other_ip_port][portno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[tcp_other_ip_port][ip01]\,
      D => \s_reg[cur_other_ip_port][portno]\(9),
      Q => \s_reg[tcp_other_ip_port][portno]\(9),
      R => '0'
    );
\s_reg[wcksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_15\,
      Q => \^s_reg[wcksum][16]_0\(0),
      R => '0'
    );
\s_reg[wcksum][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_13\,
      Q => \^s_reg[wcksum][16]_0\(10),
      R => '0'
    );
\s_reg[wcksum][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_12\,
      Q => \^s_reg[wcksum][16]_0\(11),
      R => '0'
    );
\s_reg[wcksum][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_11\,
      Q => \^s_reg[wcksum][16]_0\(12),
      R => '0'
    );
\s_reg[wcksum][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_10\,
      Q => \^s_reg[wcksum][16]_0\(13),
      R => '0'
    );
\s_reg[wcksum][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_9\,
      Q => \^s_reg[wcksum][16]_0\(14),
      R => '0'
    );
\s_reg[wcksum][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_8\,
      Q => \^s_reg[wcksum][16]_0\(15),
      R => '0'
    );
\s_reg[wcksum][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][15]_i_1_n_0\,
      CO(6) => \s_reg[wcksum][15]_i_1_n_1\,
      CO(5) => \s_reg[wcksum][15]_i_1_n_2\,
      CO(4) => \s_reg[wcksum][15]_i_1_n_3\,
      CO(3) => \s_reg[wcksum][15]_i_1_n_4\,
      CO(2) => \s_reg[wcksum][15]_i_1_n_5\,
      CO(1) => \s_reg[wcksum][15]_i_1_n_6\,
      CO(0) => \s_reg[wcksum][15]_i_1_n_7\,
      DI(7 downto 0) => accum_rcksum(15 downto 8),
      O(7) => \s_reg[wcksum][15]_i_1_n_8\,
      O(6) => \s_reg[wcksum][15]_i_1_n_9\,
      O(5) => \s_reg[wcksum][15]_i_1_n_10\,
      O(4) => \s_reg[wcksum][15]_i_1_n_11\,
      O(3) => \s_reg[wcksum][15]_i_1_n_12\,
      O(2) => \s_reg[wcksum][15]_i_1_n_13\,
      O(1) => \s_reg[wcksum][15]_i_1_n_14\,
      O(0) => \s_reg[wcksum][15]_i_1_n_15\,
      S(7) => \s[wcksum][15]_i_10_n_0\,
      S(6) => \s[wcksum][15]_i_11_n_0\,
      S(5) => \s[wcksum][15]_i_12_n_0\,
      S(4) => \s[wcksum][15]_i_13_n_0\,
      S(3) => \s[wcksum][15]_i_14_n_0\,
      S(2) => \s[wcksum][15]_i_15_n_0\,
      S(1) => \s[wcksum][15]_i_16_n_0\,
      S(0) => \s[wcksum][15]_i_17_n_0\
    );
\s_reg[wcksum][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][16]_i_1_n_15\,
      Q => \^s_reg[wcksum][16]_0\(16),
      R => '0'
    );
\s_reg[wcksum][16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_s_reg[wcksum][16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_s_reg[wcksum][16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \s_reg[wcksum][16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => accum_rcksum(16)
    );
\s_reg[wcksum][16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum_ip][15]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_s_reg[wcksum][16]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \s_reg[wcksum][16]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_s_reg[wcksum][16]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\s_reg[wcksum][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_14\,
      Q => \^s_reg[wcksum][16]_0\(1),
      R => '0'
    );
\s_reg[wcksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_13\,
      Q => \^s_reg[wcksum][16]_0\(2),
      R => '0'
    );
\s_reg[wcksum][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_12\,
      Q => \^s_reg[wcksum][16]_0\(3),
      R => '0'
    );
\s_reg[wcksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_11\,
      Q => \^s_reg[wcksum][16]_0\(4),
      R => '0'
    );
\s_reg[wcksum][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_10\,
      Q => \^s_reg[wcksum][16]_0\(5),
      R => '0'
    );
\s_reg[wcksum][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_9\,
      Q => \^s_reg[wcksum][16]_0\(6),
      R => '0'
    );
\s_reg[wcksum][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][7]_i_1_n_8\,
      Q => \^s_reg[wcksum][16]_0\(7),
      R => '0'
    );
\s_reg[wcksum][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][7]_i_1_n_0\,
      CO(6) => \s_reg[wcksum][7]_i_1_n_1\,
      CO(5) => \s_reg[wcksum][7]_i_1_n_2\,
      CO(4) => \s_reg[wcksum][7]_i_1_n_3\,
      CO(3) => \s_reg[wcksum][7]_i_1_n_4\,
      CO(2) => \s_reg[wcksum][7]_i_1_n_5\,
      CO(1) => \s_reg[wcksum][7]_i_1_n_6\,
      CO(0) => \s_reg[wcksum][7]_i_1_n_7\,
      DI(7 downto 0) => accum_rcksum(7 downto 0),
      O(7) => \s_reg[wcksum][7]_i_1_n_8\,
      O(6) => \s_reg[wcksum][7]_i_1_n_9\,
      O(5) => \s_reg[wcksum][7]_i_1_n_10\,
      O(4) => \s_reg[wcksum][7]_i_1_n_11\,
      O(3) => \s_reg[wcksum][7]_i_1_n_12\,
      O(2) => \s_reg[wcksum][7]_i_1_n_13\,
      O(1) => \s_reg[wcksum][7]_i_1_n_14\,
      O(0) => \s_reg[wcksum][7]_i_1_n_15\,
      S(7) => \s[wcksum][7]_i_10_n_0\,
      S(6) => \s[wcksum][7]_i_11_n_0\,
      S(5) => \s[wcksum][7]_i_12_n_0\,
      S(4) => \s[wcksum][7]_i_13_n_0\,
      S(3) => \s[wcksum][7]_i_14_n_0\,
      S(2) => \s[wcksum][7]_i_15_n_0\,
      S(1) => \s[wcksum][7]_i_16_n_0\,
      S(0) => \s[wcksum][7]_i_17_n_0\
    );
\s_reg[wcksum][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_15\,
      Q => \^s_reg[wcksum][16]_0\(8),
      R => '0'
    );
\s_reg[wcksum][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => got_word_prev,
      D => \s_reg[wcksum][15]_i_1_n_14\,
      Q => \^s_reg[wcksum][16]_0\(9),
      R => '0'
    );
\s_reg[wcksum_ip][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(0),
      Q => \s_reg[wcksum_ip]\(0),
      R => '0'
    );
\s_reg[wcksum_ip][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(10),
      Q => \s_reg[wcksum_ip]\(10),
      R => '0'
    );
\s_reg[wcksum_ip][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(11),
      Q => \s_reg[wcksum_ip]\(11),
      R => '0'
    );
\s_reg[wcksum_ip][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(12),
      Q => \s_reg[wcksum_ip]\(12),
      R => '0'
    );
\s_reg[wcksum_ip][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(13),
      Q => \s_reg[wcksum_ip]\(13),
      R => '0'
    );
\s_reg[wcksum_ip][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(14),
      Q => \s_reg[wcksum_ip]\(14),
      R => '0'
    );
\s_reg[wcksum_ip][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(15),
      Q => \s_reg[wcksum_ip]\(15),
      R => '0'
    );
\s_reg[wcksum_ip][15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum_ip][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum_ip][15]_i_3_n_0\,
      CO(6) => \s_reg[wcksum_ip][15]_i_3_n_1\,
      CO(5) => \s_reg[wcksum_ip][15]_i_3_n_2\,
      CO(4) => \s_reg[wcksum_ip][15]_i_3_n_3\,
      CO(3) => \s_reg[wcksum_ip][15]_i_3_n_4\,
      CO(2) => \s_reg[wcksum_ip][15]_i_3_n_5\,
      CO(1) => \s_reg[wcksum_ip][15]_i_3_n_6\,
      CO(0) => \s_reg[wcksum_ip][15]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \s_reg[wcksum_ip][15]_i_3_n_8\,
      O(6) => \s_reg[wcksum_ip][15]_i_3_n_9\,
      O(5) => \s_reg[wcksum_ip][15]_i_3_n_10\,
      O(4) => \s_reg[wcksum_ip][15]_i_3_n_11\,
      O(3) => \s_reg[wcksum_ip][15]_i_3_n_12\,
      O(2) => \s_reg[wcksum_ip][15]_i_3_n_13\,
      O(1) => \s_reg[wcksum_ip][15]_i_3_n_14\,
      O(0) => \s_reg[wcksum_ip][15]_i_3_n_15\,
      S(7 downto 0) => \^s_reg[wcksum][16]_0\(15 downto 8)
    );
\s_reg[wcksum_ip][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(1),
      Q => \s_reg[wcksum_ip]\(1),
      R => '0'
    );
\s_reg[wcksum_ip][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(2),
      Q => \s_reg[wcksum_ip]\(2),
      R => '0'
    );
\s_reg[wcksum_ip][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(3),
      Q => \s_reg[wcksum_ip]\(3),
      R => '0'
    );
\s_reg[wcksum_ip][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(4),
      Q => \s_reg[wcksum_ip]\(4),
      R => '0'
    );
\s_reg[wcksum_ip][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(5),
      Q => \s_reg[wcksum_ip]\(5),
      R => '0'
    );
\s_reg[wcksum_ip][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(6),
      Q => \s_reg[wcksum_ip]\(6),
      R => '0'
    );
\s_reg[wcksum_ip][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(7),
      Q => \s_reg[wcksum_ip]\(7),
      R => '0'
    );
\s_reg[wcksum_ip][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum_ip][7]_i_2_n_0\,
      CO(6) => \s_reg[wcksum_ip][7]_i_2_n_1\,
      CO(5) => \s_reg[wcksum_ip][7]_i_2_n_2\,
      CO(4) => \s_reg[wcksum_ip][7]_i_2_n_3\,
      CO(3) => \s_reg[wcksum_ip][7]_i_2_n_4\,
      CO(2) => \s_reg[wcksum_ip][7]_i_2_n_5\,
      CO(1) => \s_reg[wcksum_ip][7]_i_2_n_6\,
      CO(0) => \s_reg[wcksum_ip][7]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^s_reg[wcksum][16]_0\(0),
      O(7) => \s_reg[wcksum_ip][7]_i_2_n_8\,
      O(6) => \s_reg[wcksum_ip][7]_i_2_n_9\,
      O(5) => \s_reg[wcksum_ip][7]_i_2_n_10\,
      O(4) => \s_reg[wcksum_ip][7]_i_2_n_11\,
      O(3) => \s_reg[wcksum_ip][7]_i_2_n_12\,
      O(2) => \s_reg[wcksum_ip][7]_i_2_n_13\,
      O(1) => \s_reg[wcksum_ip][7]_i_2_n_14\,
      O(0) => \s_reg[wcksum_ip][7]_i_2_n_15\,
      S(7 downto 1) => \^s_reg[wcksum][16]_0\(7 downto 1),
      S(0) => \s[wcksum_ip][7]_i_3_n_0\
    );
\s_reg[wcksum_ip][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(8),
      Q => \s_reg[wcksum_ip]\(8),
      R => '0'
    );
\s_reg[wcksum_ip][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wcksum_ip][15]_i_1_n_0\,
      D => in225(9),
      Q => \s_reg[wcksum_ip]\(9),
      R => '0'
    );
\s_stat[base_seqno][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(2),
      I1 => \^tcp_ctrl_recv[ack_seqno]\(2),
      I2 => \^tcp_ctrl_recv[got_ack]\,
      I3 => tcp_reset,
      O => \s_stat_reg[base_seqno][2]\
    );
\s_stat[base_seqno][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEA"
    )
        port map (
      I0 => tcp_reset,
      I1 => \^tcp_ctrl_recv[got_ack]\,
      I2 => \^tcp_ctrl_recv[ack_seqno]\(16),
      I3 => \tcp_ctrl_stat[base_seqno]\(16),
      O => tcp_reset_reg
    );
\s_stat[checksum][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888088AAAA8088"
    )
        port map (
      I0 => \s_reg[set_regacc_wcksum]__0\,
      I1 => \s_reg[fill_ram_udp_regacc]__0\,
      I2 => \s_stat[reg_idp]_i_2_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_4_n_0\,
      I4 => \cnts[start_packet]\,
      I5 => \ram_udp_regacc[stat][hasdata]\,
      O => \s_reg[set_regacc_wcksum]_0\(0)
    );
\s_stat[end_words][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888088AAAA8088"
    )
        port map (
      I0 => \s_stat[end_words][10]_i_2_n_0\,
      I1 => \s_reg[fill_ram_udp_regacc]__0\,
      I2 => \s_stat[reg_idp]_i_2_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_4_n_0\,
      I4 => \cnts[start_packet]\,
      I5 => \ram_udp_regacc[stat][hasdata]\,
      O => \s_reg[fill_ram_udp_regacc]_0\(0)
    );
\s_stat[end_words][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404040000"
    )
        port map (
      I0 => \FSM_sequential_s[state][5]_i_6_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I4 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      I5 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_stat[end_words][10]_i_2_n_0\
    );
\s_stat[reg_idp]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888088AAAA8088"
    )
        port map (
      I0 => \a[set_regacc_wcksum]\,
      I1 => \s_reg[fill_ram_udp_regacc]__0\,
      I2 => \s_stat[reg_idp]_i_2_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_4_n_0\,
      I4 => \cnts[start_packet]\,
      I5 => \ram_udp_regacc[stat][hasdata]\,
      O => \regacc_aux_info[prod][set_reg_ch]\
    );
\s_stat[reg_idp]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_2_n_0\,
      I1 => \s_stat[reg_idp]_i_3_n_0\,
      I2 => \s_reg[fill_ram_udpacc]_i_13_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_12_n_0\,
      I4 => \s_reg[fill_ram_udpacc]_i_11_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_10_n_0\,
      O => \s_stat[reg_idp]_i_2_n_0\
    );
\s_stat[reg_idp]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \s_reg[fill_ram_udpacc]_i_35_n_0\,
      I1 => \s_stat[reg_idp]_i_4_n_0\,
      I2 => \s[is_icmp]_i_2_n_0\,
      I3 => \s_reg[fill_ram_udpacc]_i_34_n_0\,
      I4 => \s_stat[reg_idp]_i_5_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_31_n_0\,
      O => \s_stat[reg_idp]_i_3_n_0\
    );
\s_stat[reg_idp]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      O => \s_stat[reg_idp]_i_4_n_0\
    );
\s_stat[reg_idp]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \s[is_tcp_syn]_i_3_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s[accum_cksum]_i_4_n_0\,
      I5 => \s_reg[fill_ram_udpacc]_i_32_n_0\,
      O => \s_stat[reg_idp]_i_5_n_0\
    );
\s_stat[same_ack][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038B8"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][16]\(0),
      I1 => \^tcp_ctrl_recv[got_ack]\,
      I2 => \tcp_ctrl_stat[same_ack]\(0),
      I3 => \tcp_ctrl_stat[same_ack]\(1),
      I4 => tcp_reset,
      O => \tcp_recv_reg[got_ack]_0\
    );
\s_stat[window_sz][15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(7),
      I1 => tc_limit_tcp_window(8),
      I2 => tc_limit_tcp_window(9),
      I3 => \^tcp_recv_reg[window_len][15]_0\(8),
      O => \s_stat[window_sz][15]_i_10_n_0\
    );
\s_stat[window_sz][15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(5),
      I1 => tc_limit_tcp_window(6),
      I2 => tc_limit_tcp_window(7),
      I3 => \^tcp_recv_reg[window_len][15]_0\(6),
      O => \s_stat[window_sz][15]_i_11_n_0\
    );
\s_stat[window_sz][15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(3),
      I1 => tc_limit_tcp_window(4),
      I2 => tc_limit_tcp_window(5),
      I3 => \^tcp_recv_reg[window_len][15]_0\(4),
      O => \s_stat[window_sz][15]_i_12_n_0\
    );
\s_stat[window_sz][15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(1),
      I1 => tc_limit_tcp_window(2),
      I2 => tc_limit_tcp_window(3),
      I3 => \^tcp_recv_reg[window_len][15]_0\(2),
      O => \s_stat[window_sz][15]_i_13_n_0\
    );
\s_stat[window_sz][15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tcp_ctrl_recv[window_len]\(0),
      I1 => tc_limit_tcp_window(0),
      I2 => tc_limit_tcp_window(1),
      I3 => \^tcp_recv_reg[window_len][15]_0\(0),
      O => \s_stat[window_sz][15]_i_14_n_0\
    );
\s_stat[window_sz][15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(13),
      I1 => tc_limit_tcp_window(14),
      I2 => \^tcp_recv_reg[window_len][15]_0\(14),
      I3 => tc_limit_tcp_window(15),
      O => \s_stat[window_sz][15]_i_15_n_0\
    );
\s_stat[window_sz][15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(11),
      I1 => tc_limit_tcp_window(12),
      I2 => \^tcp_recv_reg[window_len][15]_0\(12),
      I3 => tc_limit_tcp_window(13),
      O => \s_stat[window_sz][15]_i_16_n_0\
    );
\s_stat[window_sz][15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(9),
      I1 => tc_limit_tcp_window(10),
      I2 => \^tcp_recv_reg[window_len][15]_0\(10),
      I3 => tc_limit_tcp_window(11),
      O => \s_stat[window_sz][15]_i_17_n_0\
    );
\s_stat[window_sz][15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(7),
      I1 => tc_limit_tcp_window(8),
      I2 => \^tcp_recv_reg[window_len][15]_0\(8),
      I3 => tc_limit_tcp_window(9),
      O => \s_stat[window_sz][15]_i_18_n_0\
    );
\s_stat[window_sz][15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(5),
      I1 => tc_limit_tcp_window(6),
      I2 => \^tcp_recv_reg[window_len][15]_0\(6),
      I3 => tc_limit_tcp_window(7),
      O => \s_stat[window_sz][15]_i_19_n_0\
    );
\s_stat[window_sz][15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(3),
      I1 => tc_limit_tcp_window(4),
      I2 => \^tcp_recv_reg[window_len][15]_0\(4),
      I3 => tc_limit_tcp_window(5),
      O => \s_stat[window_sz][15]_i_20_n_0\
    );
\s_stat[window_sz][15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(1),
      I1 => tc_limit_tcp_window(2),
      I2 => \^tcp_recv_reg[window_len][15]_0\(2),
      I3 => tc_limit_tcp_window(3),
      O => \s_stat[window_sz][15]_i_21_n_0\
    );
\s_stat[window_sz][15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tcp_ctrl_recv[window_len]\(0),
      I1 => tc_limit_tcp_window(0),
      I2 => \^tcp_recv_reg[window_len][15]_0\(0),
      I3 => tc_limit_tcp_window(1),
      O => \s_stat[window_sz][15]_i_22_n_0\
    );
\s_stat[window_sz][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(13),
      I1 => tc_limit_tcp_window(14),
      I2 => tc_limit_tcp_window(15),
      I3 => \^tcp_recv_reg[window_len][15]_0\(14),
      O => \s_stat[window_sz][15]_i_7_n_0\
    );
\s_stat[window_sz][15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(11),
      I1 => tc_limit_tcp_window(12),
      I2 => tc_limit_tcp_window(13),
      I3 => \^tcp_recv_reg[window_len][15]_0\(12),
      O => \s_stat[window_sz][15]_i_8_n_0\
    );
\s_stat[window_sz][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^tcp_recv_reg[window_len][15]_0\(9),
      I1 => tc_limit_tcp_window(10),
      I2 => tc_limit_tcp_window(11),
      I3 => \^tcp_recv_reg[window_len][15]_0\(10),
      O => \s_stat[window_sz][15]_i_9_n_0\
    );
\s_stat[words][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \s_reg[off]\(10),
      I1 => \s_reg[off]\(9),
      I2 => \s_reg[off]\(7),
      I3 => \s_stat[words][10]_i_2_n_0\,
      I4 => \s_reg[off]\(8),
      O => \s_reg[off][10]_1\(8)
    );
\s_stat[words][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_reg[off]\(5),
      I1 => \s_reg[off]\(3),
      I2 => \s_reg[off]\(1),
      I3 => \s_reg[off]\(2),
      I4 => \s_reg[off]\(4),
      I5 => \s_reg[off]\(6),
      O => \s_stat[words][10]_i_2_n_0\
    );
\s_stat[words][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \s_reg[off]\(2),
      I1 => \s_reg[off]\(1),
      O => \s_reg[off][10]_1\(0)
    );
\s_stat[words][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \s_reg[off]\(3),
      I1 => \s_reg[off]\(2),
      I2 => \s_reg[off]\(1),
      O => \s_reg[off][10]_1\(1)
    );
\s_stat[words][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \s_reg[off]\(4),
      I1 => \s_reg[off]\(3),
      I2 => \s_reg[off]\(1),
      I3 => \s_reg[off]\(2),
      O => \s_reg[off][10]_1\(2)
    );
\s_stat[words][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \s_reg[off]\(5),
      I1 => \s_reg[off]\(4),
      I2 => \s_reg[off]\(2),
      I3 => \s_reg[off]\(1),
      I4 => \s_reg[off]\(3),
      O => \s_reg[off][10]_1\(3)
    );
\s_stat[words][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \s_reg[off]\(6),
      I1 => \s_reg[off]\(5),
      I2 => \s_reg[off]\(3),
      I3 => \s_reg[off]\(1),
      I4 => \s_reg[off]\(2),
      I5 => \s_reg[off]\(4),
      O => \s_reg[off][10]_1\(4)
    );
\s_stat[words][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[off]\(7),
      I1 => \s_stat[words][10]_i_2_n_0\,
      O => \s_reg[off][10]_1\(5)
    );
\s_stat[words][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \s_reg[off]\(8),
      I1 => \s_reg[off]\(7),
      I2 => \s_stat[words][10]_i_2_n_0\,
      O => \s_reg[off][10]_1\(6)
    );
\s_stat[words][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \s_reg[off]\(9),
      I1 => \s_reg[off]\(8),
      I2 => \s_stat[words][10]_i_2_n_0\,
      I3 => \s_reg[off]\(7),
      O => \s_reg[off][10]_1\(7)
    );
\s_stat_reg[window_sz][15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tcp_recv_reg[window_len][14]_0\(0),
      CO(6) => \s_stat_reg[window_sz][15]_i_4_n_1\,
      CO(5) => \s_stat_reg[window_sz][15]_i_4_n_2\,
      CO(4) => \s_stat_reg[window_sz][15]_i_4_n_3\,
      CO(3) => \s_stat_reg[window_sz][15]_i_4_n_4\,
      CO(2) => \s_stat_reg[window_sz][15]_i_4_n_5\,
      CO(1) => \s_stat_reg[window_sz][15]_i_4_n_6\,
      CO(0) => \s_stat_reg[window_sz][15]_i_4_n_7\,
      DI(7) => \s_stat[window_sz][15]_i_7_n_0\,
      DI(6) => \s_stat[window_sz][15]_i_8_n_0\,
      DI(5) => \s_stat[window_sz][15]_i_9_n_0\,
      DI(4) => \s_stat[window_sz][15]_i_10_n_0\,
      DI(3) => \s_stat[window_sz][15]_i_11_n_0\,
      DI(2) => \s_stat[window_sz][15]_i_12_n_0\,
      DI(1) => \s_stat[window_sz][15]_i_13_n_0\,
      DI(0) => \s_stat[window_sz][15]_i_14_n_0\,
      O(7 downto 0) => \NLW_s_stat_reg[window_sz][15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \s_stat[window_sz][15]_i_15_n_0\,
      S(6) => \s_stat[window_sz][15]_i_16_n_0\,
      S(5) => \s_stat[window_sz][15]_i_17_n_0\,
      S(4) => \s_stat[window_sz][15]_i_18_n_0\,
      S(3) => \s_stat[window_sz][15]_i_19_n_0\,
      S(2) => \s_stat[window_sz][15]_i_20_n_0\,
      S(1) => \s_stat[window_sz][15]_i_21_n_0\,
      S(0) => \s_stat[window_sz][15]_i_22_n_0\
    );
\state[dhcp_offer_ip][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dyn_ctrl_in_stat[good_dhcp_offer]\,
      I1 => \state_reg[dhcp_offer_ip][31]\,
      O => \dyn_in_stat_reg[good_dhcp_offer]_0\(0)
    );
\state[pending_rarp]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dyn_in_stat_reg[any_arp]_0\,
      I1 => \dyn_ctrl_stat[pending_rarp]\,
      O => \state_reg[pending_rarp]\
    );
take_rtt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tcp_ctrl_recv[ack_seqno]\(16),
      I1 => take_rtt_reg_i_2(0),
      O => S(0)
    );
\tcp_recv[ack_seqno][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \tcp_recv[ack_seqno][15]_i_2_n_0\,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => \tcp_recv[ack_seqno][15]_i_3_n_0\,
      I4 => got_word_prev,
      I5 => \s_reg[state]\(3),
      O => \tcp_recv[ack_seqno][15]_i_1_n_0\
    );
\tcp_recv[ack_seqno][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(5),
      O => \tcp_recv[ack_seqno][15]_i_2_n_0\
    );
\tcp_recv[ack_seqno][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep__0_n_0\,
      O => \tcp_recv[ack_seqno][15]_i_3_n_0\
    );
\tcp_recv[ack_seqno][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => w(0),
      I1 => got_word_prev,
      I2 => \s[seqno_hi_same]_i_3_n_0\,
      I3 => \^tcp_ctrl_recv[ack_seqno]\(16),
      O => \tcp_recv[ack_seqno][16]_i_1_n_0\
    );
\tcp_recv[got_ack]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \s_reg[is_our_mac]__0\,
      I1 => got_word_prev,
      I2 => \a[good_tcp_packet]\,
      O => \tcp_recv[got_ack]_i_1_n_0\
    );
\tcp_recv[window_len][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => got_word_prev,
      I1 => \tcp_recv[window_len][15]_i_2_n_0\,
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(6),
      I4 => \s_reg[state]\(5),
      I5 => \s[is_tcp_syn]_i_3_n_0\,
      O => \tcp_recv[window_len][15]_i_1_n_0\
    );
\tcp_recv[window_len][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_rep_n_0\,
      O => \tcp_recv[window_len][15]_i_2_n_0\
    );
\tcp_recv_reg[ack_seqno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => w(0),
      Q => \^tcp_ctrl_recv[ack_seqno]\(0),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(7),
      Q => \^tcp_ctrl_recv[ack_seqno]\(10),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(8),
      Q => \^tcp_ctrl_recv[ack_seqno]\(11),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(9),
      Q => \^tcp_ctrl_recv[ack_seqno]\(12),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(10),
      Q => \^tcp_ctrl_recv[ack_seqno]\(13),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(11),
      Q => \^tcp_ctrl_recv[ack_seqno]\(14),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(12),
      Q => \^tcp_ctrl_recv[ack_seqno]\(15),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \tcp_recv[ack_seqno][16]_i_1_n_0\,
      Q => \^tcp_ctrl_recv[ack_seqno]\(16),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => w(1),
      Q => \^tcp_ctrl_recv[ack_seqno]\(1),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => w(2),
      Q => \^tcp_ctrl_recv[ack_seqno]\(2),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(0),
      Q => \^tcp_ctrl_recv[ack_seqno]\(3),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(1),
      Q => \^tcp_ctrl_recv[ack_seqno]\(4),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(2),
      Q => \^tcp_ctrl_recv[ack_seqno]\(5),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(3),
      Q => \^tcp_ctrl_recv[ack_seqno]\(6),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(4),
      Q => \^tcp_ctrl_recv[ack_seqno]\(7),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(5),
      Q => \^tcp_ctrl_recv[ack_seqno]\(8),
      R => '0'
    );
\tcp_recv_reg[ack_seqno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[ack_seqno][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(6),
      Q => \^tcp_ctrl_recv[ack_seqno]\(9),
      R => '0'
    );
\tcp_recv_reg[got_ack]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[is_tcp_ack]__0\,
      Q => \^tcp_ctrl_recv[got_ack]\,
      R => \tcp_recv[got_ack]_i_1_n_0\
    );
\tcp_recv_reg[got_syn]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[is_tcp_syn_n_0_]\,
      Q => \^tcp_ctrl_recv[got_syn]\,
      R => \tcp_recv[got_ack]_i_1_n_0\
    );
\tcp_recv_reg[window_len][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => w(0),
      Q => \tcp_ctrl_recv[window_len]\(0),
      R => '0'
    );
\tcp_recv_reg[window_len][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(7),
      Q => \^tcp_recv_reg[window_len][15]_0\(9),
      R => '0'
    );
\tcp_recv_reg[window_len][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(8),
      Q => \^tcp_recv_reg[window_len][15]_0\(10),
      R => '0'
    );
\tcp_recv_reg[window_len][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(9),
      Q => \^tcp_recv_reg[window_len][15]_0\(11),
      R => '0'
    );
\tcp_recv_reg[window_len][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(10),
      Q => \^tcp_recv_reg[window_len][15]_0\(12),
      R => '0'
    );
\tcp_recv_reg[window_len][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(11),
      Q => \^tcp_recv_reg[window_len][15]_0\(13),
      R => '0'
    );
\tcp_recv_reg[window_len][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(12),
      Q => \^tcp_recv_reg[window_len][15]_0\(14),
      R => '0'
    );
\tcp_recv_reg[window_len][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => w(1),
      Q => \^tcp_recv_reg[window_len][15]_0\(0),
      R => '0'
    );
\tcp_recv_reg[window_len][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => w(2),
      Q => \^tcp_recv_reg[window_len][15]_0\(1),
      R => '0'
    );
\tcp_recv_reg[window_len][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(0),
      Q => \^tcp_recv_reg[window_len][15]_0\(2),
      R => '0'
    );
\tcp_recv_reg[window_len][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(1),
      Q => \^tcp_recv_reg[window_len][15]_0\(3),
      R => '0'
    );
\tcp_recv_reg[window_len][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(2),
      Q => \^tcp_recv_reg[window_len][15]_0\(4),
      R => '0'
    );
\tcp_recv_reg[window_len][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(3),
      Q => \^tcp_recv_reg[window_len][15]_0\(5),
      R => '0'
    );
\tcp_recv_reg[window_len][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(4),
      Q => \^tcp_recv_reg[window_len][15]_0\(6),
      R => '0'
    );
\tcp_recv_reg[window_len][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(5),
      Q => \^tcp_recv_reg[window_len][15]_0\(7),
      R => '0'
    );
\tcp_recv_reg[window_len][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_recv[window_len][15]_i_1_n_0\,
      D => \^w_reg[15]_0\(6),
      Q => \^tcp_recv_reg[window_len][15]_0\(8),
      R => '0'
    );
\tcp_seq_hi[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004400000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      I1 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I4 => got_word_prev,
      I5 => \tcp_seq_hi[15]_i_3_n_0\,
      O => tcp_seq_hi
    );
\tcp_seq_hi[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(9),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(6),
      O => \tcp_seq_hi[15]_i_10_n_0\
    );
\tcp_seq_hi[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(8),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(5),
      O => \tcp_seq_hi[15]_i_11_n_0\
    );
\tcp_seq_hi[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \info_counts[spurious]_i_4_n_0\,
      I1 => \s[is_our_mac]_i_5_n_0\,
      I2 => \s_reg[state]\(4),
      I3 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I4 => \s_reg[fill_ram_tcp_template]__0\,
      I5 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      O => \tcp_seq_hi[15]_i_12_n_0\
    );
\tcp_seq_hi[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I1 => \s_reg[fill_ram_tcp_template]__0\,
      I2 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I3 => \s_reg[state]\(4),
      O => \tcp_seq_hi[15]_i_3_n_0\
    );
\tcp_seq_hi[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(15),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(12),
      O => \tcp_seq_hi[15]_i_4_n_0\
    );
\tcp_seq_hi[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(14),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(11),
      O => \tcp_seq_hi[15]_i_5_n_0\
    );
\tcp_seq_hi[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(13),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(10),
      O => \tcp_seq_hi[15]_i_6_n_0\
    );
\tcp_seq_hi[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(12),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(9),
      O => \tcp_seq_hi[15]_i_7_n_0\
    );
\tcp_seq_hi[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(11),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(8),
      O => \tcp_seq_hi[15]_i_8_n_0\
    );
\tcp_seq_hi[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(10),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(7),
      O => \tcp_seq_hi[15]_i_9_n_0\
    );
\tcp_seq_hi[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(0),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => w(0),
      O => \tcp_seq_hi[7]_i_10_n_0\
    );
\tcp_seq_hi[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tcp_seq_lo_carry_reg_n_0,
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      O => \tcp_seq_hi[7]_i_2_n_0\
    );
\tcp_seq_hi[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(7),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(4),
      O => \tcp_seq_hi[7]_i_3_n_0\
    );
\tcp_seq_hi[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(6),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(3),
      O => \tcp_seq_hi[7]_i_4_n_0\
    );
\tcp_seq_hi[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(5),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(2),
      O => \tcp_seq_hi[7]_i_5_n_0\
    );
\tcp_seq_hi[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(4),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(1),
      O => \tcp_seq_hi[7]_i_6_n_0\
    );
\tcp_seq_hi[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(3),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => \^w_reg[15]_0\(0),
      O => \tcp_seq_hi[7]_i_7_n_0\
    );
\tcp_seq_hi[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(2),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => w(2),
      O => \tcp_seq_hi[7]_i_8_n_0\
    );
\tcp_seq_hi[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tcp_seq_hi_reg(1),
      I1 => \tcp_seq_hi[15]_i_12_n_0\,
      I2 => w(1),
      O => \tcp_seq_hi[7]_i_9_n_0\
    );
\tcp_seq_hi_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_15\,
      Q => tcp_seq_hi_reg(0),
      R => '0'
    );
\tcp_seq_hi_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_13\,
      Q => tcp_seq_hi_reg(10),
      R => '0'
    );
\tcp_seq_hi_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_12\,
      Q => tcp_seq_hi_reg(11),
      R => '0'
    );
\tcp_seq_hi_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_11\,
      Q => tcp_seq_hi_reg(12),
      R => '0'
    );
\tcp_seq_hi_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_10\,
      Q => tcp_seq_hi_reg(13),
      R => '0'
    );
\tcp_seq_hi_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_9\,
      Q => tcp_seq_hi_reg(14),
      R => '0'
    );
\tcp_seq_hi_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_8\,
      Q => tcp_seq_hi_reg(15),
      R => '0'
    );
\tcp_seq_hi_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tcp_seq_hi_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_tcp_seq_hi_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \tcp_seq_hi_reg[15]_i_2_n_1\,
      CO(5) => \tcp_seq_hi_reg[15]_i_2_n_2\,
      CO(4) => \tcp_seq_hi_reg[15]_i_2_n_3\,
      CO(3) => \tcp_seq_hi_reg[15]_i_2_n_4\,
      CO(2) => \tcp_seq_hi_reg[15]_i_2_n_5\,
      CO(1) => \tcp_seq_hi_reg[15]_i_2_n_6\,
      CO(0) => \tcp_seq_hi_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \tcp_seq_hi_reg[15]_i_2_n_8\,
      O(6) => \tcp_seq_hi_reg[15]_i_2_n_9\,
      O(5) => \tcp_seq_hi_reg[15]_i_2_n_10\,
      O(4) => \tcp_seq_hi_reg[15]_i_2_n_11\,
      O(3) => \tcp_seq_hi_reg[15]_i_2_n_12\,
      O(2) => \tcp_seq_hi_reg[15]_i_2_n_13\,
      O(1) => \tcp_seq_hi_reg[15]_i_2_n_14\,
      O(0) => \tcp_seq_hi_reg[15]_i_2_n_15\,
      S(7) => \tcp_seq_hi[15]_i_4_n_0\,
      S(6) => \tcp_seq_hi[15]_i_5_n_0\,
      S(5) => \tcp_seq_hi[15]_i_6_n_0\,
      S(4) => \tcp_seq_hi[15]_i_7_n_0\,
      S(3) => \tcp_seq_hi[15]_i_8_n_0\,
      S(2) => \tcp_seq_hi[15]_i_9_n_0\,
      S(1) => \tcp_seq_hi[15]_i_10_n_0\,
      S(0) => \tcp_seq_hi[15]_i_11_n_0\
    );
\tcp_seq_hi_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_14\,
      Q => tcp_seq_hi_reg(1),
      R => '0'
    );
\tcp_seq_hi_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_13\,
      Q => tcp_seq_hi_reg(2),
      R => '0'
    );
\tcp_seq_hi_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_12\,
      Q => tcp_seq_hi_reg(3),
      R => '0'
    );
\tcp_seq_hi_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_11\,
      Q => tcp_seq_hi_reg(4),
      R => '0'
    );
\tcp_seq_hi_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_10\,
      Q => tcp_seq_hi_reg(5),
      R => '0'
    );
\tcp_seq_hi_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_9\,
      Q => tcp_seq_hi_reg(6),
      R => '0'
    );
\tcp_seq_hi_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[7]_i_1_n_8\,
      Q => tcp_seq_hi_reg(7),
      R => '0'
    );
\tcp_seq_hi_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tcp_seq_hi[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \tcp_seq_hi_reg[7]_i_1_n_0\,
      CO(6) => \tcp_seq_hi_reg[7]_i_1_n_1\,
      CO(5) => \tcp_seq_hi_reg[7]_i_1_n_2\,
      CO(4) => \tcp_seq_hi_reg[7]_i_1_n_3\,
      CO(3) => \tcp_seq_hi_reg[7]_i_1_n_4\,
      CO(2) => \tcp_seq_hi_reg[7]_i_1_n_5\,
      CO(1) => \tcp_seq_hi_reg[7]_i_1_n_6\,
      CO(0) => \tcp_seq_hi_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \tcp_seq_hi_reg[7]_i_1_n_8\,
      O(6) => \tcp_seq_hi_reg[7]_i_1_n_9\,
      O(5) => \tcp_seq_hi_reg[7]_i_1_n_10\,
      O(4) => \tcp_seq_hi_reg[7]_i_1_n_11\,
      O(3) => \tcp_seq_hi_reg[7]_i_1_n_12\,
      O(2) => \tcp_seq_hi_reg[7]_i_1_n_13\,
      O(1) => \tcp_seq_hi_reg[7]_i_1_n_14\,
      O(0) => \tcp_seq_hi_reg[7]_i_1_n_15\,
      S(7) => \tcp_seq_hi[7]_i_3_n_0\,
      S(6) => \tcp_seq_hi[7]_i_4_n_0\,
      S(5) => \tcp_seq_hi[7]_i_5_n_0\,
      S(4) => \tcp_seq_hi[7]_i_6_n_0\,
      S(3) => \tcp_seq_hi[7]_i_7_n_0\,
      S(2) => \tcp_seq_hi[7]_i_8_n_0\,
      S(1) => \tcp_seq_hi[7]_i_9_n_0\,
      S(0) => \tcp_seq_hi[7]_i_10_n_0\
    );
\tcp_seq_hi_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_15\,
      Q => tcp_seq_hi_reg(8),
      R => '0'
    );
\tcp_seq_hi_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_hi,
      D => \tcp_seq_hi_reg[15]_i_2_n_14\,
      Q => tcp_seq_hi_reg(9),
      R => '0'
    );
\tcp_seq_lo[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => got_word_prev,
      I1 => \tcp_seq_lo[15]_i_2_n_0\,
      I2 => \FSM_sequential_s_reg[state][6]_rep_n_0\,
      I3 => \FSM_sequential_s_reg[state][5]_rep_n_0\,
      I4 => \s_reg[fill_ram_tcp_template]__0\,
      I5 => \tcp_seq_lo[15]_i_3_n_0\,
      O => tcp_seq_lo
    );
\tcp_seq_lo[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][2]_rep_n_0\,
      I1 => \s_reg[state]\(4),
      O => \tcp_seq_lo[15]_i_2_n_0\
    );
\tcp_seq_lo[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_rep__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][0]_rep_n_0\,
      I2 => \FSM_sequential_s_reg[state][3]_rep_n_0\,
      O => \tcp_seq_lo[15]_i_3_n_0\
    );
tcp_seq_lo_carry_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \p_0_in__1\,
      Q => tcp_seq_lo_carry_reg_n_0,
      R => '0'
    );
\tcp_seq_lo_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[0]\,
      Q => \tcp_seq_lo_reg_n_0_[0]\,
      R => '0'
    );
\tcp_seq_lo_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[10]\,
      Q => \tcp_seq_lo_reg_n_0_[10]\,
      R => '0'
    );
\tcp_seq_lo_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[11]\,
      Q => \tcp_seq_lo_reg_n_0_[11]\,
      R => '0'
    );
\tcp_seq_lo_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[12]\,
      Q => \tcp_seq_lo_reg_n_0_[12]\,
      R => '0'
    );
\tcp_seq_lo_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[13]\,
      Q => \tcp_seq_lo_reg_n_0_[13]\,
      R => '0'
    );
\tcp_seq_lo_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[14]\,
      Q => \tcp_seq_lo_reg_n_0_[14]\,
      R => '0'
    );
\tcp_seq_lo_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[15]\,
      Q => \tcp_seq_lo_reg_n_0_[15]\,
      R => '0'
    );
\tcp_seq_lo_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[1]\,
      Q => \tcp_seq_lo_reg_n_0_[1]\,
      R => '0'
    );
\tcp_seq_lo_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[2]\,
      Q => \tcp_seq_lo_reg_n_0_[2]\,
      R => '0'
    );
\tcp_seq_lo_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[3]\,
      Q => \tcp_seq_lo_reg_n_0_[3]\,
      R => '0'
    );
\tcp_seq_lo_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[4]\,
      Q => \tcp_seq_lo_reg_n_0_[4]\,
      R => '0'
    );
\tcp_seq_lo_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[5]\,
      Q => \tcp_seq_lo_reg_n_0_[5]\,
      R => '0'
    );
\tcp_seq_lo_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[6]\,
      Q => \tcp_seq_lo_reg_n_0_[6]\,
      R => '0'
    );
\tcp_seq_lo_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[7]\,
      Q => \tcp_seq_lo_reg_n_0_[7]\,
      R => '0'
    );
\tcp_seq_lo_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[8]\,
      Q => \tcp_seq_lo_reg_n_0_[8]\,
      R => '0'
    );
\tcp_seq_lo_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => tcp_seq_lo,
      D => \w_plus_1_reg_n_0_[9]\,
      Q => \tcp_seq_lo_reg_n_0_[9]\,
      R => '0'
    );
\w_minus_0x0100[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(14),
      O => \w_minus_0x0100[14]_i_2_n_0\
    );
\w_minus_0x0100[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(13),
      O => \w_minus_0x0100[14]_i_3_n_0\
    );
\w_minus_0x0100[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(12),
      O => \w_minus_0x0100[14]_i_4_n_0\
    );
\w_minus_0x0100[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(11),
      O => \w_minus_0x0100[14]_i_5_n_0\
    );
\w_minus_0x0100[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(10),
      O => \w_minus_0x0100[14]_i_6_n_0\
    );
\w_minus_0x0100[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(9),
      O => \w_minus_0x0100[14]_i_7_n_0\
    );
\w_minus_0x0100[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(8),
      O => \w_minus_0x0100[14]_i_8_n_0\
    );
\w_minus_0x0100[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(15),
      O => \w_minus_0x0100[15]_i_2_n_0\
    );
\w_minus_0x0100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_12\,
      Q => w_minus_0x0100(10),
      R => '0'
    );
\w_minus_0x0100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_11\,
      Q => w_minus_0x0100(11),
      R => '0'
    );
\w_minus_0x0100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_10\,
      Q => w_minus_0x0100(12),
      R => '0'
    );
\w_minus_0x0100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_9\,
      Q => w_minus_0x0100(13),
      R => '0'
    );
\w_minus_0x0100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_8\,
      Q => w_minus_0x0100(14),
      R => '0'
    );
\w_minus_0x0100_reg[14]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \w_minus_0x0100_reg[14]_i_1_n_0\,
      CO(6) => \w_minus_0x0100_reg[14]_i_1_n_1\,
      CO(5) => \w_minus_0x0100_reg[14]_i_1_n_2\,
      CO(4) => \w_minus_0x0100_reg[14]_i_1_n_3\,
      CO(3) => \w_minus_0x0100_reg[14]_i_1_n_4\,
      CO(2) => \w_minus_0x0100_reg[14]_i_1_n_5\,
      CO(1) => \w_minus_0x0100_reg[14]_i_1_n_6\,
      CO(0) => \w_minus_0x0100_reg[14]_i_1_n_7\,
      DI(7 downto 1) => \^d\(14 downto 8),
      DI(0) => '0',
      O(7) => \w_minus_0x0100_reg[14]_i_1_n_8\,
      O(6) => \w_minus_0x0100_reg[14]_i_1_n_9\,
      O(5) => \w_minus_0x0100_reg[14]_i_1_n_10\,
      O(4) => \w_minus_0x0100_reg[14]_i_1_n_11\,
      O(3) => \w_minus_0x0100_reg[14]_i_1_n_12\,
      O(2) => \w_minus_0x0100_reg[14]_i_1_n_13\,
      O(1) => \w_minus_0x0100_reg[14]_i_1_n_14\,
      O(0) => \w_minus_0x0100_reg[14]_i_1_n_15\,
      S(7) => \w_minus_0x0100[14]_i_2_n_0\,
      S(6) => \w_minus_0x0100[14]_i_3_n_0\,
      S(5) => \w_minus_0x0100[14]_i_4_n_0\,
      S(4) => \w_minus_0x0100[14]_i_5_n_0\,
      S(3) => \w_minus_0x0100[14]_i_6_n_0\,
      S(2) => \w_minus_0x0100[14]_i_7_n_0\,
      S(1) => \w_minus_0x0100[14]_i_8_n_0\,
      S(0) => \^d\(7)
    );
\w_minus_0x0100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[15]_i_1_n_15\,
      Q => w_minus_0x0100(15),
      R => '0'
    );
\w_minus_0x0100_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_minus_0x0100_reg[14]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_w_minus_0x0100_reg[15]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_w_minus_0x0100_reg[15]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \w_minus_0x0100_reg[15]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \w_minus_0x0100[15]_i_2_n_0\
    );
\w_minus_0x0100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(1),
      Q => w_minus_0x0100(1),
      R => '0'
    );
\w_minus_0x0100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(2),
      Q => w_minus_0x0100(2),
      R => '0'
    );
\w_minus_0x0100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(3),
      Q => w_minus_0x0100(3),
      R => '0'
    );
\w_minus_0x0100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(4),
      Q => w_minus_0x0100(4),
      R => '0'
    );
\w_minus_0x0100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(5),
      Q => w_minus_0x0100(5),
      R => '0'
    );
\w_minus_0x0100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(6),
      Q => w_minus_0x0100(6),
      R => '0'
    );
\w_minus_0x0100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_15\,
      Q => w_minus_0x0100(7),
      R => '0'
    );
\w_minus_0x0100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_14\,
      Q => w_minus_0x0100(8),
      R => '0'
    );
\w_minus_0x0100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_0x0100_reg[14]_i_1_n_13\,
      Q => w_minus_0x0100(9),
      R => '0'
    );
\w_minus_6[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA9A"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      I2 => is_icmp_i_2_n_0,
      I3 => \^d\(3),
      I4 => \w_minus_6[10]_i_2_n_0\,
      I5 => \^d\(8),
      O => \w_minus_6[10]_i_1_n_0\
    );
\w_minus_6[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \w_minus_6[10]_i_2_n_0\
    );
\w_minus_6[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(1),
      O => \w_minus_6[1]_i_1_n_0\
    );
\w_minus_6[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \w_minus_6[2]_i_1_n_0\
    );
\w_minus_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      O => \w_minus_6[3]_i_1_n_0\
    );
\w_minus_6[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \w_minus_6[4]_i_1_n_0\
    );
\w_minus_6[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9A9A9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(4),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^d\(1),
      O => \w_minus_6[5]_i_1_n_0\
    );
\w_minus_6[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAA9AAA9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^d\(4),
      I2 => \^d\(5),
      I3 => \^d\(3),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => \w_minus_6[6]_i_1_n_0\
    );
\w_minus_6[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => is_w_0201_i_4_n_0,
      O => \w_minus_6[7]_i_1_n_0\
    );
\w_minus_6[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAAAAAAA"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(5),
      I2 => \^d\(4),
      I3 => \^d\(7),
      I4 => \^d\(6),
      I5 => \w_minus_6[8]_i_2_n_0\,
      O => \w_minus_6[8]_i_1_n_0\
    );
\w_minus_6[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      O => \w_minus_6[8]_i_2_n_0\
    );
\w_minus_6[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA999AAAAAAAA"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(8),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^d\(3),
      I5 => is_icmp_i_2_n_0,
      O => \w_minus_6[9]_i_1_n_0\
    );
\w_minus_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^d\(0),
      Q => w_minus_6(0),
      R => '0'
    );
\w_minus_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[10]_i_1_n_0\,
      Q => w_minus_6(10),
      R => '0'
    );
\w_minus_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[1]_i_1_n_0\,
      Q => w_minus_6(1),
      R => '0'
    );
\w_minus_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[2]_i_1_n_0\,
      Q => w_minus_6(2),
      R => '0'
    );
\w_minus_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[3]_i_1_n_0\,
      Q => w_minus_6(3),
      R => '0'
    );
\w_minus_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[4]_i_1_n_0\,
      Q => w_minus_6(4),
      R => '0'
    );
\w_minus_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[5]_i_1_n_0\,
      Q => w_minus_6(5),
      R => '0'
    );
\w_minus_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[6]_i_1_n_0\,
      Q => w_minus_6(6),
      R => '0'
    );
\w_minus_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[7]_i_1_n_0\,
      Q => w_minus_6(7),
      R => '0'
    );
\w_minus_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[8]_i_1_n_0\,
      Q => w_minus_6(8),
      R => '0'
    );
\w_minus_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_minus_6[9]_i_1_n_0\,
      Q => w_minus_6(9),
      R => '0'
    );
\w_plus_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \w_plus_1[0]_i_1_n_0\
    );
\w_plus_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1[0]_i_1_n_0\,
      Q => \w_plus_1_reg_n_0_[0]\,
      R => '0'
    );
\w_plus_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_14\,
      Q => \w_plus_1_reg_n_0_[10]\,
      R => '0'
    );
\w_plus_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_13\,
      Q => \w_plus_1_reg_n_0_[11]\,
      R => '0'
    );
\w_plus_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_12\,
      Q => \w_plus_1_reg_n_0_[12]\,
      R => '0'
    );
\w_plus_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_11\,
      Q => \w_plus_1_reg_n_0_[13]\,
      R => '0'
    );
\w_plus_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_10\,
      Q => \w_plus_1_reg_n_0_[14]\,
      R => '0'
    );
\w_plus_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_9\,
      Q => \w_plus_1_reg_n_0_[15]\,
      R => '0'
    );
\w_plus_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_0\,
      Q => \p_0_in__1\,
      R => '0'
    );
\w_plus_1_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \w_plus_1_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \w_plus_1_reg[16]_i_1_n_0\,
      CO(6) => \NLW_w_plus_1_reg[16]_i_1_CO_UNCONNECTED\(6),
      CO(5) => \w_plus_1_reg[16]_i_1_n_2\,
      CO(4) => \w_plus_1_reg[16]_i_1_n_3\,
      CO(3) => \w_plus_1_reg[16]_i_1_n_4\,
      CO(2) => \w_plus_1_reg[16]_i_1_n_5\,
      CO(1) => \w_plus_1_reg[16]_i_1_n_6\,
      CO(0) => \w_plus_1_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_w_plus_1_reg[16]_i_1_O_UNCONNECTED\(7),
      O(6) => \w_plus_1_reg[16]_i_1_n_9\,
      O(5) => \w_plus_1_reg[16]_i_1_n_10\,
      O(4) => \w_plus_1_reg[16]_i_1_n_11\,
      O(3) => \w_plus_1_reg[16]_i_1_n_12\,
      O(2) => \w_plus_1_reg[16]_i_1_n_13\,
      O(1) => \w_plus_1_reg[16]_i_1_n_14\,
      O(0) => \w_plus_1_reg[16]_i_1_n_15\,
      S(7) => '1',
      S(6 downto 0) => \^d\(15 downto 9)
    );
\w_plus_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_15\,
      Q => \w_plus_1_reg_n_0_[1]\,
      R => '0'
    );
\w_plus_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_14\,
      Q => \w_plus_1_reg_n_0_[2]\,
      R => '0'
    );
\w_plus_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_13\,
      Q => \w_plus_1_reg_n_0_[3]\,
      R => '0'
    );
\w_plus_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_12\,
      Q => \w_plus_1_reg_n_0_[4]\,
      R => '0'
    );
\w_plus_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_11\,
      Q => \w_plus_1_reg_n_0_[5]\,
      R => '0'
    );
\w_plus_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_10\,
      Q => \w_plus_1_reg_n_0_[6]\,
      R => '0'
    );
\w_plus_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_9\,
      Q => \w_plus_1_reg_n_0_[7]\,
      R => '0'
    );
\w_plus_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[8]_i_1_n_8\,
      Q => \w_plus_1_reg_n_0_[8]\,
      R => '0'
    );
\w_plus_1_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^d\(0),
      CI_TOP => '0',
      CO(7) => \w_plus_1_reg[8]_i_1_n_0\,
      CO(6) => \w_plus_1_reg[8]_i_1_n_1\,
      CO(5) => \w_plus_1_reg[8]_i_1_n_2\,
      CO(4) => \w_plus_1_reg[8]_i_1_n_3\,
      CO(3) => \w_plus_1_reg[8]_i_1_n_4\,
      CO(2) => \w_plus_1_reg[8]_i_1_n_5\,
      CO(1) => \w_plus_1_reg[8]_i_1_n_6\,
      CO(0) => \w_plus_1_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \w_plus_1_reg[8]_i_1_n_8\,
      O(6) => \w_plus_1_reg[8]_i_1_n_9\,
      O(5) => \w_plus_1_reg[8]_i_1_n_10\,
      O(4) => \w_plus_1_reg[8]_i_1_n_11\,
      O(3) => \w_plus_1_reg[8]_i_1_n_12\,
      O(2) => \w_plus_1_reg[8]_i_1_n_13\,
      O(1) => \w_plus_1_reg[8]_i_1_n_14\,
      O(0) => \w_plus_1_reg[8]_i_1_n_15\,
      S(7 downto 0) => \^d\(8 downto 1)
    );
\w_plus_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \w_plus_1_reg[16]_i_1_n_15\,
      Q => \w_plus_1_reg_n_0_[9]\,
      R => '0'
    );
\w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(0),
      Q => w(0),
      R => '0'
    );
\w_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(10),
      Q => \^w_reg[15]_0\(7),
      R => '0'
    );
\w_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(11),
      Q => \^w_reg[15]_0\(8),
      R => '0'
    );
\w_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(12),
      Q => \^w_reg[15]_0\(9),
      R => '0'
    );
\w_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(13),
      Q => \^w_reg[15]_0\(10),
      R => '0'
    );
\w_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(14),
      Q => \^w_reg[15]_0\(11),
      R => '0'
    );
\w_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(15),
      Q => \^w_reg[15]_0\(12),
      R => '0'
    );
\w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(1),
      Q => w(1),
      R => '0'
    );
\w_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(2),
      Q => w(2),
      R => '0'
    );
\w_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(3),
      Q => \^w_reg[15]_0\(0),
      R => '0'
    );
\w_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(4),
      Q => \^w_reg[15]_0\(1),
      R => '0'
    );
\w_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(5),
      Q => \^w_reg[15]_0\(2),
      R => '0'
    );
\w_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(6),
      Q => \^w_reg[15]_0\(3),
      R => '0'
    );
\w_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(7),
      Q => \^w_reg[15]_0\(4),
      R => '0'
    );
\w_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(8),
      Q => \^w_reg[15]_0\(5),
      R => '0'
    );
\w_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^d\(9),
      Q => \^w_reg[15]_0\(6),
      R => '0'
    );
\word_prev1_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[0]__0_0\,
      Q => \^d\(0),
      R => '0'
    );
\word_prev1_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[10]__0_1\,
      Q => \^d\(10),
      R => '0'
    );
\word_prev1_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[11]__0_0\,
      Q => \^d\(11),
      R => '0'
    );
\word_prev1_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[12]__0_0\,
      Q => \^d\(12),
      R => '0'
    );
\word_prev1_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[13]__0_0\,
      Q => \^d\(13),
      R => '0'
    );
\word_prev1_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[14]__0_0\,
      Q => \^d\(14),
      R => '0'
    );
\word_prev1_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[15]__0_7\,
      Q => \^d\(15),
      R => '0'
    );
\word_prev1_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[1]__0_0\,
      Q => \^d\(1),
      R => '0'
    );
\word_prev1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => Q(0),
      Q => \^d\(2),
      R => '0'
    );
\word_prev1_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[3]__0_0\,
      Q => \^d\(3),
      R => '0'
    );
\word_prev1_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[4]__0_0\,
      Q => \^d\(4),
      R => '0'
    );
\word_prev1_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[5]__0_0\,
      Q => \^d\(5),
      R => '0'
    );
\word_prev1_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[6]__0_0\,
      Q => \^d\(6),
      R => '0'
    );
\word_prev1_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[7]__0_0\,
      Q => \^d\(7),
      R => '0'
    );
\word_prev1_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[8]__0_1\,
      Q => \^d\(8),
      R => '0'
    );
\word_prev1_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \word_prev1_reg[9]__0_1\,
      Q => \^d\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_out_pipeline is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pick_prev : out STD_LOGIC;
    out_ena : out STD_LOGIC;
    \dp_ram_udp_regres_port_b_o_tmp[0][rd]\ : out STD_LOGIC;
    \osm_dp_ram_array_porto[6][rd]\ : out STD_LOGIC;
    taken_prev_reg_0 : out STD_LOGIC;
    \reg_word_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_ena_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    reg1_ena_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_ena : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_out_pipeline : entity is "fnet_out_pipeline";
end top_block_fakernet_top_0_0_fnet_out_pipeline;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_out_pipeline is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal pick : STD_LOGIC;
  signal \^pick_prev\ : STD_LOGIC;
  signal reg0_ena_reg_n_0 : STD_LOGIC;
  signal reg0_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg0_word[15]_i_1_n_0\ : STD_LOGIC;
  signal reg1_ena_reg_n_0 : STD_LOGIC;
  signal reg1_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_ena_i_1_n_0 : STD_LOGIC;
  signal \reg_word[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_word[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pick_i_1 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of reg_ena_i_1 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \reg_word[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \reg_word[10]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \reg_word[11]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \reg_word[12]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \reg_word[13]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \reg_word[14]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \reg_word[15]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \reg_word[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \reg_word[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \reg_word[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \reg_word[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \reg_word[5]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \reg_word[6]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \reg_word[7]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \reg_word[8]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \reg_word[9]_i_1\ : label is "soft_lutpair380";
begin
  E(0) <= \^e\(0);
  pick_prev <= \^pick_prev\;
\info_counts[packets]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      O => taken_prev_reg_0
    );
pick_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pick,
      O => p_0_in
    );
pick_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => pick,
      Q => \^pick_prev\,
      R => '0'
    );
pick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => p_0_in,
      Q => pick,
      R => '0'
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => ram_reg_bram_0,
      O => \dp_ram_udp_regres_port_b_o_tmp[0][rd]\
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => ram_reg_bram_0_0,
      O => \osm_dp_ram_array_porto[6][rd]\
    );
reg0_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => out_r_ena,
      Q => reg0_ena_reg_n_0,
      R => '0'
    );
\reg0_word[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^pick_prev\,
      O => \reg0_word[15]_i_1_n_0\
    );
\reg0_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(0),
      Q => reg0_word(0),
      R => '0'
    );
\reg0_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(10),
      Q => reg0_word(10),
      R => '0'
    );
\reg0_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(11),
      Q => reg0_word(11),
      R => '0'
    );
\reg0_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(12),
      Q => reg0_word(12),
      R => '0'
    );
\reg0_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(13),
      Q => reg0_word(13),
      R => '0'
    );
\reg0_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(14),
      Q => reg0_word(14),
      R => '0'
    );
\reg0_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(15),
      Q => reg0_word(15),
      R => '0'
    );
\reg0_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(1),
      Q => reg0_word(1),
      R => '0'
    );
\reg0_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(2),
      Q => reg0_word(2),
      R => '0'
    );
\reg0_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(3),
      Q => reg0_word(3),
      R => '0'
    );
\reg0_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(4),
      Q => reg0_word(4),
      R => '0'
    );
\reg0_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(5),
      Q => reg0_word(5),
      R => '0'
    );
\reg0_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(6),
      Q => reg0_word(6),
      R => '0'
    );
\reg0_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(7),
      Q => reg0_word(7),
      R => '0'
    );
\reg0_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(8),
      Q => reg0_word(8),
      R => '0'
    );
\reg0_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg0_word[15]_i_1_n_0\,
      D => D(9),
      Q => reg0_word(9),
      R => '0'
    );
reg1_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => out_r_ena,
      Q => reg1_ena_reg_n_0,
      R => '0'
    );
\reg1_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(0),
      Q => reg1_word(0),
      R => '0'
    );
\reg1_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(10),
      Q => reg1_word(10),
      R => '0'
    );
\reg1_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(11),
      Q => reg1_word(11),
      R => '0'
    );
\reg1_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(12),
      Q => reg1_word(12),
      R => '0'
    );
\reg1_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(13),
      Q => reg1_word(13),
      R => '0'
    );
\reg1_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(14),
      Q => reg1_word(14),
      R => '0'
    );
\reg1_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(15),
      Q => reg1_word(15),
      R => '0'
    );
\reg1_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(1),
      Q => reg1_word(1),
      R => '0'
    );
\reg1_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(2),
      Q => reg1_word(2),
      R => '0'
    );
\reg1_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(3),
      Q => reg1_word(3),
      R => '0'
    );
\reg1_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(4),
      Q => reg1_word(4),
      R => '0'
    );
\reg1_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(5),
      Q => reg1_word(5),
      R => '0'
    );
\reg1_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(6),
      Q => reg1_word(6),
      R => '0'
    );
\reg1_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(7),
      Q => reg1_word(7),
      R => '0'
    );
\reg1_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(8),
      Q => reg1_word(8),
      R => '0'
    );
\reg1_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg1_ena_reg_0(0),
      D => D(9),
      Q => reg1_word(9),
      R => '0'
    );
reg_ena_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg1_ena_reg_n_0,
      I1 => pick,
      I2 => reg0_ena_reg_n_0,
      O => reg_ena_i_1_n_0
    );
reg_ena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => reg_ena_i_1_n_0,
      Q => out_ena,
      R => '0'
    );
\reg_word[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(0),
      I1 => reg0_word(0),
      I2 => pick,
      O => \reg_word[0]_i_1_n_0\
    );
\reg_word[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(10),
      I1 => reg0_word(10),
      I2 => pick,
      O => \reg_word[10]_i_1_n_0\
    );
\reg_word[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(11),
      I1 => reg0_word(11),
      I2 => pick,
      O => \reg_word[11]_i_1_n_0\
    );
\reg_word[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(12),
      I1 => reg0_word(12),
      I2 => pick,
      O => \reg_word[12]_i_1_n_0\
    );
\reg_word[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(13),
      I1 => reg0_word(13),
      I2 => pick,
      O => \reg_word[13]_i_1_n_0\
    );
\reg_word[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(14),
      I1 => reg0_word(14),
      I2 => pick,
      O => \reg_word[14]_i_1_n_0\
    );
\reg_word[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(15),
      I1 => reg0_word(15),
      I2 => pick,
      O => \reg_word[15]_i_1_n_0\
    );
\reg_word[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(1),
      I1 => reg0_word(1),
      I2 => pick,
      O => \reg_word[1]_i_1_n_0\
    );
\reg_word[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(2),
      I1 => reg0_word(2),
      I2 => pick,
      O => \reg_word[2]_i_1_n_0\
    );
\reg_word[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(3),
      I1 => reg0_word(3),
      I2 => pick,
      O => \reg_word[3]_i_1_n_0\
    );
\reg_word[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(4),
      I1 => reg0_word(4),
      I2 => pick,
      O => \reg_word[4]_i_1_n_0\
    );
\reg_word[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(5),
      I1 => reg0_word(5),
      I2 => pick,
      O => \reg_word[5]_i_1_n_0\
    );
\reg_word[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(6),
      I1 => reg0_word(6),
      I2 => pick,
      O => \reg_word[6]_i_1_n_0\
    );
\reg_word[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(7),
      I1 => reg0_word(7),
      I2 => pick,
      O => \reg_word[7]_i_1_n_0\
    );
\reg_word[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(8),
      I1 => reg0_word(8),
      I2 => pick,
      O => \reg_word[8]_i_1_n_0\
    );
\reg_word[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg1_word(9),
      I1 => reg0_word(9),
      I2 => pick,
      O => \reg_word[9]_i_1_n_0\
    );
\reg_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[0]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(0),
      R => '0'
    );
\reg_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[10]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(10),
      R => '0'
    );
\reg_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[11]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(11),
      R => '0'
    );
\reg_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[12]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(12),
      R => '0'
    );
\reg_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[13]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(13),
      R => '0'
    );
\reg_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[14]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(14),
      R => '0'
    );
\reg_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[15]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(15),
      R => '0'
    );
\reg_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[1]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(1),
      R => '0'
    );
\reg_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[2]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(2),
      R => '0'
    );
\reg_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[3]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(3),
      R => '0'
    );
\reg_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[4]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(4),
      R => '0'
    );
\reg_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[5]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(5),
      R => '0'
    );
\reg_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[6]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(6),
      R => '0'
    );
\reg_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[7]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(7),
      R => '0'
    );
\reg_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[8]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(8),
      R => '0'
    );
\reg_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => reg_ena_reg_0(0),
      D => \reg_word[9]_i_1_n_0\,
      Q => \reg_word_reg[15]_0\(9),
      R => '0'
    );
taken_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reg_ena_reg_0(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_out_state is
  port (
    out_r_ena : out STD_LOGIC;
    \info_counts[pkt_gen]\ : out STD_LOGIC;
    \info_counts[udp_idp]\ : out STD_LOGIC;
    \ram_cons_array[3][clear_hasdata]\ : out STD_LOGIC;
    \ram_cons_array[4][clear_hasdata]\ : out STD_LOGIC;
    \ram_tcp_prep2[0][cons][clear_hasdata]\ : out STD_LOGIC;
    \ram_tcp_prep2[1][cons][clear_hasdata]\ : out STD_LOGIC;
    \info_counts_reg[arp_icmp]_0\ : out STD_LOGIC;
    \info_counts_reg[tcp]_0\ : out STD_LOGIC;
    \info_counts_reg[packets]_0\ : out STD_LOGIC;
    \info_counts_reg[words_div_32]_0\ : out STD_LOGIC;
    next_tcp_prep_reg_0 : out STD_LOGIC;
    \ram_arp_icmp[cons][clear_hasdata]\ : out STD_LOGIC;
    \info_counts_reg[drop_ntp]_0\ : out STD_LOGIC;
    \out_info[udp]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    taken_prev_reg : out STD_LOGIC;
    \s_reg[wr_onehot][1]_0\ : out STD_LOGIC;
    taken_prev_reg_0 : out STD_LOGIC;
    \FSM_onehot_s_reg[state][11]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cycle_count_reg[21]\ : out STD_LOGIC;
    \cycle_count_reg[21]_0\ : out STD_LOGIC;
    \cycle_count_reg[21]_1\ : out STD_LOGIC;
    \cycle_count_reg[21]_2\ : out STD_LOGIC;
    \FSM_onehot_s_reg[state][0]_0\ : out STD_LOGIC;
    \s_stat_reg[hasdata]\ : out STD_LOGIC;
    \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ : out STD_LOGIC;
    \osm_dp_ram_array_porto[0][rd]\ : out STD_LOGIC;
    \s_reg[wdata][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    \info_counts_reg[packets]_1\ : in STD_LOGIC;
    \info_counts_reg[drop_ntp]_1\ : in STD_LOGIC;
    \ram_cons_array_reg[1][clear_hasdata]_0\ : in STD_LOGIC;
    \ram_arp_icmp[stat][hasdata]\ : in STD_LOGIC;
    \ram_arp_icmp[stat][drop_dly]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_led_info1_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    \FSM_onehot_s_reg[state][1]_0\ : in STD_LOGIC;
    \ram_cons_array_reg[3][clear_hasdata]_0\ : in STD_LOGIC;
    \s_reg[wr_idx][1]_0\ : in STD_LOGIC;
    \s_reg[wr_idx][1]_1\ : in STD_LOGIC;
    \ram_cons_array_reg[5][clear_hasdata]_0\ : in STD_LOGIC;
    \ram_tcp_prep2[1][stat][hasdata]\ : in STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : in STD_LOGIC;
    \s_reg[wr_idx][2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_s_reg[state][0]_1\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[get_data][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[get_data][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_s[state][9]_i_2_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_s[state][9]_i_2_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_s[state][9]_i_2_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_reg[get_data][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[get_data][15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[get_data][15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[get_data][15]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_s[state][9]_i_5_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_s[state][9]_i_5_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_s[state][9]_i_5_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_s[state][9]_i_5_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_out_state : entity is "fnet_out_state";
end top_block_fakernet_top_0_0_fnet_out_state;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_out_state is
  signal \FSM_onehot_s[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][9]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_s_reg[state][0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_s_reg[state][11]_0\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][10]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][11]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][3]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][4]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][8]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \a[clear_data]\ : STD_LOGIC;
  signal \a[out_ena]\ : STD_LOGIC;
  signal \a[payload]\ : STD_LOGIC;
  signal \a[wdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \a[wr_idx]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal count_words : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_words[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_words[4]_i_1_n_0\ : STD_LOGIC;
  signal crc32 : STD_LOGIC;
  signal \crc32[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \crc32[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[23]_i_3_n_0\ : STD_LOGIC;
  signal \crc32[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \crc32[29]_i_5_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \crc32[30]_i_5_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_5_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_6_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_7_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_8_n_0\ : STD_LOGIC;
  signal \crc32[31]_i_9_n_0\ : STD_LOGIC;
  signal crc32_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc32_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[16]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[17]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[18]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[19]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[20]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[21]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[22]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[23]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[24]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[25]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[26]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[27]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[28]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[29]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[30]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[31]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc32_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dp_ram_udp_regres_port_b_o_tmp[1][rd]\ : STD_LOGIC;
  signal \^info_counts[pkt_gen]\ : STD_LOGIC;
  signal \info_counts[udp][0]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[udp][1]_i_1_n_0\ : STD_LOGIC;
  signal \^info_counts[udp_idp]\ : STD_LOGIC;
  signal \^info_counts_reg[arp_icmp]_0\ : STD_LOGIC;
  signal \info_counts_reg[tcp]0\ : STD_LOGIC;
  signal \^info_counts_reg[tcp]_0\ : STD_LOGIC;
  signal next_tcp_prep_i_1_n_0 : STD_LOGIC;
  signal \^next_tcp_prep_reg_0\ : STD_LOGIC;
  signal \^out_info[udp]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in45_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in47_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \ram_cons_array[0][clear_hasdata]_i_1_n_0\ : STD_LOGIC;
  signal \ram_cons_array[0][clear_hasdata]_i_2_n_0\ : STD_LOGIC;
  signal \ram_cons_array[1][clear_hasdata]_i_1_n_0\ : STD_LOGIC;
  signal \s[cnt]\ : STD_LOGIC;
  signal \s[cnt][10]_i_3_n_0\ : STD_LOGIC;
  signal \s[cnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[cnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[cnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[cnt][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[cnt][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][11]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][11]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][12]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][12]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][13]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][13]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][14]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][14]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][15]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][15]_i_3_n_0\ : STD_LOGIC;
  signal \s[get_data][15]_i_4_n_0\ : STD_LOGIC;
  signal \s[get_data][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][8]_i_2_n_0\ : STD_LOGIC;
  signal \s[get_data][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[get_data][9]_i_2_n_0\ : STD_LOGIC;
  signal \s[out_ena]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][0]_i_3_n_0\ : STD_LOGIC;
  signal \s[wdata][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[wdata][11]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][12]_i_1_n_0\ : STD_LOGIC;
  signal \s[wdata][14]_i_1_n_0\ : STD_LOGIC;
  signal \s[wdata][14]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][14]_i_3_n_0\ : STD_LOGIC;
  signal \s[wdata][15]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[wdata][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][8]_i_2_n_0\ : STD_LOGIC;
  signal \s[wdata][9]_i_2_n_0\ : STD_LOGIC;
  signal \s[wr_idx]\ : STD_LOGIC;
  signal \s[wr_onehot][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[wr_onehot][6]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[get_data]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s_reg[payload_n_0_]\ : STD_LOGIC;
  signal \s_reg[wr_idx]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \s_reg[wr_onehot_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][3]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][4]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][5]\ : STD_LOGIC;
  signal \s_reg[wr_onehot_n_0_][6]\ : STD_LOGIC;
  signal \^s_stat_reg[hasdata]\ : STD_LOGIC;
  signal slv : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][8]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][9]_i_1\ : label is "soft_lutpair412";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][0]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][10]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][11]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][1]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][2]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][3]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][4]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][8]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][9]\ : label is "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000";
  attribute SOFT_HLUTNM of \count_words[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \count_words[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \count_words[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \count_words[3]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \crc32[0]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \crc32[16]_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \crc32[16]_i_2__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \crc32[16]_i_3__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \crc32[20]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \crc32[21]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \crc32[23]_i_2__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \crc32[23]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \crc32[26]_i_2__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \crc32[28]_i_2__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \crc32[28]_i_3__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \crc32[29]_i_5\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \crc32[30]_i_2__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \crc32[30]_i_3__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \crc32[30]_i_4__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \crc32[31]_i_4__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \crc32[31]_i_5\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \crc32[31]_i_6\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \crc32[31]_i_9\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \info_counts[tcp]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \info_counts[udp][0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \info_counts[udp][1]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of next_tcp_prep_i_1 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ram_cons_array[0][clear_hasdata]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s[cnt][10]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \s[cnt][1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s[cnt][2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s[cnt][4]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \s[cnt][5]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \s[cnt][9]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \s[get_data][15]_i_3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \s[get_data][15]_i_4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \s[out_ena]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s[out_ena]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s[payload]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \s[wdata][0]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s[wdata][0]_i_3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \s[wdata][11]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \s[wdata][11]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \s[wdata][14]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \s[wdata][15]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \s[wdata][15]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \s[wdata][3]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \s[wdata][3]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \s[wdata][4]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s[wdata][5]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \s[wdata][5]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \s[wdata][6]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \s[wdata][7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \s[wdata][9]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \s[wdata][9]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \s[wr_onehot][0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \s[wr_onehot][0]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \s[wr_onehot][6]_i_1\ : label is "soft_lutpair416";
begin
  \FSM_onehot_s_reg[state][0]_0\ <= \^fsm_onehot_s_reg[state][0]_0\;
  \FSM_onehot_s_reg[state][11]_0\ <= \^fsm_onehot_s_reg[state][11]_0\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ <= \^dp_ram_udp_regres_port_b_o_tmp[1][rd]\;
  \info_counts[pkt_gen]\ <= \^info_counts[pkt_gen]\;
  \info_counts[udp_idp]\ <= \^info_counts[udp_idp]\;
  \info_counts_reg[arp_icmp]_0\ <= \^info_counts_reg[arp_icmp]_0\;
  \info_counts_reg[tcp]_0\ <= \^info_counts_reg[tcp]_0\;
  next_tcp_prep_reg_0 <= \^next_tcp_prep_reg_0\;
  \out_info[udp]\(1 downto 0) <= \^out_info[udp]\(1 downto 0);
  \s_stat_reg[hasdata]\ <= \^s_stat_reg[hasdata]\;
\FSM_onehot_s[state][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_s[state][0]_i_2_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \FSM_onehot_s_reg[state][0]_1\,
      O => \FSM_onehot_s[state][0]_i_1_n_0\
    );
\FSM_onehot_s[state][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_onehot_s[state][11]_i_3_n_0\,
      O => \FSM_onehot_s[state][0]_i_2_n_0\
    );
\FSM_onehot_s[state][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \^fsm_onehot_s_reg[state][11]_0\,
      O => \FSM_onehot_s[state][11]_i_1_n_0\
    );
\FSM_onehot_s[state][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s[state][11]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(8),
      I5 => \^q\(4),
      O => \^fsm_onehot_s_reg[state][11]_0\
    );
\FSM_onehot_s[state][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(2),
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \FSM_onehot_s[state][11]_i_3_n_0\
    );
\FSM_onehot_s[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A0AAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \ram_tcp_prep2[1][stat][hasdata]\,
      I2 => \ram_tcp_prep2[0][stat][hasdata]\,
      I3 => \^next_tcp_prep_reg_0\,
      I4 => \FSM_onehot_s_reg[state][1]_0\,
      I5 => ram_reg_bram_0,
      O => \FSM_onehot_s[state][1]_i_1_n_0\
    );
\FSM_onehot_s[state][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I1 => \FSM_onehot_s[state][9]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      O => \FSM_onehot_s[state][8]_i_1_n_0\
    );
\FSM_onehot_s[state][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \FSM_onehot_s[state][9]_i_2_n_0\,
      O => \FSM_onehot_s[state][9]_i_1_n_0\
    );
\FSM_onehot_s[state][9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(8),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(8),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(8),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(8),
      O => \FSM_onehot_s[state][9]_i_10_n_0\
    );
\FSM_onehot_s[state][9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(9),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(9),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(9),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(9),
      O => \FSM_onehot_s[state][9]_i_11_n_0\
    );
\FSM_onehot_s[state][9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(5),
      I1 => \FSM_onehot_s[state][9]_i_20_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(5),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(5),
      O => \FSM_onehot_s[state][9]_i_12_n_0\
    );
\FSM_onehot_s[state][9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(6),
      I1 => \FSM_onehot_s[state][9]_i_21_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(6),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(6),
      O => \FSM_onehot_s[state][9]_i_13_n_0\
    );
\FSM_onehot_s[state][9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(7),
      I1 => \FSM_onehot_s[state][9]_i_22_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(7),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(7),
      O => \FSM_onehot_s[state][9]_i_14_n_0\
    );
\FSM_onehot_s[state][9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(2),
      I1 => \FSM_onehot_s[state][9]_i_23_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(2),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(2),
      O => \FSM_onehot_s[state][9]_i_15_n_0\
    );
\FSM_onehot_s[state][9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(3),
      I1 => \FSM_onehot_s[state][9]_i_24_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(3),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(3),
      O => \FSM_onehot_s[state][9]_i_16_n_0\
    );
\FSM_onehot_s[state][9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(4),
      I1 => \FSM_onehot_s[state][9]_i_25_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(4),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(4),
      O => \FSM_onehot_s[state][9]_i_17_n_0\
    );
\FSM_onehot_s[state][9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(1),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(1),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(1),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(1),
      O => \FSM_onehot_s[state][9]_i_18_n_0\
    );
\FSM_onehot_s[state][9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(0),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(0),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(0),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(0),
      O => \FSM_onehot_s[state][9]_i_19_n_0\
    );
\FSM_onehot_s[state][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_3_n_0\,
      I1 => \FSM_onehot_s[state][9]_i_4_n_0\,
      I2 => \^q\(8),
      I3 => \FSM_onehot_s[state][9]_i_5_n_0\,
      I4 => \^q\(9),
      I5 => \FSM_onehot_s[state][9]_i_6_n_0\,
      O => \FSM_onehot_s[state][9]_i_2_n_0\
    );
\FSM_onehot_s[state][9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(5),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(5),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(5),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(5),
      O => \FSM_onehot_s[state][9]_i_20_n_0\
    );
\FSM_onehot_s[state][9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(6),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(6),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(6),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(6),
      O => \FSM_onehot_s[state][9]_i_21_n_0\
    );
\FSM_onehot_s[state][9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(7),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(7),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(7),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(7),
      O => \FSM_onehot_s[state][9]_i_22_n_0\
    );
\FSM_onehot_s[state][9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(2),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(2),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(2),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(2),
      O => \FSM_onehot_s[state][9]_i_23_n_0\
    );
\FSM_onehot_s[state][9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(3),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(3),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(3),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(3),
      O => \FSM_onehot_s[state][9]_i_24_n_0\
    );
\FSM_onehot_s[state][9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_5_0\(4),
      I1 => \FSM_onehot_s[state][9]_i_5_1\(4),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \FSM_onehot_s[state][9]_i_5_2\(4),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \FSM_onehot_s[state][9]_i_5_3\(4),
      O => \FSM_onehot_s[state][9]_i_25_n_0\
    );
\FSM_onehot_s[state][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_7_n_0\,
      I1 => \^q\(1),
      I2 => \FSM_onehot_s[state][9]_i_8_n_0\,
      I3 => \^q\(0),
      I4 => \FSM_onehot_s[state][9]_i_9_n_0\,
      O => \FSM_onehot_s[state][9]_i_3_n_0\
    );
\FSM_onehot_s[state][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(8),
      I1 => \FSM_onehot_s[state][9]_i_10_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(8),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(8),
      O => \FSM_onehot_s[state][9]_i_4_n_0\
    );
\FSM_onehot_s[state][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(9),
      I1 => \FSM_onehot_s[state][9]_i_11_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(9),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(9),
      O => \FSM_onehot_s[state][9]_i_5_n_0\
    );
\FSM_onehot_s[state][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_12_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \FSM_onehot_s[state][9]_i_13_n_0\,
      I4 => \^q\(7),
      I5 => \FSM_onehot_s[state][9]_i_14_n_0\,
      O => \FSM_onehot_s[state][9]_i_6_n_0\
    );
\FSM_onehot_s[state][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_15_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \FSM_onehot_s[state][9]_i_16_n_0\,
      I4 => \^q\(4),
      I5 => \FSM_onehot_s[state][9]_i_17_n_0\,
      O => \FSM_onehot_s[state][9]_i_7_n_0\
    );
\FSM_onehot_s[state][9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(1),
      I1 => \FSM_onehot_s[state][9]_i_18_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(1),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(1),
      O => \FSM_onehot_s[state][9]_i_8_n_0\
    );
\FSM_onehot_s[state][9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_onehot_s[state][9]_i_2_0\(0),
      I1 => \FSM_onehot_s[state][9]_i_19_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][9]_i_2_1\(0),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \FSM_onehot_s[state][9]_i_2_2\(0),
      O => \FSM_onehot_s[state][9]_i_9_n_0\
    );
\FSM_onehot_s_reg[state][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s[state][0]_i_1_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][0]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[clear_data]\,
      Q => \FSM_onehot_s_reg[state_n_0_][10]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s[state][11]_i_1_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][11]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s[state][1]_i_1_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][1]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s_reg[state_n_0_][1]\,
      Q => \FSM_onehot_s_reg[state_n_0_][2]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s_reg[state_n_0_][2]\,
      Q => \FSM_onehot_s_reg[state_n_0_][3]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s_reg[state_n_0_][3]\,
      Q => \FSM_onehot_s_reg[state_n_0_][4]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s[state][8]_i_1_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][8]\,
      R => '0'
    );
\FSM_onehot_s_reg[state][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_onehot_s[state][9]_i_1_n_0\,
      Q => \a[clear_data]\,
      R => '0'
    );
\count_words[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_words(0),
      I1 => \s_reg[payload_n_0_]\,
      O => \count_words[0]_i_1_n_0\
    );
\count_words[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_words(0),
      I1 => \s_reg[payload_n_0_]\,
      I2 => count_words(1),
      O => \count_words[1]_i_1_n_0\
    );
\count_words[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \s_reg[payload_n_0_]\,
      I1 => count_words(0),
      I2 => count_words(1),
      I3 => count_words(2),
      O => \count_words[2]_i_1_n_0\
    );
\count_words[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_words(1),
      I1 => count_words(0),
      I2 => \s_reg[payload_n_0_]\,
      I3 => count_words(2),
      I4 => count_words(3),
      O => \count_words[3]_i_1_n_0\
    );
\count_words[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => count_words(2),
      I1 => \s_reg[payload_n_0_]\,
      I2 => count_words(0),
      I3 => count_words(1),
      I4 => count_words(3),
      I5 => count_words(4),
      O => \count_words[4]_i_1_n_0\
    );
\count_words_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \count_words[0]_i_1_n_0\,
      Q => count_words(0),
      R => '0'
    );
\count_words_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \count_words[1]_i_1_n_0\,
      Q => count_words(1),
      R => '0'
    );
\count_words_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \count_words[2]_i_1_n_0\,
      Q => count_words(2),
      R => '0'
    );
\count_words_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \count_words[3]_i_1_n_0\,
      Q => count_words(3),
      R => '0'
    );
\count_words_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \count_words[4]_i_1_n_0\,
      Q => count_words(4),
      R => '0'
    );
\crc32[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc32[31]_i_5_n_0\,
      I1 => \crc32[29]_i_4__0_n_0\,
      I2 => \crc32[28]_i_3__0_n_0\,
      I3 => \crc32[26]_i_2__0_n_0\,
      O => crc32_next(0)
    );
\crc32[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[31]_i_4__0_n_0\,
      I1 => \crc32[29]_i_2__0_n_0\,
      I2 => \crc32[24]_i_2__0_n_0\,
      I3 => \crc32[23]_i_3_n_0\,
      I4 => \crc32[29]_i_5_n_0\,
      O => crc32_next(10)
    );
\crc32[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[27]_i_2__0_n_0\,
      I1 => \crc32[31]_i_5_n_0\,
      I2 => \crc32[16]_i_2__0_n_0\,
      I3 => \crc32[30]_i_4__0_n_0\,
      I4 => \crc32[25]_i_2__0_n_0\,
      O => crc32_next(11)
    );
\crc32[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_4__0_n_0\,
      I1 => \crc32[28]_i_2__0_n_0\,
      I2 => \crc32[23]_i_2__0_n_0\,
      I3 => \crc32[29]_i_5_n_0\,
      I4 => \crc32[31]_i_7_n_0\,
      I5 => \crc32[16]_i_2__0_n_0\,
      O => crc32_next(12)
    );
\crc32[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[29]_i_2__0_n_0\,
      I1 => \crc32[29]_i_3__0_n_0\,
      I2 => \crc32[24]_i_2__0_n_0\,
      I3 => \crc32[30]_i_5_n_0\,
      I4 => \crc32[23]_i_2__0_n_0\,
      I5 => \crc32[16]_i_3__0_n_0\,
      O => crc32_next(13)
    );
\crc32[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[30]_i_3__0_n_0\,
      I1 => \crc32[25]_i_2__0_n_0\,
      I2 => \crc32[30]_i_2__0_n_0\,
      I3 => \crc32[29]_i_4__0_n_0\,
      I4 => \crc32[31]_i_3__0_n_0\,
      I5 => \crc32[24]_i_2__0_n_0\,
      O => crc32_next(14)
    );
\crc32[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[30]_i_3__0_n_0\,
      I1 => \crc32[25]_i_2__0_n_0\,
      I2 => \crc32[31]_i_5_n_0\,
      I3 => \crc32[31]_i_4__0_n_0\,
      I4 => \crc32[20]_i_2__0_n_0\,
      O => crc32_next(15)
    );
\crc32[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc32_reg_n_0_[0]\,
      I1 => \crc32[31]_i_6_n_0\,
      I2 => \crc32[16]_i_2__0_n_0\,
      I3 => \crc32[16]_i_3__0_n_0\,
      O => crc32_next(16)
    );
\crc32[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[20]_i_2__0_n_0\,
      I1 => \crc32[23]_i_3_n_0\,
      O => \crc32[16]_i_2__0_n_0\
    );
\crc32[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \crc32_reg_n_0_[29]\,
      I1 => \crc32[31]_i_8_n_0\,
      I2 => \s[wdata][10]_i_1_n_0\,
      I3 => \crc32[31]_i_4__0_n_0\,
      O => \crc32[16]_i_3__0_n_0\
    );
\crc32[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[23]_i_2__0_n_0\,
      I1 => \crc32[29]_i_5_n_0\,
      I2 => \crc32_reg_n_0_[1]\,
      I3 => \crc32[31]_i_4__0_n_0\,
      I4 => \crc32[30]_i_4__0_n_0\,
      O => crc32_next(17)
    );
\crc32[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[24]_i_2__0_n_0\,
      I1 => \crc32[30]_i_5_n_0\,
      I2 => \crc32[29]_i_3__0_n_0\,
      I3 => \crc32_reg_n_0_[2]\,
      I4 => \crc32[29]_i_4__0_n_0\,
      I5 => \crc32[31]_i_7_n_0\,
      O => crc32_next(18)
    );
\crc32[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc32[30]_i_3__0_n_0\,
      I1 => \crc32[25]_i_2__0_n_0\,
      I2 => \crc32_reg_n_0_[3]\,
      I3 => \crc32[31]_i_3__0_n_0\,
      O => crc32_next(19)
    );
\crc32[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[23]_i_2__0_n_0\,
      I1 => \crc32[29]_i_5_n_0\,
      I2 => \crc32[23]_i_3_n_0\,
      I3 => \crc32[29]_i_3__0_n_0\,
      I4 => \crc32[28]_i_3__0_n_0\,
      I5 => \crc32[31]_i_3__0_n_0\,
      O => crc32_next(1)
    );
\crc32[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc32_reg_n_0_[4]\,
      I1 => \crc32[31]_i_5_n_0\,
      I2 => \crc32[31]_i_6_n_0\,
      I3 => \crc32[20]_i_2__0_n_0\,
      O => crc32_next(20)
    );
\crc32[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[28]_i_3__0_n_0\,
      I1 => \crc32[30]_i_2__0_n_0\,
      O => \crc32[20]_i_2__0_n_0\
    );
\crc32[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc32_reg_n_0_[5]\,
      I1 => \crc32[31]_i_4__0_n_0\,
      I2 => \crc32[30]_i_5_n_0\,
      I3 => \crc32[29]_i_5_n_0\,
      O => crc32_next(21)
    );
\crc32[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[28]_i_3__0_n_0\,
      I1 => \crc32[31]_i_3__0_n_0\,
      I2 => \crc32[31]_i_5_n_0\,
      I3 => \crc32_reg_n_0_[6]\,
      I4 => \crc32[30]_i_4__0_n_0\,
      I5 => \crc32[23]_i_3_n_0\,
      O => crc32_next(22)
    );
\crc32[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[23]_i_2__0_n_0\,
      I1 => \crc32[29]_i_5_n_0\,
      I2 => \crc32[23]_i_3_n_0\,
      I3 => \crc32_reg_n_0_[7]\,
      I4 => \crc32[31]_i_7_n_0\,
      O => crc32_next(23)
    );
\crc32[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[27]_i_2__0_n_0\,
      I1 => \crc32[29]_i_4__0_n_0\,
      O => \crc32[23]_i_2__0_n_0\
    );
\crc32[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \crc32_reg_n_0_[16]\,
      I1 => \s[wdata][7]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][0]\,
      O => \crc32[23]_i_3_n_0\
    );
\crc32[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[24]_i_2__0_n_0\,
      I1 => \crc32[30]_i_5_n_0\,
      I2 => \crc32_reg_n_0_[8]\,
      I3 => \crc32[29]_i_3__0_n_0\,
      I4 => \crc32[27]_i_2__0_n_0\,
      O => crc32_next(24)
    );
\crc32[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[30]_i_4__0_n_0\,
      I1 => \crc32[28]_i_2__0_n_0\,
      O => \crc32[24]_i_2__0_n_0\
    );
\crc32[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_6_n_0\,
      I2 => \crc32_reg_n_0_[9]\,
      I3 => \crc32[28]_i_2__0_n_0\,
      I4 => \crc32[25]_i_2__0_n_0\,
      O => crc32_next(25)
    );
\crc32[25]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[31]_i_7_n_0\,
      I1 => \crc32[29]_i_2__0_n_0\,
      O => \crc32[25]_i_2__0_n_0\
    );
\crc32[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[29]_i_4__0_n_0\,
      I1 => \crc32_reg_n_0_[10]\,
      I2 => \crc32[26]_i_2__0_n_0\,
      I3 => \crc32[29]_i_2__0_n_0\,
      I4 => \crc32[30]_i_2__0_n_0\,
      O => crc32_next(26)
    );
\crc32[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[30]_i_5_n_0\,
      I1 => \crc32[23]_i_3_n_0\,
      O => \crc32[26]_i_2__0_n_0\
    );
\crc32[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_4__0_n_0\,
      I2 => \crc32[29]_i_3__0_n_0\,
      I3 => \crc32_reg_n_0_[11]\,
      I4 => \crc32[30]_i_2__0_n_0\,
      I5 => \crc32[27]_i_2__0_n_0\,
      O => crc32_next(27)
    );
\crc32[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \s[wdata][6]_i_2_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I5 => \crc32_reg_n_0_[17]\,
      O => \crc32[27]_i_2__0_n_0\
    );
\crc32[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_4__0_n_0\,
      I1 => \crc32[28]_i_2__0_n_0\,
      I2 => \crc32[31]_i_6_n_0\,
      I3 => \crc32_reg_n_0_[12]\,
      I4 => \crc32[29]_i_4__0_n_0\,
      I5 => \crc32[28]_i_3__0_n_0\,
      O => crc32_next(28)
    );
\crc32[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1515FFEA"
    )
        port map (
      I0 => \s[wdata][5]_i_2_n_0\,
      I1 => \s_reg[get_data]\(5),
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \a[clear_data]\,
      I4 => \crc32_reg_n_0_[18]\,
      O => \crc32[28]_i_2__0_n_0\
    );
\crc32[28]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1515FFEA"
    )
        port map (
      I0 => \s[wdata][11]_i_2_n_0\,
      I1 => \s_reg[get_data]\(11),
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \a[clear_data]\,
      I4 => \crc32_reg_n_0_[28]\,
      O => \crc32[28]_i_3__0_n_0\
    );
\crc32[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[29]_i_2__0_n_0\,
      I1 => \crc32[29]_i_3__0_n_0\,
      I2 => \crc32_reg_n_0_[13]\,
      I3 => \crc32[29]_i_4__0_n_0\,
      I4 => \crc32[29]_i_5_n_0\,
      O => crc32_next(29)
    );
\crc32[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \crc32_reg_n_0_[19]\,
      I1 => \s[wdata][4]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][2]\,
      O => \crc32[29]_i_2__0_n_0\
    );
\crc32[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF1011EFEE"
    )
        port map (
      I0 => \s[wdata][0]_i_2_n_0\,
      I1 => \s[wdata][0]_i_3_n_0\,
      I2 => slv(15),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I4 => \crc32_reg_n_0_[23]\,
      I5 => \a[clear_data]\,
      O => \crc32[29]_i_3__0_n_0\
    );
\crc32[29]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77770077F8F8FFF8"
    )
        port map (
      I0 => \s_reg[get_data]\(1),
      I1 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I2 => \a[clear_data]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I4 => slv(14),
      I5 => \crc32_reg_n_0_[22]\,
      O => \crc32[29]_i_4__0_n_0\
    );
\crc32[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \crc32_reg_n_0_[29]\,
      I1 => \crc32[31]_i_8_n_0\,
      I2 => \s[wdata][10]_i_1_n_0\,
      I3 => \crc32[31]_i_5_n_0\,
      O => \crc32[29]_i_5_n_0\
    );
\crc32[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[23]_i_2__0_n_0\,
      I1 => \crc32[29]_i_5_n_0\,
      I2 => \crc32[23]_i_3_n_0\,
      I3 => \crc32[30]_i_3__0_n_0\,
      I4 => \crc32[24]_i_2__0_n_0\,
      O => crc32_next(2)
    );
\crc32[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[30]_i_2__0_n_0\,
      I1 => \crc32_reg_n_0_[14]\,
      I2 => \crc32[30]_i_3__0_n_0\,
      I3 => \crc32[30]_i_4__0_n_0\,
      I4 => \crc32[30]_i_5_n_0\,
      O => crc32_next(30)
    );
\crc32[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1515FFEA"
    )
        port map (
      I0 => \s[wdata][3]_i_2_n_0\,
      I1 => \s_reg[get_data]\(3),
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \a[clear_data]\,
      I4 => \crc32_reg_n_0_[20]\,
      O => \crc32[30]_i_2__0_n_0\
    );
\crc32[30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc32[31]_i_6_n_0\,
      I1 => \crc32[29]_i_3__0_n_0\,
      O => \crc32[30]_i_3__0_n_0\
    );
\crc32[30]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1515FFEA"
    )
        port map (
      I0 => \s[wdata][9]_i_2_n_0\,
      I1 => \s_reg[get_data]\(9),
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \a[clear_data]\,
      I4 => \crc32_reg_n_0_[30]\,
      O => \crc32[30]_i_4__0_n_0\
    );
\crc32[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F787F780F0F7F78"
    )
        port map (
      I0 => \s_reg[get_data]\(13),
      I1 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I2 => \crc32_reg_n_0_[26]\,
      I3 => \a[clear_data]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I5 => slv(2),
      O => \crc32[30]_i_5_n_0\
    );
\crc32[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => E(0),
      I1 => \a[clear_data]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][8]\,
      O => crc32
    );
\crc32[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_4__0_n_0\,
      I2 => \crc32[31]_i_5_n_0\,
      I3 => \crc32_reg_n_0_[15]\,
      I4 => \crc32[31]_i_6_n_0\,
      I5 => \crc32[31]_i_7_n_0\,
      O => crc32_next(31)
    );
\crc32[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \crc32_reg_n_0_[27]\,
      I1 => \s[wdata][12]_i_1_n_0\,
      I2 => \crc32[31]_i_8_n_0\,
      O => \crc32[31]_i_3__0_n_0\
    );
\crc32[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \crc32_reg_n_0_[21]\,
      I1 => \s[wdata][2]_i_1_n_0\,
      I2 => \crc32[31]_i_8_n_0\,
      O => \crc32[31]_i_4__0_n_0\
    );
\crc32[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \s[wdata][14]_i_2_n_0\,
      I1 => \crc32[31]_i_8_n_0\,
      I2 => \crc32_reg_n_0_[25]\,
      O => \crc32[31]_i_5_n_0\
    );
\crc32[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BBFFF4"
    )
        port map (
      I0 => slv(0),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[clear_data]\,
      I3 => \crc32[31]_i_9_n_0\,
      I4 => \crc32_reg_n_0_[24]\,
      O => \crc32[31]_i_6_n_0\
    );
\crc32[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \crc32_reg_n_0_[31]\,
      I1 => \s[wdata][8]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][2]\,
      O => \crc32[31]_i_7_n_0\
    );
\crc32[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][0]\,
      O => \crc32[31]_i_8_n_0\
    );
\crc32[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I2 => \s_reg[get_data]\(15),
      I3 => \FSM_onehot_s_reg[state_n_0_][8]\,
      O => \crc32[31]_i_9_n_0\
    );
\crc32[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[24]_i_2__0_n_0\,
      I1 => \crc32[30]_i_5_n_0\,
      I2 => \crc32[30]_i_3__0_n_0\,
      I3 => \crc32[25]_i_2__0_n_0\,
      I4 => \crc32[31]_i_5_n_0\,
      I5 => \crc32[27]_i_2__0_n_0\,
      O => crc32_next(3)
    );
\crc32[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_6_n_0\,
      I2 => \crc32[28]_i_2__0_n_0\,
      I3 => \crc32[29]_i_4__0_n_0\,
      I4 => \crc32[25]_i_2__0_n_0\,
      I5 => \crc32[16]_i_2__0_n_0\,
      O => crc32_next(4)
    );
\crc32[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[29]_i_2__0_n_0\,
      I1 => \crc32[29]_i_3__0_n_0\,
      I2 => \crc32[23]_i_2__0_n_0\,
      I3 => \crc32[30]_i_2__0_n_0\,
      I4 => \crc32[26]_i_2__0_n_0\,
      I5 => \crc32[16]_i_3__0_n_0\,
      O => crc32_next(5)
    );
\crc32[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_4__0_n_0\,
      I2 => \crc32[24]_i_2__0_n_0\,
      I3 => \crc32[30]_i_2__0_n_0\,
      I4 => \crc32[23]_i_2__0_n_0\,
      I5 => \crc32[30]_i_3__0_n_0\,
      O => crc32_next(6)
    );
\crc32[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc32[31]_i_4__0_n_0\,
      I1 => \crc32[28]_i_2__0_n_0\,
      I2 => \crc32[30]_i_3__0_n_0\,
      I3 => \crc32[25]_i_2__0_n_0\,
      I4 => \crc32[26]_i_2__0_n_0\,
      O => crc32_next(7)
    );
\crc32[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_6_n_0\,
      I2 => \crc32[27]_i_2__0_n_0\,
      I3 => \crc32[29]_i_2__0_n_0\,
      I4 => \crc32[20]_i_2__0_n_0\,
      I5 => \crc32[26]_i_2__0_n_0\,
      O => crc32_next(8)
    );
\crc32[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc32[31]_i_3__0_n_0\,
      I1 => \crc32[31]_i_4__0_n_0\,
      I2 => \crc32[27]_i_2__0_n_0\,
      I3 => \crc32[28]_i_2__0_n_0\,
      I4 => \crc32[29]_i_5_n_0\,
      I5 => \crc32[20]_i_2__0_n_0\,
      O => crc32_next(9)
    );
\crc32_prev_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[0]\,
      Q => slv(8),
      R => '0'
    );
\crc32_prev_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[10]\,
      Q => slv(2),
      R => '0'
    );
\crc32_prev_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[11]\,
      Q => slv(3),
      R => '0'
    );
\crc32_prev_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[12]\,
      Q => slv(4),
      R => '0'
    );
\crc32_prev_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[13]\,
      Q => slv(5),
      R => '0'
    );
\crc32_prev_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[14]\,
      Q => slv(6),
      R => '0'
    );
\crc32_prev_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[15]\,
      Q => slv(7),
      R => '0'
    );
\crc32_prev_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[1]\,
      Q => slv(9),
      R => '0'
    );
\crc32_prev_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[2]\,
      Q => slv(10),
      R => '0'
    );
\crc32_prev_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[3]\,
      Q => slv(11),
      R => '0'
    );
\crc32_prev_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[4]\,
      Q => slv(12),
      R => '0'
    );
\crc32_prev_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[5]\,
      Q => slv(13),
      R => '0'
    );
\crc32_prev_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[6]\,
      Q => slv(14),
      R => '0'
    );
\crc32_prev_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[7]\,
      Q => slv(15),
      R => '0'
    );
\crc32_prev_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[8]\,
      Q => slv(0),
      R => '0'
    );
\crc32_prev_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => E(0),
      D => \crc32_reg_n_0_[9]\,
      Q => slv(1),
      R => '0'
    );
\crc32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(0),
      Q => \crc32_reg_n_0_[0]\,
      S => crc32
    );
\crc32_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(10),
      Q => \crc32_reg_n_0_[10]\,
      S => crc32
    );
\crc32_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(11),
      Q => \crc32_reg_n_0_[11]\,
      S => crc32
    );
\crc32_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(12),
      Q => \crc32_reg_n_0_[12]\,
      S => crc32
    );
\crc32_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(13),
      Q => \crc32_reg_n_0_[13]\,
      S => crc32
    );
\crc32_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(14),
      Q => \crc32_reg_n_0_[14]\,
      S => crc32
    );
\crc32_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(15),
      Q => \crc32_reg_n_0_[15]\,
      S => crc32
    );
\crc32_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(16),
      Q => \crc32_reg_n_0_[16]\,
      S => crc32
    );
\crc32_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(17),
      Q => \crc32_reg_n_0_[17]\,
      S => crc32
    );
\crc32_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(18),
      Q => \crc32_reg_n_0_[18]\,
      S => crc32
    );
\crc32_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(19),
      Q => \crc32_reg_n_0_[19]\,
      S => crc32
    );
\crc32_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(1),
      Q => \crc32_reg_n_0_[1]\,
      S => crc32
    );
\crc32_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(20),
      Q => \crc32_reg_n_0_[20]\,
      S => crc32
    );
\crc32_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(21),
      Q => \crc32_reg_n_0_[21]\,
      S => crc32
    );
\crc32_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(22),
      Q => \crc32_reg_n_0_[22]\,
      S => crc32
    );
\crc32_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(23),
      Q => \crc32_reg_n_0_[23]\,
      S => crc32
    );
\crc32_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(24),
      Q => \crc32_reg_n_0_[24]\,
      S => crc32
    );
\crc32_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(25),
      Q => \crc32_reg_n_0_[25]\,
      S => crc32
    );
\crc32_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(26),
      Q => \crc32_reg_n_0_[26]\,
      S => crc32
    );
\crc32_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(27),
      Q => \crc32_reg_n_0_[27]\,
      S => crc32
    );
\crc32_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(28),
      Q => \crc32_reg_n_0_[28]\,
      S => crc32
    );
\crc32_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(29),
      Q => \crc32_reg_n_0_[29]\,
      S => crc32
    );
\crc32_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(2),
      Q => \crc32_reg_n_0_[2]\,
      S => crc32
    );
\crc32_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(30),
      Q => \crc32_reg_n_0_[30]\,
      S => crc32
    );
\crc32_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(31),
      Q => \crc32_reg_n_0_[31]\,
      S => crc32
    );
\crc32_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(3),
      Q => \crc32_reg_n_0_[3]\,
      S => crc32
    );
\crc32_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(4),
      Q => \crc32_reg_n_0_[4]\,
      S => crc32
    );
\crc32_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(5),
      Q => \crc32_reg_n_0_[5]\,
      S => crc32
    );
\crc32_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(6),
      Q => \crc32_reg_n_0_[6]\,
      S => crc32
    );
\crc32_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(7),
      Q => \crc32_reg_n_0_[7]\,
      S => crc32
    );
\crc32_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(8),
      Q => \crc32_reg_n_0_[8]\,
      S => crc32
    );
\crc32_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => crc32_next(9),
      Q => \crc32_reg_n_0_[9]\,
      S => crc32
    );
\info_counts[tcp]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in,
      I1 => \^fsm_onehot_s_reg[state][0]_0\,
      O => \info_counts_reg[tcp]0\
    );
\info_counts[udp][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => E(0),
      I2 => \^s_stat_reg[hasdata]\,
      O => \info_counts[udp][0]_i_1_n_0\
    );
\info_counts[udp][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF0000DFFFDFFF"
    )
        port map (
      I0 => \s_reg[wr_idx][1]_1\,
      I1 => \s_reg[wr_idx][1]_0\,
      I2 => \ram_cons_array_reg[3][clear_hasdata]_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I4 => \s[wr_onehot][0]_i_2_n_0\,
      I5 => \s_reg[wr_onehot_n_0_][3]\,
      O => \^s_stat_reg[hasdata]\
    );
\info_counts[udp][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \^dp_ram_udp_regres_port_b_o_tmp[1][rd]\,
      O => \info_counts[udp][1]_i_1_n_0\
    );
\info_counts[words_div_32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_words(4),
      I1 => count_words(2),
      I2 => \s_reg[payload_n_0_]\,
      I3 => count_words(0),
      I4 => count_words(1),
      I5 => count_words(3),
      O => \p_1_in__0\
    );
\info_counts_reg[arp_icmp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in,
      Q => \^info_counts_reg[arp_icmp]_0\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\info_counts_reg[drop_ntp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[drop_ntp]_1\,
      Q => \info_counts_reg[drop_ntp]_0\,
      R => '0'
    );
\info_counts_reg[packets]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[clear_data]\,
      Q => \info_counts_reg[packets]_0\,
      R => \info_counts_reg[packets]_1\
    );
\info_counts_reg[tcp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[tcp]0\,
      Q => \^info_counts_reg[tcp]_0\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\info_counts_reg[udp][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp][0]_i_1_n_0\,
      Q => \^out_info[udp]\(1),
      R => '0'
    );
\info_counts_reg[udp][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[udp][1]_i_1_n_0\,
      Q => \^out_info[udp]\(0),
      R => '0'
    );
\info_counts_reg[words_div_32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \p_1_in__0\,
      Q => \info_counts_reg[words_div_32]_0\,
      R => \info_counts_reg[packets]_1\
    );
next_tcp_prep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0AAAAAA"
    )
        port map (
      I0 => \^next_tcp_prep_reg_0\,
      I1 => p_1_in,
      I2 => \^fsm_onehot_s_reg[state][0]_0\,
      I3 => E(0),
      I4 => \a[clear_data]\,
      O => next_tcp_prep_i_1_n_0
    );
next_tcp_prep_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => next_tcp_prep_i_1_n_0,
      Q => \^next_tcp_prep_reg_0\,
      R => '0'
    );
\ram_cons_array[0][clear_hasdata]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^fsm_onehot_s_reg[state][11]_0\,
      I1 => E(0),
      I2 => \ram_arp_icmp[stat][hasdata]\,
      I3 => \ram_arp_icmp[stat][drop_dly]\,
      I4 => \ram_cons_array[0][clear_hasdata]_i_2_n_0\,
      I5 => \a[clear_data]\,
      O => \ram_cons_array[0][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array[0][clear_hasdata]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDFFFF"
    )
        port map (
      I0 => \s_reg[wr_onehot_n_0_][0]\,
      I1 => \s[wr_onehot][0]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \ram_arp_icmp[stat][hasdata]\,
      I4 => E(0),
      O => \ram_cons_array[0][clear_hasdata]_i_2_n_0\
    );
\ram_cons_array[1][clear_hasdata]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => E(0),
      O => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[0][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \ram_cons_array[0][clear_hasdata]_i_1_n_0\,
      Q => \ram_arp_icmp[cons][clear_hasdata]\,
      R => '0'
    );
\ram_cons_array_reg[1][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in47_in,
      Q => \^info_counts[pkt_gen]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[2][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in46_in,
      Q => \^info_counts[udp_idp]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[3][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in45_in,
      Q => \ram_cons_array[3][clear_hasdata]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[4][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in44_in,
      Q => \ram_cons_array[4][clear_hasdata]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[5][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_1_in,
      Q => \ram_tcp_prep2[0][cons][clear_hasdata]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
\ram_cons_array_reg[6][clear_hasdata]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \s[wr_onehot][6]_i_1_n_0\,
      Q => \ram_tcp_prep2[1][cons][clear_hasdata]\,
      R => \ram_cons_array[1][clear_hasdata]_i_1_n_0\
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => E(0),
      I1 => \ram_arp_icmp[stat][hasdata]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \s[wr_onehot][0]_i_2_n_0\,
      I4 => \s_reg[wr_onehot_n_0_][0]\,
      O => \osm_dp_ram_array_porto[0][rd]\
    );
\ram_reg_bram_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F22200000000"
    )
        port map (
      I0 => \s_reg[wr_onehot_n_0_][1]\,
      I1 => \s[wr_onehot][0]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \ram_cons_array_reg[1][clear_hasdata]_0\,
      I4 => \ram_arp_icmp[stat][hasdata]\,
      I5 => E(0),
      O => \s_reg[wr_onehot][1]_0\
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => E(0),
      I1 => \s_reg[wr_onehot_n_0_][4]\,
      I2 => \s[wr_onehot][0]_i_2_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I4 => ram_reg_bram_0,
      I5 => \FSM_onehot_s_reg[state][1]_0\,
      O => \^dp_ram_udp_regres_port_b_o_tmp[1][rd]\
    );
\ram_reg_bram_0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in46_in,
      I1 => E(0),
      O => taken_prev_reg
    );
\ram_reg_bram_0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => E(0),
      O => taken_prev_reg_0
    );
\rgb_led_info1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[5]\,
      I2 => D(3),
      I3 => \^info_counts[pkt_gen]\,
      O => \cycle_count_reg[21]_0\
    );
\rgb_led_info1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[5]\,
      I2 => D(0),
      I3 => \^info_counts_reg[arp_icmp]_0\,
      O => \cycle_count_reg[21]_2\
    );
\rgb_led_info1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[5]\,
      I2 => D(1),
      I3 => \^out_info[udp]\(0),
      I4 => \^out_info[udp]\(1),
      I5 => \^info_counts[udp_idp]\,
      O => \cycle_count_reg[21]\
    );
\rgb_led_info1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => O(0),
      I1 => \rgb_led_info1_reg[5]\,
      I2 => D(2),
      I3 => \^info_counts_reg[tcp]_0\,
      O => \cycle_count_reg[21]_1\
    );
\s[cnt][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => E(0),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][0]\,
      O => \s[cnt]\
    );
\s[cnt][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \s[cnt][10]_i_3_n_0\,
      I4 => \^q\(6),
      O => plusOp(10)
    );
\s[cnt][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \s[cnt][10]_i_3_n_0\
    );
\s[cnt][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \^q\(0),
      O => \s[cnt][1]_i_1_n_0\
    );
\s[cnt][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \s[cnt][2]_i_1_n_0\
    );
\s[cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010001000100"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \s[cnt][3]_i_1_n_0\
    );
\s[cnt][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => plusOp(4)
    );
\s[cnt][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => plusOp(5)
    );
\s[cnt][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(6)
    );
\s[cnt][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \^q\(6),
      I4 => \s[cnt][10]_i_3_n_0\,
      O => \s[cnt][7]_i_1_n_0\
    );
\s[cnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010001000100"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \^q\(7),
      I4 => \s[cnt][10]_i_3_n_0\,
      I5 => \^q\(6),
      O => \s[cnt][8]_i_1_n_0\
    );
\s[cnt][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \s[cnt][10]_i_3_n_0\,
      I3 => \^q\(7),
      O => plusOp(9)
    );
\s[get_data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => \s[get_data][0]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(0),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(0),
      O => \s[get_data][0]_i_1_n_0\
    );
\s[get_data][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(0),
      I1 => \s_reg[get_data][15]_3\(0),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(0),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(0),
      O => \s[get_data][0]_i_2_n_0\
    );
\s[get_data][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => \s[get_data][10]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(10),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(10),
      O => \s[get_data][10]_i_1_n_0\
    );
\s[get_data][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(10),
      I1 => \s_reg[get_data][15]_3\(10),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(10),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(10),
      O => \s[get_data][10]_i_2_n_0\
    );
\s[get_data][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => \s[get_data][11]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(11),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(11),
      O => \s[get_data][11]_i_1_n_0\
    );
\s[get_data][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(11),
      I1 => \s_reg[get_data][15]_3\(11),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(11),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(11),
      O => \s[get_data][11]_i_2_n_0\
    );
\s[get_data][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => \s[get_data][12]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(12),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(12),
      O => \s[get_data][12]_i_1_n_0\
    );
\s[get_data][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(12),
      I1 => \s_reg[get_data][15]_3\(12),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(12),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(12),
      O => \s[get_data][12]_i_2_n_0\
    );
\s[get_data][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => \s[get_data][13]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(13),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(13),
      O => \s[get_data][13]_i_1_n_0\
    );
\s[get_data][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(13),
      I1 => \s_reg[get_data][15]_3\(13),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(13),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(13),
      O => \s[get_data][13]_i_2_n_0\
    );
\s[get_data][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => \s[get_data][14]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(14),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(14),
      O => \s[get_data][14]_i_1_n_0\
    );
\s[get_data][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(14),
      I1 => \s_reg[get_data][15]_3\(14),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(14),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(14),
      O => \s[get_data][14]_i_2_n_0\
    );
\s[get_data][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(15),
      I1 => \s[get_data][15]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(15),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(15),
      O => \s[get_data][15]_i_1_n_0\
    );
\s[get_data][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(15),
      I1 => \s_reg[get_data][15]_3\(15),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(15),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(15),
      O => \s[get_data][15]_i_2_n_0\
    );
\s[get_data][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_reg[wr_idx]\(1),
      I1 => \s_reg[wr_idx]\(2),
      O => \s[get_data][15]_i_3_n_0\
    );
\s[get_data][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \s_reg[wr_idx]\(2),
      I1 => \s_reg[wr_idx]\(1),
      I2 => \s_reg[wr_idx]\(0),
      O => \s[get_data][15]_i_4_n_0\
    );
\s[get_data][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => \s[get_data][1]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(1),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(1),
      O => \s[get_data][1]_i_1_n_0\
    );
\s[get_data][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(1),
      I1 => \s_reg[get_data][15]_3\(1),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(1),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(1),
      O => \s[get_data][1]_i_2_n_0\
    );
\s[get_data][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => \s[get_data][2]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(2),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(2),
      O => \s[get_data][2]_i_1_n_0\
    );
\s[get_data][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(2),
      I1 => \s_reg[get_data][15]_3\(2),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(2),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(2),
      O => \s[get_data][2]_i_2_n_0\
    );
\s[get_data][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => \s[get_data][3]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(3),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(3),
      O => \s[get_data][3]_i_1_n_0\
    );
\s[get_data][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(3),
      I1 => \s_reg[get_data][15]_3\(3),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(3),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(3),
      O => \s[get_data][3]_i_2_n_0\
    );
\s[get_data][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => \s[get_data][4]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(4),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(4),
      O => \s[get_data][4]_i_1_n_0\
    );
\s[get_data][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(4),
      I1 => \s_reg[get_data][15]_3\(4),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(4),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(4),
      O => \s[get_data][4]_i_2_n_0\
    );
\s[get_data][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => \s[get_data][5]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(5),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(5),
      O => \s[get_data][5]_i_1_n_0\
    );
\s[get_data][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(5),
      I1 => \s_reg[get_data][15]_3\(5),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(5),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(5),
      O => \s[get_data][5]_i_2_n_0\
    );
\s[get_data][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => \s[get_data][6]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(6),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(6),
      O => \s[get_data][6]_i_1_n_0\
    );
\s[get_data][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(6),
      I1 => \s_reg[get_data][15]_3\(6),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(6),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(6),
      O => \s[get_data][6]_i_2_n_0\
    );
\s[get_data][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(7),
      I1 => \s[get_data][7]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(7),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(7),
      O => \s[get_data][7]_i_1_n_0\
    );
\s[get_data][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(7),
      I1 => \s_reg[get_data][15]_3\(7),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(7),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(7),
      O => \s[get_data][7]_i_2_n_0\
    );
\s[get_data][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => \s[get_data][8]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(8),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(8),
      O => \s[get_data][8]_i_1_n_0\
    );
\s[get_data][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(8),
      I1 => \s_reg[get_data][15]_3\(8),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(8),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(8),
      O => \s[get_data][8]_i_2_n_0\
    );
\s[get_data][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => \s[get_data][9]_i_2_n_0\,
      I2 => \s[get_data][15]_i_3_n_0\,
      I3 => \s_reg[get_data][15]_0\(9),
      I4 => \s[get_data][15]_i_4_n_0\,
      I5 => \s_reg[get_data][15]_1\(9),
      O => \s[get_data][9]_i_1_n_0\
    );
\s[get_data][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_reg[get_data][15]_2\(9),
      I1 => \s_reg[get_data][15]_3\(9),
      I2 => \s_reg[wr_idx]\(1),
      I3 => \s_reg[get_data][15]_4\(9),
      I4 => \s_reg[wr_idx]\(0),
      I5 => \s_reg[get_data][15]_5\(9),
      O => \s[get_data][9]_i_2_n_0\
    );
\s[out_ena]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s[out_ena]_i_2_n_0\,
      O => \a[out_ena]\
    );
\s[out_ena]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][2]\,
      O => \s[out_ena]_i_2_n_0\
    );
\s[payload]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[clear_data]\,
      O => \a[payload]\
    );
\s[wdata][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \s[wdata][0]_i_2_n_0\,
      I1 => \s[wdata][0]_i_3_n_0\,
      I2 => slv(15),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I4 => \crc32_reg_n_0_[23]\,
      I5 => \a[clear_data]\,
      O => \a[wdata]\(0)
    );
\s[wdata][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      O => \s[wdata][0]_i_2_n_0\
    );
\s[wdata][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I2 => \s_reg[get_data]\(0),
      I3 => \FSM_onehot_s_reg[state_n_0_][8]\,
      O => \s[wdata][0]_i_3_n_0\
    );
\s[wdata][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => slv(5),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(10),
      I4 => \a[clear_data]\,
      I5 => \crc32_reg_n_0_[29]\,
      O => \s[wdata][10]_i_1_n_0\
    );
\s[wdata][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \crc32_reg_n_0_[28]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(11),
      I4 => \s[wdata][11]_i_2_n_0\,
      O => \a[wdata]\(11)
    );
\s[wdata][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I2 => slv(4),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][11]_i_2_n_0\
    );
\s[wdata][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \s_reg[get_data]\(12),
      I1 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => slv(3),
      I4 => \a[clear_data]\,
      I5 => \crc32_reg_n_0_[27]\,
      O => \s[wdata][12]_i_1_n_0\
    );
\s[wdata][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => slv(2),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[26]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I5 => \s_reg[get_data]\(13),
      O => \a[wdata]\(13)
    );
\s[wdata][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \s[wdata][14]_i_3_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I5 => E(0),
      O => \s[wdata][14]_i_1_n_0\
    );
\s[wdata][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => slv(1),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(14),
      I4 => \a[clear_data]\,
      I5 => \crc32_reg_n_0_[25]\,
      O => \s[wdata][14]_i_2_n_0\
    );
\s[wdata][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][11]\,
      O => \s[wdata][14]_i_3_n_0\
    );
\s[wdata][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \s_reg[get_data]\(15),
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I4 => \s[wdata][15]_i_2_n_0\,
      O => \a[wdata]\(15)
    );
\s[wdata][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => slv(0),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \crc32_reg_n_0_[24]\,
      I3 => \a[clear_data]\,
      O => \s[wdata][15]_i_2_n_0\
    );
\s[wdata][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => slv(14),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[22]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I5 => \s_reg[get_data]\(1),
      O => \a[wdata]\(1)
    );
\s[wdata][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \s_reg[get_data]\(2),
      I1 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => slv(13),
      I4 => \a[clear_data]\,
      I5 => \crc32_reg_n_0_[21]\,
      O => \s[wdata][2]_i_1_n_0\
    );
\s[wdata][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \crc32_reg_n_0_[20]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(3),
      I4 => \s[wdata][3]_i_2_n_0\,
      O => \a[wdata]\(3)
    );
\s[wdata][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I2 => slv(12),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][3]_i_2_n_0\
    );
\s[wdata][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I4 => \s[wdata][4]_i_2_n_0\,
      O => \a[wdata]\(4)
    );
\s[wdata][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \s_reg[get_data]\(4),
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[19]\,
      I4 => slv(11),
      I5 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][4]_i_2_n_0\
    );
\s[wdata][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \crc32_reg_n_0_[18]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(5),
      I4 => \s[wdata][5]_i_2_n_0\,
      O => \a[wdata]\(5)
    );
\s[wdata][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I2 => slv(10),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][5]_i_2_n_0\
    );
\s[wdata][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I4 => \s[wdata][6]_i_2_n_0\,
      O => \a[wdata]\(6)
    );
\s[wdata][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \s_reg[get_data]\(6),
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[17]\,
      I4 => slv(9),
      I5 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][6]_i_2_n_0\
    );
\s[wdata][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I3 => \s[wdata][7]_i_2_n_0\,
      O => \a[wdata]\(7)
    );
\s[wdata][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => slv(8),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[16]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I5 => \s_reg[get_data]\(7),
      O => \s[wdata][7]_i_2_n_0\
    );
\s[wdata][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][2]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][1]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I4 => \s[wdata][8]_i_2_n_0\,
      O => \a[wdata]\(8)
    );
\s[wdata][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F888F8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \s_reg[get_data]\(8),
      I2 => \a[clear_data]\,
      I3 => \crc32_reg_n_0_[31]\,
      I4 => slv(7),
      I5 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][8]_i_2_n_0\
    );
\s[wdata][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \a[clear_data]\,
      I1 => \crc32_reg_n_0_[30]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \s_reg[get_data]\(9),
      I4 => \s[wdata][9]_i_2_n_0\,
      O => \a[wdata]\(9)
    );
\s[wdata][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I2 => slv(6),
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \s[wdata][9]_i_2_n_0\
    );
\s[wr_idx][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0800000000"
    )
        port map (
      I0 => \^next_tcp_prep_reg_0\,
      I1 => \ram_tcp_prep2[1][stat][hasdata]\,
      I2 => \FSM_onehot_s_reg[state][1]_0\,
      I3 => \s_reg[wr_idx][1]_0\,
      I4 => \s_reg[wr_idx][1]_1\,
      I5 => \ram_cons_array_reg[3][clear_hasdata]_0\,
      O => \a[wr_idx]\(1)
    );
\s[wr_idx][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => E(0),
      O => \s[wr_idx]\
    );
\s[wr_onehot][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \s_reg[wr_onehot_n_0_][0]\,
      I1 => \s[wr_onehot][0]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \ram_arp_icmp[stat][hasdata]\,
      O => p_0_in
    );
\s[wr_onehot][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s[out_ena]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I4 => \a[clear_data]\,
      O => \s[wr_onehot][0]_i_2_n_0\
    );
\s[wr_onehot][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \ram_arp_icmp[stat][hasdata]\,
      I1 => \ram_cons_array_reg[1][clear_hasdata]_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \s[wr_onehot][0]_i_2_n_0\,
      I4 => \s_reg[wr_onehot_n_0_][1]\,
      O => p_0_in47_in
    );
\s[wr_onehot][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \s_reg[wr_idx][1]_0\,
      I2 => \ram_cons_array_reg[1][clear_hasdata]_0\,
      I3 => \ram_arp_icmp[stat][hasdata]\,
      I4 => \s[wr_onehot][0]_i_2_n_0\,
      I5 => \s_reg[wr_onehot_n_0_][2]\,
      O => p_0_in46_in
    );
\s[wr_onehot][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F22222222222"
    )
        port map (
      I0 => \s_reg[wr_onehot_n_0_][3]\,
      I1 => \s[wr_onehot][0]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => \ram_cons_array_reg[3][clear_hasdata]_0\,
      I4 => \s_reg[wr_idx][1]_0\,
      I5 => \s_reg[wr_idx][1]_1\,
      O => p_0_in45_in
    );
\s[wr_onehot][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2222222"
    )
        port map (
      I0 => \s_reg[wr_onehot_n_0_][4]\,
      I1 => \s[wr_onehot][0]_i_2_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I3 => ram_reg_bram_0,
      I4 => \FSM_onehot_s_reg[state][1]_0\,
      O => p_0_in44_in
    );
\s[wr_onehot][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \^next_tcp_prep_reg_0\,
      I2 => \ram_tcp_prep2[0][stat][hasdata]\,
      I3 => \ram_cons_array_reg[5][clear_hasdata]_0\,
      I4 => \s[wr_onehot][0]_i_2_n_0\,
      I5 => \s_reg[wr_onehot_n_0_][5]\,
      O => p_1_in
    );
\s[wr_onehot][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_s_reg[state][0]_0\,
      O => \s[wr_onehot][6]_i_1_n_0\
    );
\s[wr_onehot][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00007FFF7FFF"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][0]\,
      I1 => \ram_cons_array_reg[5][clear_hasdata]_0\,
      I2 => \ram_tcp_prep2[1][stat][hasdata]\,
      I3 => \^next_tcp_prep_reg_0\,
      I4 => \s[wr_onehot][0]_i_2_n_0\,
      I5 => \s_reg[wr_onehot_n_0_][6]\,
      O => \^fsm_onehot_s_reg[state][0]_0\
    );
\s_reg[cnt][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(10),
      Q => \^q\(9),
      R => \s[cnt]\
    );
\s_reg[cnt][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[cnt][1]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\s_reg[cnt][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[cnt][2]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\s_reg[cnt][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[cnt][3]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\s_reg[cnt][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(3),
      R => \s[cnt]\
    );
\s_reg[cnt][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(4),
      R => \s[cnt]\
    );
\s_reg[cnt][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(5),
      R => \s[cnt]\
    );
\s_reg[cnt][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[cnt][7]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\s_reg[cnt][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[cnt][8]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\s_reg[cnt][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(9),
      Q => \^q\(8),
      R => \s[cnt]\
    );
\s_reg[get_data][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][0]_i_1_n_0\,
      Q => \s_reg[get_data]\(0),
      R => '0'
    );
\s_reg[get_data][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][10]_i_1_n_0\,
      Q => \s_reg[get_data]\(10),
      R => '0'
    );
\s_reg[get_data][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][11]_i_1_n_0\,
      Q => \s_reg[get_data]\(11),
      R => '0'
    );
\s_reg[get_data][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][12]_i_1_n_0\,
      Q => \s_reg[get_data]\(12),
      R => '0'
    );
\s_reg[get_data][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][13]_i_1_n_0\,
      Q => \s_reg[get_data]\(13),
      R => '0'
    );
\s_reg[get_data][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][14]_i_1_n_0\,
      Q => \s_reg[get_data]\(14),
      R => '0'
    );
\s_reg[get_data][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][15]_i_1_n_0\,
      Q => \s_reg[get_data]\(15),
      R => '0'
    );
\s_reg[get_data][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][1]_i_1_n_0\,
      Q => \s_reg[get_data]\(1),
      R => '0'
    );
\s_reg[get_data][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][2]_i_1_n_0\,
      Q => \s_reg[get_data]\(2),
      R => '0'
    );
\s_reg[get_data][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][3]_i_1_n_0\,
      Q => \s_reg[get_data]\(3),
      R => '0'
    );
\s_reg[get_data][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][4]_i_1_n_0\,
      Q => \s_reg[get_data]\(4),
      R => '0'
    );
\s_reg[get_data][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][5]_i_1_n_0\,
      Q => \s_reg[get_data]\(5),
      R => '0'
    );
\s_reg[get_data][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][6]_i_1_n_0\,
      Q => \s_reg[get_data]\(6),
      R => '0'
    );
\s_reg[get_data][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][7]_i_1_n_0\,
      Q => \s_reg[get_data]\(7),
      R => '0'
    );
\s_reg[get_data][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][8]_i_1_n_0\,
      Q => \s_reg[get_data]\(8),
      R => '0'
    );
\s_reg[get_data][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[get_data][9]_i_1_n_0\,
      Q => \s_reg[get_data]\(9),
      R => '0'
    );
\s_reg[out_ena]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[out_ena]\,
      Q => out_r_ena,
      R => '0'
    );
\s_reg[payload]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[payload]\,
      Q => \s_reg[payload_n_0_]\,
      R => '0'
    );
\s_reg[wdata][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(0),
      Q => \s_reg[wdata][15]_0\(0),
      R => '0'
    );
\s_reg[wdata][10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[wdata][10]_i_1_n_0\,
      Q => \s_reg[wdata][15]_0\(10),
      S => \s[wdata][14]_i_1_n_0\
    );
\s_reg[wdata][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(11),
      Q => \s_reg[wdata][15]_0\(11),
      R => '0'
    );
\s_reg[wdata][12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[wdata][12]_i_1_n_0\,
      Q => \s_reg[wdata][15]_0\(12),
      S => \s[wdata][14]_i_1_n_0\
    );
\s_reg[wdata][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(13),
      Q => \s_reg[wdata][15]_0\(13),
      R => '0'
    );
\s_reg[wdata][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[wdata][14]_i_2_n_0\,
      Q => \s_reg[wdata][15]_0\(14),
      S => \s[wdata][14]_i_1_n_0\
    );
\s_reg[wdata][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(15),
      Q => \s_reg[wdata][15]_0\(15),
      R => '0'
    );
\s_reg[wdata][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(1),
      Q => \s_reg[wdata][15]_0\(1),
      R => '0'
    );
\s_reg[wdata][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[wdata][2]_i_1_n_0\,
      Q => \s_reg[wdata][15]_0\(2),
      S => \s[wdata][14]_i_1_n_0\
    );
\s_reg[wdata][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(3),
      Q => \s_reg[wdata][15]_0\(3),
      R => '0'
    );
\s_reg[wdata][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(4),
      Q => \s_reg[wdata][15]_0\(4),
      R => '0'
    );
\s_reg[wdata][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(5),
      Q => \s_reg[wdata][15]_0\(5),
      R => '0'
    );
\s_reg[wdata][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(6),
      Q => \s_reg[wdata][15]_0\(6),
      R => '0'
    );
\s_reg[wdata][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(7),
      Q => \s_reg[wdata][15]_0\(7),
      R => '0'
    );
\s_reg[wdata][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(8),
      Q => \s_reg[wdata][15]_0\(8),
      R => '0'
    );
\s_reg[wdata][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \a[wdata]\(9),
      Q => \s_reg[wdata][15]_0\(9),
      R => '0'
    );
\s_reg[wr_idx][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wr_idx]\,
      D => \s_reg[wr_idx][2]_0\(0),
      Q => \s_reg[wr_idx]\(0),
      R => '0'
    );
\s_reg[wr_idx][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wr_idx]\,
      D => \a[wr_idx]\(1),
      Q => \s_reg[wr_idx]\(1),
      R => '0'
    );
\s_reg[wr_idx][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[wr_idx]\,
      D => \s_reg[wr_idx][2]_0\(1),
      Q => \s_reg[wr_idx]\(2),
      R => '0'
    );
\s_reg[wr_onehot][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_0_in,
      Q => \s_reg[wr_onehot_n_0_][0]\,
      R => '0'
    );
\s_reg[wr_onehot][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_0_in47_in,
      Q => \s_reg[wr_onehot_n_0_][1]\,
      R => '0'
    );
\s_reg[wr_onehot][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_0_in46_in,
      Q => \s_reg[wr_onehot_n_0_][2]\,
      R => '0'
    );
\s_reg[wr_onehot][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_0_in45_in,
      Q => \s_reg[wr_onehot_n_0_][3]\,
      R => '0'
    );
\s_reg[wr_onehot][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_0_in44_in,
      Q => \s_reg[wr_onehot_n_0_][4]\,
      R => '0'
    );
\s_reg[wr_onehot][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => p_1_in,
      Q => \s_reg[wr_onehot_n_0_][5]\,
      R => '0'
    );
\s_reg[wr_onehot][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s[wr_onehot][6]_i_1_n_0\,
      Q => \s_reg[wr_onehot_n_0_][6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_packet_gen is
  port (
    active_p0_reg_0 : out STD_LOGIC;
    active_p0_reg_1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dyn_ctrl_gen_stat[gen_rarp]\ : out STD_LOGIC;
    \cmdi_p0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dyn_ctrl_gen_stat[gen_dhcp_disc]\ : out STD_LOGIC;
    \dyn_ctrl_gen_stat[gen_dhcp_req]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    active_p0_reg_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmd_p2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \offset_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    \cmdi_p0_reg[0]_1\ : in STD_LOGIC;
    \cmdi_p0_reg[0]_2\ : in STD_LOGIC;
    \dyn_gen_stat_reg[gen_dhcp_req]_0\ : in STD_LOGIC;
    reset_offset_p0_reg_0 : in STD_LOGIC;
    active_p0_reg_3 : in STD_LOGIC;
    \dyn_gen_stat_reg[gen_dhcp_disc]_0\ : in STD_LOGIC;
    \dyn_ctrl_stat[pending_rarp]\ : in STD_LOGIC;
    \mux_value_p2_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmdi_p0_reg[7]_0\ : in STD_LOGIC;
    \dyn_ctrl_stat[pending_dhcp_disc]\ : in STD_LOGIC;
    \dyn_ctrl_stat[pending_dhcp_req]\ : in STD_LOGIC;
    \cmdi_p0_reg[2]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[15]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[15]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[14]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[14]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[13]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[13]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[12]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[12]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[11]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[11]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[10]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[10]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[9]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \mux_value_p2_reg[3]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[3]_2\ : in STD_LOGIC;
    \mux_value_p2_reg[8]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[7]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[7]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[6]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[6]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[5]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[4]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[4]_1\ : in STD_LOGIC;
    \mux_value_p2_reg[2]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[1]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[0]_0\ : in STD_LOGIC;
    \mux_value_p2_reg[5]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_packet_gen : entity is "fnet_packet_gen";
end top_block_fakernet_top_0_0_fnet_packet_gen;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_packet_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^active_p0_reg_0\ : STD_LOGIC;
  signal \^active_p0_reg_1\ : STD_LOGIC;
  signal active_p1 : STD_LOGIC;
  signal \cksum[15]_i_10_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_11_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_12_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_13_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_14_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_15_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_16_n_0\ : STD_LOGIC;
  signal \cksum[15]_i_17_n_0\ : STD_LOGIC;
  signal \cksum[16]_i_2_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_10_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_11_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_12_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_13_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_14_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_15_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_16_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_17_n_0\ : STD_LOGIC;
  signal \cksum[7]_i_19_n_0\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_4\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_5\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_6\ : STD_LOGIC;
  signal \cksum_reg[15]_i_18_n_7\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \cksum_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \cksum_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_1\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \cksum_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \cksum_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \cksum_reg_n_0_[0]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[10]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[11]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[12]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[13]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[14]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[15]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[16]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[1]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[2]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[3]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[4]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[5]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[6]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[7]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[8]\ : STD_LOGIC;
  signal \cksum_reg_n_0_[9]\ : STD_LOGIC;
  signal \cmd_p1[0]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[0]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[0]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[0]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[16]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[16]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[16]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[16]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[17]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[17]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[17]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[17]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[18]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[18]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[18]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[18]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[19]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[19]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[19]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[19]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[1]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[1]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[1]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[1]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[20]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[20]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[20]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[20]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[21]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[21]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[21]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[21]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[22]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[22]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[22]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[22]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1[23]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[23]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[23]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[24]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[24]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[24]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[24]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[25]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[25]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[25]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[25]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[26]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[26]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[26]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[26]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1[27]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[27]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[27]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[28]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[28]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[28]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[28]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1[29]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[29]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[29]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[29]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[2]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[2]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[2]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[2]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[2]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[30]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[30]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[30]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[30]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[31]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[31]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[31]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[31]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[31]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[3]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[4]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[4]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[4]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[5]_i_8_n_0\ : STD_LOGIC;
  signal \cmd_p1[6]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1[6]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_p1[6]_i_6_n_0\ : STD_LOGIC;
  signal \cmd_p1[6]_i_7_n_0\ : STD_LOGIC;
  signal \cmd_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1[7]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[25]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[26]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[27]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[28]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[29]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[30]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[31]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmd_p1_reg_n_0_[6]\ : STD_LOGIC;
  signal \^cmd_p2_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cmd_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmdi_p0[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmdi_p0[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmdi_p0[6]_i_1_n_0\ : STD_LOGIC;
  signal \cmdi_p0[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmdi_p0[7]_i_3_n_0\ : STD_LOGIC;
  signal \^cmdi_p0_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmdi_p0_reg_rep : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \dyn_gen_stat[gen_dhcp_disc]_i_1_n_0\ : STD_LOGIC;
  signal \dyn_gen_stat[gen_rarp]_i_1_n_0\ : STD_LOGIC;
  signal fold_cksum : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal fold_pseudo_cksum : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \in\ : STD_LOGIC;
  signal \mux[0]_3\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal mux_value_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_value_p2[0]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[1]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[3]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2[4]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[5]_i_3_n_0\ : STD_LOGIC;
  signal \mux_value_p2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[7]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[8]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[9]_i_2_n_0\ : STD_LOGIC;
  signal \mux_value_p2[9]_i_4_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mux_value_p2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal offset_cksum : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \offset_p1[9]_i_3_n_0\ : STD_LOGIC;
  signal \^offset_p1_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal offset_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \packet_count[7]_i_2_n_0\ : STD_LOGIC;
  signal packet_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pseudo_cksum : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \pseudo_cksum[15]_i_10_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_3_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_4_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_5_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_6_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_7_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_8_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[15]_i_9_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_10_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_11_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_3_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_4_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_5_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_6_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_7_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_8_n_0\ : STD_LOGIC;
  signal \pseudo_cksum[7]_i_9_n_0\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \pseudo_cksum_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \pseudo_cksum_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \pseudo_cksum_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal read_cmd_p1 : STD_LOGIC;
  signal \repeat_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal repeat_cnt_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal repeating_p1_i_1_n_0 : STD_LOGIC;
  signal repeating_p1_i_2_n_0 : STD_LOGIC;
  signal repeating_p1_reg_n_0 : STD_LOGIC;
  signal reset_offset_p0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal use_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal value_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_cksum_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cksum_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cksum_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cksum_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pseudo_cksum_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_pseudo_cksum_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_pseudo_cksum_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_pseudo_cksum_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of active_p0_i_2 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \cmd_p1[2]_i_5\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cmd_p1[2]_i_6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \cmd_p1[4]_i_4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \cmd_p1[4]_i_5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \cmd_p1[4]_i_6\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \cmd_p1[5]_i_4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \cmd_p1[5]_i_5\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \cmd_p1[5]_i_6\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \cmd_p1[5]_i_8\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \cmd_p1[7]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cmdi_p0[4]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \cmdi_p0[5]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \dyn_gen_stat[gen_rarp]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \offset_p1[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \offset_p1[1]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \offset_p1[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \offset_p1[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \offset_p1[4]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \offset_p1[7]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \offset_p1[8]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \offset_p1[9]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \packet_count[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \packet_count[2]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \packet_count[3]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \packet_count[6]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \packet_count[7]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \packet_count[7]_i_2\ : label is "soft_lutpair420";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pseudo_cksum_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \pseudo_cksum_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \pseudo_cksum_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \repeat_cnt[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \repeat_cnt[1]_i_1\ : label is "soft_lutpair424";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  WEA(0) <= \^wea\(0);
  active_p0_reg_0 <= \^active_p0_reg_0\;
  active_p0_reg_1 <= \^active_p0_reg_1\;
  \cmd_p2_reg[7]_0\(0) <= \^cmd_p2_reg[7]_0\(0);
  \cmdi_p0_reg[0]_0\(0) <= \^cmdi_p0_reg[0]_0\(0);
  \offset_p1_reg[9]_0\(9 downto 0) <= \^offset_p1_reg[9]_0\(9 downto 0);
active_p0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^active_p0_reg_1\,
      I1 => \^wea\(0),
      I2 => \dyn_gen_stat_reg[gen_dhcp_disc]_0\,
      I3 => active_p1,
      O => active_p0_reg_2
    );
active_p0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => active_p0_reg_3,
      Q => \^active_p0_reg_1\,
      R => \in\
    );
active_p1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^active_p0_reg_1\,
      Q => active_p1,
      R => \in\
    );
active_p2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => active_p1,
      Q => \^wea\(0),
      R => '0'
    );
\cksum[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(15),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(15),
      I4 => use_p2(15),
      O => \cksum[15]_i_10_n_0\
    );
\cksum[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(14),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(14),
      I4 => use_p2(14),
      O => \cksum[15]_i_11_n_0\
    );
\cksum[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(13),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(13),
      I4 => use_p2(13),
      O => \cksum[15]_i_12_n_0\
    );
\cksum[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(12),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(12),
      I4 => use_p2(12),
      O => \cksum[15]_i_13_n_0\
    );
\cksum[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(11),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(11),
      I4 => use_p2(11),
      O => \cksum[15]_i_14_n_0\
    );
\cksum[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(10),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(10),
      I4 => use_p2(10),
      O => \cksum[15]_i_15_n_0\
    );
\cksum[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(9),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(9),
      I4 => use_p2(9),
      O => \cksum[15]_i_16_n_0\
    );
\cksum[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(8),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(8),
      I4 => use_p2(8),
      O => \cksum[15]_i_17_n_0\
    );
\cksum[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(15),
      I1 => value_p2(15),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(15)
    );
\cksum[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(14),
      I1 => value_p2(14),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(14)
    );
\cksum[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(13),
      I1 => value_p2(13),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(13)
    );
\cksum[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(12),
      I1 => value_p2(12),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(12)
    );
\cksum[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(11),
      I1 => value_p2(11),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(11)
    );
\cksum[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(10),
      I1 => value_p2(10),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(10)
    );
\cksum[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(9),
      I1 => value_p2(9),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(9)
    );
\cksum[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(8),
      I1 => value_p2(8),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(8)
    );
\cksum[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => fold_cksum(16),
      I1 => \cmd_p2_reg_n_0_[3]\,
      I2 => pseudo_cksum(16),
      I3 => \cmd_p2_reg_n_0_[2]\,
      O => \cksum[16]_i_2_n_0\
    );
\cksum[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(7),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(7),
      I4 => use_p2(7),
      O => \cksum[7]_i_10_n_0\
    );
\cksum[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(6),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(6),
      I4 => use_p2(6),
      O => \cksum[7]_i_11_n_0\
    );
\cksum[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(5),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(5),
      I4 => use_p2(5),
      O => \cksum[7]_i_12_n_0\
    );
\cksum[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(4),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(4),
      I4 => use_p2(4),
      O => \cksum[7]_i_13_n_0\
    );
\cksum[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(3),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(3),
      I4 => use_p2(3),
      O => \cksum[7]_i_14_n_0\
    );
\cksum[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(2),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(2),
      I4 => use_p2(2),
      O => \cksum[7]_i_15_n_0\
    );
\cksum[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(1),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(1),
      I4 => use_p2(1),
      O => \cksum[7]_i_16_n_0\
    );
\cksum[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => \cmd_p2_reg_n_0_[2]\,
      I1 => pseudo_cksum(0),
      I2 => \cmd_p2_reg_n_0_[3]\,
      I3 => fold_cksum(0),
      I4 => use_p2(0),
      O => \cksum[7]_i_17_n_0\
    );
\cksum[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cksum_reg_n_0_[0]\,
      I1 => \cksum_reg_n_0_[16]\,
      O => \cksum[7]_i_19_n_0\
    );
\cksum[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(7),
      I1 => value_p2(7),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(7)
    );
\cksum[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(6),
      I1 => value_p2(6),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(6)
    );
\cksum[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(5),
      I1 => value_p2(5),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(5)
    );
\cksum[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(4),
      I1 => value_p2(4),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(4)
    );
\cksum[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(3),
      I1 => value_p2(3),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(3)
    );
\cksum[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(2),
      I1 => value_p2(2),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(2)
    );
\cksum[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(1),
      I1 => value_p2(1),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(1)
    );
\cksum[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mux_value_p2(0),
      I1 => value_p2(0),
      I2 => \cmd_p2_reg_n_0_[0]\,
      O => use_p2(0)
    );
\cksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_15\,
      Q => \cksum_reg_n_0_[0]\,
      R => '0'
    );
\cksum_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_13\,
      Q => \cksum_reg_n_0_[10]\,
      R => '0'
    );
\cksum_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_12\,
      Q => \cksum_reg_n_0_[11]\,
      R => '0'
    );
\cksum_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_11\,
      Q => \cksum_reg_n_0_[12]\,
      R => '0'
    );
\cksum_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_10\,
      Q => \cksum_reg_n_0_[13]\,
      R => '0'
    );
\cksum_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_9\,
      Q => \cksum_reg_n_0_[14]\,
      R => '0'
    );
\cksum_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_8\,
      Q => \cksum_reg_n_0_[15]\,
      R => '0'
    );
\cksum_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cksum_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \cksum_reg[15]_i_1_n_0\,
      CO(6) => \cksum_reg[15]_i_1_n_1\,
      CO(5) => \cksum_reg[15]_i_1_n_2\,
      CO(4) => \cksum_reg[15]_i_1_n_3\,
      CO(3) => \cksum_reg[15]_i_1_n_4\,
      CO(2) => \cksum_reg[15]_i_1_n_5\,
      CO(1) => \cksum_reg[15]_i_1_n_6\,
      CO(0) => \cksum_reg[15]_i_1_n_7\,
      DI(7 downto 0) => use_p2(15 downto 8),
      O(7) => \cksum_reg[15]_i_1_n_8\,
      O(6) => \cksum_reg[15]_i_1_n_9\,
      O(5) => \cksum_reg[15]_i_1_n_10\,
      O(4) => \cksum_reg[15]_i_1_n_11\,
      O(3) => \cksum_reg[15]_i_1_n_12\,
      O(2) => \cksum_reg[15]_i_1_n_13\,
      O(1) => \cksum_reg[15]_i_1_n_14\,
      O(0) => \cksum_reg[15]_i_1_n_15\,
      S(7) => \cksum[15]_i_10_n_0\,
      S(6) => \cksum[15]_i_11_n_0\,
      S(5) => \cksum[15]_i_12_n_0\,
      S(4) => \cksum[15]_i_13_n_0\,
      S(3) => \cksum[15]_i_14_n_0\,
      S(2) => \cksum[15]_i_15_n_0\,
      S(1) => \cksum[15]_i_16_n_0\,
      S(0) => \cksum[15]_i_17_n_0\
    );
\cksum_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \cksum_reg[7]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \cksum_reg[15]_i_18_n_0\,
      CO(6) => \cksum_reg[15]_i_18_n_1\,
      CO(5) => \cksum_reg[15]_i_18_n_2\,
      CO(4) => \cksum_reg[15]_i_18_n_3\,
      CO(3) => \cksum_reg[15]_i_18_n_4\,
      CO(2) => \cksum_reg[15]_i_18_n_5\,
      CO(1) => \cksum_reg[15]_i_18_n_6\,
      CO(0) => \cksum_reg[15]_i_18_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => fold_cksum(15 downto 8),
      S(7) => \cksum_reg_n_0_[15]\,
      S(6) => \cksum_reg_n_0_[14]\,
      S(5) => \cksum_reg_n_0_[13]\,
      S(4) => \cksum_reg_n_0_[12]\,
      S(3) => \cksum_reg_n_0_[11]\,
      S(2) => \cksum_reg_n_0_[10]\,
      S(1) => \cksum_reg_n_0_[9]\,
      S(0) => \cksum_reg_n_0_[8]\
    );
\cksum_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[16]_i_1_n_15\,
      Q => \cksum_reg_n_0_[16]\,
      R => \cmd_p2_reg_n_0_[2]\
    );
\cksum_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cksum_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_cksum_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_cksum_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \cksum_reg[16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \cksum[16]_i_2_n_0\
    );
\cksum_reg[16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \cksum_reg[15]_i_18_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cksum_reg[16]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => fold_cksum(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cksum_reg[16]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\cksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_14\,
      Q => \cksum_reg_n_0_[1]\,
      R => '0'
    );
\cksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_13\,
      Q => \cksum_reg_n_0_[2]\,
      R => '0'
    );
\cksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_12\,
      Q => \cksum_reg_n_0_[3]\,
      R => '0'
    );
\cksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_11\,
      Q => \cksum_reg_n_0_[4]\,
      R => '0'
    );
\cksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_10\,
      Q => \cksum_reg_n_0_[5]\,
      R => '0'
    );
\cksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_9\,
      Q => \cksum_reg_n_0_[6]\,
      R => '0'
    );
\cksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[7]_i_1_n_8\,
      Q => \cksum_reg_n_0_[7]\,
      R => '0'
    );
\cksum_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cksum_reg[7]_i_1_n_0\,
      CO(6) => \cksum_reg[7]_i_1_n_1\,
      CO(5) => \cksum_reg[7]_i_1_n_2\,
      CO(4) => \cksum_reg[7]_i_1_n_3\,
      CO(3) => \cksum_reg[7]_i_1_n_4\,
      CO(2) => \cksum_reg[7]_i_1_n_5\,
      CO(1) => \cksum_reg[7]_i_1_n_6\,
      CO(0) => \cksum_reg[7]_i_1_n_7\,
      DI(7 downto 0) => use_p2(7 downto 0),
      O(7) => \cksum_reg[7]_i_1_n_8\,
      O(6) => \cksum_reg[7]_i_1_n_9\,
      O(5) => \cksum_reg[7]_i_1_n_10\,
      O(4) => \cksum_reg[7]_i_1_n_11\,
      O(3) => \cksum_reg[7]_i_1_n_12\,
      O(2) => \cksum_reg[7]_i_1_n_13\,
      O(1) => \cksum_reg[7]_i_1_n_14\,
      O(0) => \cksum_reg[7]_i_1_n_15\,
      S(7) => \cksum[7]_i_10_n_0\,
      S(6) => \cksum[7]_i_11_n_0\,
      S(5) => \cksum[7]_i_12_n_0\,
      S(4) => \cksum[7]_i_13_n_0\,
      S(3) => \cksum[7]_i_14_n_0\,
      S(2) => \cksum[7]_i_15_n_0\,
      S(1) => \cksum[7]_i_16_n_0\,
      S(0) => \cksum[7]_i_17_n_0\
    );
\cksum_reg[7]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cksum_reg[7]_i_18_n_0\,
      CO(6) => \cksum_reg[7]_i_18_n_1\,
      CO(5) => \cksum_reg[7]_i_18_n_2\,
      CO(4) => \cksum_reg[7]_i_18_n_3\,
      CO(3) => \cksum_reg[7]_i_18_n_4\,
      CO(2) => \cksum_reg[7]_i_18_n_5\,
      CO(1) => \cksum_reg[7]_i_18_n_6\,
      CO(0) => \cksum_reg[7]_i_18_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \cksum_reg_n_0_[0]\,
      O(7 downto 0) => fold_cksum(7 downto 0),
      S(7) => \cksum_reg_n_0_[7]\,
      S(6) => \cksum_reg_n_0_[6]\,
      S(5) => \cksum_reg_n_0_[5]\,
      S(4) => \cksum_reg_n_0_[4]\,
      S(3) => \cksum_reg_n_0_[3]\,
      S(2) => \cksum_reg_n_0_[2]\,
      S(1) => \cksum_reg_n_0_[1]\,
      S(0) => \cksum[7]_i_19_n_0\
    );
\cksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_15\,
      Q => \cksum_reg_n_0_[8]\,
      R => '0'
    );
\cksum_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cksum_reg[15]_i_1_n_14\,
      Q => \cksum_reg_n_0_[9]\,
      R => '0'
    );
\cmd_p1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0A6013806500"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[0]_i_4_n_0\
    );
\cmd_p1[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F8040402D06015"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[0]_i_5_n_0\
    );
\cmd_p1[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E101950868422A"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[0]_i_6_n_0\
    );
\cmd_p1[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"085C002002D6201D"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[0]_i_7_n_0\
    );
\cmd_p1[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030602243802256B"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[16]_i_4_n_0\
    );
\cmd_p1[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0071034404C6813F"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[16]_i_5_n_0\
    );
\cmd_p1[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080C46F9806741"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[16]_i_6_n_0\
    );
\cmd_p1[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0903513D020B7882"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[16]_i_7_n_0\
    );
\cmd_p1[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07443AA0824B"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[17]_i_4_n_0\
    );
\cmd_p1[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A04002A35560348"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[17]_i_5_n_0\
    );
\cmd_p1[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04050C447A0B9501"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[17]_i_6_n_0\
    );
\cmd_p1[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010200020B6081F5"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[17]_i_7_n_0\
    );
\cmd_p1[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00042438906623"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[18]_i_4_n_0\
    );
\cmd_p1[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030800C83413040A"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[18]_i_5_n_0\
    );
\cmd_p1[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080014E5A8028B5"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[18]_i_6_n_0\
    );
\cmd_p1[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01100135028B2600"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[18]_i_7_n_0\
    );
\cmd_p1[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8042602A24603"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[19]_i_4_n_0\
    );
\cmd_p1[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0000C80417C008"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[19]_i_5_n_0\
    );
\cmd_p1[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801989004540301"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[19]_i_6_n_0\
    );
\cmd_p1[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09000A420231C000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[19]_i_7_n_0\
    );
\cmd_p1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0210024000820020"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(5),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[1]_i_4_n_0\
    );
\cmd_p1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000211010008"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[1]_i_5_n_0\
    );
\cmd_p1[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008004002010"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[1]_i_6_n_0\
    );
\cmd_p1[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800202112A800"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[1]_i_7_n_0\
    );
\cmd_p1[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00048080A0648063"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[20]_i_4_n_0\
    );
\cmd_p1[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030001D83443C00A"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[20]_i_5_n_0\
    );
\cmd_p1[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800544F0804031"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[20]_i_6_n_0\
    );
\cmd_p1[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010012090207D280"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[20]_i_7_n_0\
    );
\cmd_p1[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000480648063"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[21]_i_4_n_0\
    );
\cmd_p1[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00823400038A"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[21]_i_5_n_0\
    );
\cmd_p1[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008C084410A00031"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[21]_i_6_n_0\
    );
\cmd_p1[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000811220160"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[21]_i_7_n_0\
    );
\cmd_p1[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002440468063"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[22]_i_4_n_0\
    );
\cmd_p1[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040082340207C8"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[22]_i_5_n_0\
    );
\cmd_p1[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC004C10A00031"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[22]_i_6_n_0\
    );
\cmd_p1[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000011A10120"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[22]_i_7_n_0\
    );
\cmd_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cmd_p1[29]_i_2_n_0\,
      I1 => \cmd_p1[23]_i_2_n_0\,
      I2 => \^cmdi_p0_reg[0]_0\(0),
      I3 => \cmd_p1[23]_i_3_n_0\,
      I4 => cmdi_p0_reg_rep(2),
      I5 => \cmd_p1[23]_i_4_n_0\,
      O => \cmd_p1[23]_i_1_n_0\
    );
\cmd_p1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080004410800031"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[23]_i_2_n_0\
    );
\cmd_p1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008035000388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[23]_i_3_n_0\
    );
\cmd_p1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008448063"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[23]_i_4_n_0\
    );
\cmd_p1[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080716180006C3"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(6),
      O => \cmd_p1[24]_i_4_n_0\
    );
\cmd_p1[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002887780C788"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[24]_i_5_n_0\
    );
\cmd_p1[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888010C7751"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[24]_i_6_n_0\
    );
\cmd_p1[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000E11A241E0"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[24]_i_7_n_0\
    );
\cmd_p1[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004180E090410C3"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[25]_i_4_n_0\
    );
\cmd_p1[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000028837008388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[25]_i_5_n_0\
    );
\cmd_p1[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020888738045"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[25]_i_6_n_0\
    );
\cmd_p1[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000251200120"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[25]_i_7_n_0\
    );
\cmd_p1[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004080E01140003"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[26]_i_4_n_0\
    );
\cmd_p1[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000028836804388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[26]_i_5_n_0\
    );
\cmd_p1[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012808800147535"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[26]_i_6_n_0\
    );
\cmd_p1[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000050200120"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[26]_i_7_n_0\
    );
\cmd_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cmd_p1[27]_i_2_n_0\,
      I1 => \cmd_p1[31]_i_4_n_0\,
      I2 => \^cmdi_p0_reg[0]_0\(0),
      I3 => \cmd_p1[27]_i_3_n_0\,
      I4 => cmdi_p0_reg_rep(2),
      I5 => \cmd_p1[27]_i_4_n_0\,
      O => \cmd_p1[27]_i_1_n_0\
    );
\cmd_p1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000010600120"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[27]_i_2_n_0\
    );
\cmd_p1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000028036000388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[27]_i_3_n_0\
    );
\cmd_p1[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008014600080057"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[27]_i_4_n_0\
    );
\cmd_p1[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040600100443"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[28]_i_4_n_0\
    );
\cmd_p1[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002883600C388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[28]_i_5_n_0\
    );
\cmd_p1[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020C88738041"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[28]_i_6_n_0\
    );
\cmd_p1[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008010221100"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[28]_i_7_n_0\
    );
\cmd_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cmd_p1[29]_i_2_n_0\,
      I1 => \cmd_p1[29]_i_3_n_0\,
      I2 => \^cmdi_p0_reg[0]_0\(0),
      I3 => \cmd_p1[29]_i_4_n_0\,
      I4 => cmdi_p0_reg_rep(2),
      I5 => \cmd_p1[29]_i_5_n_0\,
      O => \cmd_p1[29]_i_1_n_0\
    );
\cmd_p1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008010220108"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[29]_i_2_n_0\
    );
\cmd_p1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020C88730041"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[29]_i_3_n_0\
    );
\cmd_p1[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002883700C388"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[29]_i_4_n_0\
    );
\cmd_p1[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018040608100403"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[29]_i_5_n_0\
    );
\cmd_p1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800001000000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(2),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => \cmd_p1[2]_i_4_n_0\,
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[2]_i_2_n_0\
    );
\cmd_p1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404A404"
    )
        port map (
      I0 => cmdi_p0_reg_rep(3),
      I1 => \cmd_p1[2]_i_5_n_0\,
      I2 => cmdi_p0_reg_rep(1),
      I3 => \cmd_p1[2]_i_6_n_0\,
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(2),
      O => \cmd_p1[2]_i_3_n_0\
    );
\cmd_p1[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmdi_p0_reg_rep(6),
      I1 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[2]_i_4_n_0\
    );
\cmd_p1[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0210"
    )
        port map (
      I0 => cmdi_p0_reg_rep(7),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[2]_i_5_n_0\
    );
\cmd_p1[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cmdi_p0_reg_rep(6),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[2]_i_6_n_0\
    );
\cmd_p1[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0218040608001443"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[30]_i_4_n_0\
    );
\cmd_p1[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300072B08991008"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[30]_i_5_n_0\
    );
\cmd_p1[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0908080806132501"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmd_p1[30]_i_6_n_0\
    );
\cmd_p1[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000801026434"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[30]_i_7_n_0\
    );
\cmd_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^active_p0_reg_1\,
      I1 => read_cmd_p1,
      I2 => p_0_in22_in,
      I3 => repeating_p1_reg_n_0,
      O => \^active_p0_reg_0\
    );
\cmd_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cmd_p1[31]_i_3_n_0\,
      I1 => \cmd_p1[31]_i_4_n_0\,
      I2 => \^cmdi_p0_reg[0]_0\(0),
      I3 => \cmd_p1[31]_i_5_n_0\,
      I4 => cmdi_p0_reg_rep(2),
      I5 => \cmd_p1[31]_i_6_n_0\,
      O => \cmd_p1[31]_i_2_n_0\
    );
\cmd_p1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008010220100"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[31]_i_3_n_0\
    );
\cmd_p1[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008080380B"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(1),
      I2 => cmdi_p0_reg_rep(3),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[31]_i_4_n_0\
    );
\cmd_p1[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002803600038A"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[31]_i_5_n_0\
    );
\cmd_p1[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018040600000403"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[31]_i_6_n_0\
    );
\cmd_p1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F008000"
    )
        port map (
      I0 => \cmd_p1[5]_i_8_n_0\,
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(2),
      I3 => cmdi_p0_reg_rep(3),
      I4 => \cmd_p1[4]_i_6_n_0\,
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[3]_i_2_n_0\
    );
\cmd_p1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000200020"
    )
        port map (
      I0 => \cmd_p1[5]_i_8_n_0\,
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(2),
      I3 => cmdi_p0_reg_rep(3),
      I4 => \cmd_p1[5]_i_5_n_0\,
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[3]_i_3_n_0\
    );
\cmd_p1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A080A0000F0000"
    )
        port map (
      I0 => \cmd_p1[5]_i_5_n_0\,
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(2),
      I3 => cmdi_p0_reg_rep(7),
      I4 => \cmd_p1[5]_i_8_n_0\,
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[4]_i_2_n_0\
    );
\cmd_p1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF8800F000F000"
    )
        port map (
      I0 => \cmd_p1[4]_i_4_n_0\,
      I1 => cmdi_p0_reg_rep(3),
      I2 => \cmd_p1[4]_i_5_n_0\,
      I3 => cmdi_p0_reg_rep(2),
      I4 => \cmd_p1[4]_i_6_n_0\,
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[4]_i_3_n_0\
    );
\cmd_p1[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[4]_i_4_n_0\
    );
\cmd_p1[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => cmdi_p0_reg_rep(7),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[4]_i_5_n_0\
    );
\cmd_p1[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[4]_i_6_n_0\
    );
\cmd_p1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300033BB30000088"
    )
        port map (
      I0 => \cmd_p1[5]_i_4_n_0\,
      I1 => cmdi_p0_reg_rep(2),
      I2 => \cmd_p1[5]_i_5_n_0\,
      I3 => cmdi_p0_reg_rep(3),
      I4 => cmdi_p0_reg_rep(1),
      I5 => \cmd_p1[5]_i_6_n_0\,
      O => \cmd_p1[5]_i_2_n_0\
    );
\cmd_p1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \cmd_p1[5]_i_7_n_0\,
      I1 => cmdi_p0_reg_rep(2),
      I2 => cmdi_p0_reg_rep(3),
      I3 => \cmd_p1[5]_i_8_n_0\,
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[5]_i_3_n_0\
    );
\cmd_p1[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[5]_i_4_n_0\
    );
\cmd_p1[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cmdi_p0_reg_rep(4),
      I1 => cmdi_p0_reg_rep(6),
      I2 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[5]_i_5_n_0\
    );
\cmd_p1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04080000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(7),
      I4 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[5]_i_6_n_0\
    );
\cmd_p1[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080021800000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[5]_i_7_n_0\
    );
\cmd_p1[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => cmdi_p0_reg_rep(6),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[5]_i_8_n_0\
    );
\cmd_p1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C001000080028"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(5),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[6]_i_4_n_0\
    );
\cmd_p1[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000030000400"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(5),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(6),
      I5 => cmdi_p0_reg_rep(7),
      O => \cmd_p1[6]_i_5_n_0\
    );
\cmd_p1[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004300005400"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(7),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(4),
      I5 => cmdi_p0_reg_rep(5),
      O => \cmd_p1[6]_i_6_n_0\
    );
\cmd_p1[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000100800A0"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(7),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(4),
      I4 => cmdi_p0_reg_rep(5),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[6]_i_7_n_0\
    );
\cmd_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
        port map (
      I0 => \cmd_p1[7]_i_2_n_0\,
      I1 => \^cmdi_p0_reg[0]_0\(0),
      I2 => \cmd_p1[7]_i_3_n_0\,
      I3 => cmdi_p0_reg_rep(1),
      I4 => cmdi_p0_reg_rep(2),
      I5 => \cmd_p1[7]_i_4_n_0\,
      O => \cmd_p1[7]_i_1_n_0\
    );
\cmd_p1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010004000000020"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => cmdi_p0_reg_rep(5),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(6),
      I4 => cmdi_p0_reg_rep(7),
      I5 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[7]_i_2_n_0\
    );
\cmd_p1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(7),
      I1 => cmdi_p0_reg_rep(4),
      I2 => cmdi_p0_reg_rep(6),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(3),
      O => \cmd_p1[7]_i_3_n_0\
    );
\cmd_p1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000080"
    )
        port map (
      I0 => cmdi_p0_reg_rep(7),
      I1 => cmdi_p0_reg_rep(6),
      I2 => cmdi_p0_reg_rep(4),
      I3 => cmdi_p0_reg_rep(5),
      I4 => cmdi_p0_reg_rep(3),
      I5 => cmdi_p0_reg_rep(1),
      O => \cmd_p1[7]_i_4_n_0\
    );
\cmd_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[0]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[0]\,
      R => '0'
    );
\cmd_p1_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[0]_i_2_n_0\,
      I1 => \cmd_p1_reg[0]_i_3_n_0\,
      O => \cmd_p1_reg[0]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[0]_i_4_n_0\,
      I1 => \cmd_p1[0]_i_5_n_0\,
      O => \cmd_p1_reg[0]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[0]_i_6_n_0\,
      I1 => \cmd_p1[0]_i_7_n_0\,
      O => \cmd_p1_reg[0]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[16]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\cmd_p1_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[16]_i_2_n_0\,
      I1 => \cmd_p1_reg[16]_i_3_n_0\,
      O => \cmd_p1_reg[16]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[16]_i_4_n_0\,
      I1 => \cmd_p1[16]_i_5_n_0\,
      O => \cmd_p1_reg[16]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[16]_i_6_n_0\,
      I1 => \cmd_p1[16]_i_7_n_0\,
      O => \cmd_p1_reg[16]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[17]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\cmd_p1_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[17]_i_2_n_0\,
      I1 => \cmd_p1_reg[17]_i_3_n_0\,
      O => \cmd_p1_reg[17]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[17]_i_4_n_0\,
      I1 => \cmd_p1[17]_i_5_n_0\,
      O => \cmd_p1_reg[17]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[17]_i_6_n_0\,
      I1 => \cmd_p1[17]_i_7_n_0\,
      O => \cmd_p1_reg[17]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[18]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\cmd_p1_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[18]_i_2_n_0\,
      I1 => \cmd_p1_reg[18]_i_3_n_0\,
      O => \cmd_p1_reg[18]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[18]_i_4_n_0\,
      I1 => \cmd_p1[18]_i_5_n_0\,
      O => \cmd_p1_reg[18]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[18]_i_6_n_0\,
      I1 => \cmd_p1[18]_i_7_n_0\,
      O => \cmd_p1_reg[18]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[19]_i_1_n_0\,
      Q => data(3),
      R => '0'
    );
\cmd_p1_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[19]_i_2_n_0\,
      I1 => \cmd_p1_reg[19]_i_3_n_0\,
      O => \cmd_p1_reg[19]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[19]_i_4_n_0\,
      I1 => \cmd_p1[19]_i_5_n_0\,
      O => \cmd_p1_reg[19]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[19]_i_6_n_0\,
      I1 => \cmd_p1[19]_i_7_n_0\,
      O => \cmd_p1_reg[19]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[1]_i_1_n_0\,
      Q => p_0_in22_in,
      R => '0'
    );
\cmd_p1_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[1]_i_2_n_0\,
      I1 => \cmd_p1_reg[1]_i_3_n_0\,
      O => \cmd_p1_reg[1]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[1]_i_4_n_0\,
      I1 => \cmd_p1[1]_i_5_n_0\,
      O => \cmd_p1_reg[1]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[1]_i_6_n_0\,
      I1 => \cmd_p1[1]_i_7_n_0\,
      O => \cmd_p1_reg[1]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[20]_i_1_n_0\,
      Q => data(4),
      R => '0'
    );
\cmd_p1_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[20]_i_2_n_0\,
      I1 => \cmd_p1_reg[20]_i_3_n_0\,
      O => \cmd_p1_reg[20]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[20]_i_4_n_0\,
      I1 => \cmd_p1[20]_i_5_n_0\,
      O => \cmd_p1_reg[20]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[20]_i_6_n_0\,
      I1 => \cmd_p1[20]_i_7_n_0\,
      O => \cmd_p1_reg[20]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[21]_i_1_n_0\,
      Q => data(5),
      R => '0'
    );
\cmd_p1_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[21]_i_2_n_0\,
      I1 => \cmd_p1_reg[21]_i_3_n_0\,
      O => \cmd_p1_reg[21]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[21]_i_4_n_0\,
      I1 => \cmd_p1[21]_i_5_n_0\,
      O => \cmd_p1_reg[21]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[21]_i_6_n_0\,
      I1 => \cmd_p1[21]_i_7_n_0\,
      O => \cmd_p1_reg[21]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[22]_i_1_n_0\,
      Q => data(6),
      R => '0'
    );
\cmd_p1_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[22]_i_2_n_0\,
      I1 => \cmd_p1_reg[22]_i_3_n_0\,
      O => \cmd_p1_reg[22]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[22]_i_4_n_0\,
      I1 => \cmd_p1[22]_i_5_n_0\,
      O => \cmd_p1_reg[22]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[22]_i_6_n_0\,
      I1 => \cmd_p1[22]_i_7_n_0\,
      O => \cmd_p1_reg[22]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1[23]_i_1_n_0\,
      Q => data(7),
      R => '0'
    );
\cmd_p1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[24]_i_1_n_0\,
      Q => data(8),
      R => '0'
    );
\cmd_p1_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[24]_i_2_n_0\,
      I1 => \cmd_p1_reg[24]_i_3_n_0\,
      O => \cmd_p1_reg[24]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[24]_i_4_n_0\,
      I1 => \cmd_p1[24]_i_5_n_0\,
      O => \cmd_p1_reg[24]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[24]_i_6_n_0\,
      I1 => \cmd_p1[24]_i_7_n_0\,
      O => \cmd_p1_reg[24]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[25]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[25]\,
      R => '0'
    );
\cmd_p1_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[25]_i_2_n_0\,
      I1 => \cmd_p1_reg[25]_i_3_n_0\,
      O => \cmd_p1_reg[25]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[25]_i_4_n_0\,
      I1 => \cmd_p1[25]_i_5_n_0\,
      O => \cmd_p1_reg[25]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[25]_i_6_n_0\,
      I1 => \cmd_p1[25]_i_7_n_0\,
      O => \cmd_p1_reg[25]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[26]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[26]\,
      R => '0'
    );
\cmd_p1_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[26]_i_2_n_0\,
      I1 => \cmd_p1_reg[26]_i_3_n_0\,
      O => \cmd_p1_reg[26]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[26]_i_4_n_0\,
      I1 => \cmd_p1[26]_i_5_n_0\,
      O => \cmd_p1_reg[26]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[26]_i_6_n_0\,
      I1 => \cmd_p1[26]_i_7_n_0\,
      O => \cmd_p1_reg[26]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1[27]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[27]\,
      R => '0'
    );
\cmd_p1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[28]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[28]\,
      R => '0'
    );
\cmd_p1_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[28]_i_2_n_0\,
      I1 => \cmd_p1_reg[28]_i_3_n_0\,
      O => \cmd_p1_reg[28]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[28]_i_4_n_0\,
      I1 => \cmd_p1[28]_i_5_n_0\,
      O => \cmd_p1_reg[28]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[28]_i_6_n_0\,
      I1 => \cmd_p1[28]_i_7_n_0\,
      O => \cmd_p1_reg[28]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1[29]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[29]\,
      R => '0'
    );
\cmd_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[2]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[2]\,
      R => '0'
    );
\cmd_p1_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[2]_i_2_n_0\,
      I1 => \cmd_p1[2]_i_3_n_0\,
      O => \cmd_p1_reg[2]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[30]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[30]\,
      R => '0'
    );
\cmd_p1_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[30]_i_2_n_0\,
      I1 => \cmd_p1_reg[30]_i_3_n_0\,
      O => \cmd_p1_reg[30]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[30]_i_4_n_0\,
      I1 => \cmd_p1[30]_i_5_n_0\,
      O => \cmd_p1_reg[30]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[30]_i_6_n_0\,
      I1 => \cmd_p1[30]_i_7_n_0\,
      O => \cmd_p1_reg[30]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1[31]_i_2_n_0\,
      Q => \cmd_p1_reg_n_0_[31]\,
      R => '0'
    );
\cmd_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[3]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[3]\,
      R => '0'
    );
\cmd_p1_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[3]_i_2_n_0\,
      I1 => \cmd_p1[3]_i_3_n_0\,
      O => \cmd_p1_reg[3]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[4]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[4]\,
      R => '0'
    );
\cmd_p1_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[4]_i_2_n_0\,
      I1 => \cmd_p1[4]_i_3_n_0\,
      O => \cmd_p1_reg[4]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[5]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[5]\,
      R => '0'
    );
\cmd_p1_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[5]_i_2_n_0\,
      I1 => \cmd_p1[5]_i_3_n_0\,
      O => \cmd_p1_reg[5]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1_reg[6]_i_1_n_0\,
      Q => \cmd_p1_reg_n_0_[6]\,
      R => '0'
    );
\cmd_p1_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cmd_p1_reg[6]_i_2_n_0\,
      I1 => \cmd_p1_reg[6]_i_3_n_0\,
      O => \cmd_p1_reg[6]_i_1_n_0\,
      S => \^cmdi_p0_reg[0]_0\(0)
    );
\cmd_p1_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[6]_i_4_n_0\,
      I1 => \cmd_p1[6]_i_5_n_0\,
      O => \cmd_p1_reg[6]_i_2_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cmd_p1[6]_i_6_n_0\,
      I1 => \cmd_p1[6]_i_7_n_0\,
      O => \cmd_p1_reg[6]_i_3_n_0\,
      S => cmdi_p0_reg_rep(2)
    );
\cmd_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^active_p0_reg_0\,
      D => \cmd_p1[7]_i_1_n_0\,
      Q => \in\,
      R => '0'
    );
\cmd_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[0]\,
      Q => \cmd_p2_reg_n_0_[0]\,
      R => '0'
    );
\cmd_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[2]\,
      Q => \cmd_p2_reg_n_0_[2]\,
      R => '0'
    );
\cmd_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[3]\,
      Q => \cmd_p2_reg_n_0_[3]\,
      R => '0'
    );
\cmd_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[4]\,
      Q => p_0_in,
      R => '0'
    );
\cmd_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[5]\,
      Q => \cmd_p2_reg_n_0_[5]\,
      R => '0'
    );
\cmd_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[6]\,
      Q => p_0_in1_in,
      R => '0'
    );
\cmd_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \in\,
      Q => \^cmd_p2_reg[7]_0\(0),
      R => '0'
    );
\cmdi_p0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F606F606F6060"
    )
        port map (
      I0 => \^cmdi_p0_reg[0]_0\(0),
      I1 => cmdi_p0_reg_rep(1),
      I2 => \^active_p0_reg_0\,
      I3 => \dyn_ctrl_stat[pending_rarp]\,
      I4 => \dyn_ctrl_stat[pending_dhcp_req]\,
      I5 => \dyn_ctrl_stat[pending_dhcp_disc]\,
      O => \cmdi_p0[1]_i_1_n_0\
    );
\cmdi_p0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A006A006AFF6A00"
    )
        port map (
      I0 => cmdi_p0_reg_rep(2),
      I1 => \^cmdi_p0_reg[0]_0\(0),
      I2 => cmdi_p0_reg_rep(1),
      I3 => \^active_p0_reg_0\,
      I4 => \cmdi_p0_reg[2]_0\,
      I5 => \dyn_ctrl_stat[pending_rarp]\,
      O => \cmdi_p0[2]_i_1_n_0\
    );
\cmdi_p0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9090909F909F"
    )
        port map (
      I0 => cmdi_p0_reg_rep(3),
      I1 => \cmdi_p0[5]_i_2_n_0\,
      I2 => \^active_p0_reg_0\,
      I3 => \dyn_ctrl_stat[pending_rarp]\,
      I4 => \dyn_ctrl_stat[pending_dhcp_disc]\,
      I5 => \dyn_ctrl_stat[pending_dhcp_req]\,
      O => \cmdi_p0[3]_i_1_n_0\
    );
\cmdi_p0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060606F606F"
    )
        port map (
      I0 => cmdi_p0_reg_rep(4),
      I1 => \cmdi_p0[4]_i_2_n_0\,
      I2 => \^active_p0_reg_0\,
      I3 => \dyn_ctrl_stat[pending_rarp]\,
      I4 => \dyn_ctrl_stat[pending_dhcp_disc]\,
      I5 => \dyn_ctrl_stat[pending_dhcp_req]\,
      O => \cmdi_p0[4]_i_1_n_0\
    );
\cmdi_p0[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(3),
      I1 => cmdi_p0_reg_rep(2),
      I2 => \^cmdi_p0_reg[0]_0\(0),
      I3 => cmdi_p0_reg_rep(1),
      O => \cmdi_p0[4]_i_2_n_0\
    );
\cmdi_p0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA0000A6AAFFFF"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(3),
      I2 => \cmdi_p0[5]_i_2_n_0\,
      I3 => cmdi_p0_reg_rep(4),
      I4 => \^active_p0_reg_0\,
      I5 => \dyn_ctrl_stat[pending_rarp]\,
      O => \cmdi_p0[5]_i_1_n_0\
    );
\cmdi_p0[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => cmdi_p0_reg_rep(1),
      I1 => \^cmdi_p0_reg[0]_0\(0),
      I2 => cmdi_p0_reg_rep(2),
      O => \cmdi_p0[5]_i_2_n_0\
    );
\cmdi_p0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606060606F6060"
    )
        port map (
      I0 => cmdi_p0_reg_rep(6),
      I1 => \cmdi_p0[7]_i_3_n_0\,
      I2 => \^active_p0_reg_0\,
      I3 => \dyn_ctrl_stat[pending_dhcp_disc]\,
      I4 => \dyn_ctrl_stat[pending_dhcp_req]\,
      I5 => \dyn_ctrl_stat[pending_rarp]\,
      O => \cmdi_p0[6]_i_1_n_0\
    );
\cmdi_p0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => cmdi_p0_reg_rep(7),
      I1 => \cmdi_p0[7]_i_3_n_0\,
      I2 => cmdi_p0_reg_rep(6),
      I3 => \^active_p0_reg_0\,
      I4 => \cmdi_p0_reg[7]_0\,
      O => \cmdi_p0[7]_i_2_n_0\
    );
\cmdi_p0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cmdi_p0_reg_rep(5),
      I1 => cmdi_p0_reg_rep(3),
      I2 => cmdi_p0_reg_rep(2),
      I3 => \^cmdi_p0_reg[0]_0\(0),
      I4 => cmdi_p0_reg_rep(1),
      I5 => cmdi_p0_reg_rep(4),
      O => \cmdi_p0[7]_i_3_n_0\
    );
\cmdi_p0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0_reg[0]_2\,
      Q => \^cmdi_p0_reg[0]_0\(0),
      R => '0'
    );
\cmdi_p0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[1]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(1),
      R => '0'
    );
\cmdi_p0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[2]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(2),
      R => '0'
    );
\cmdi_p0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[3]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(3),
      R => '0'
    );
\cmdi_p0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[4]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(4),
      R => '0'
    );
\cmdi_p0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[5]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(5),
      R => '0'
    );
\cmdi_p0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[6]_i_1_n_0\,
      Q => cmdi_p0_reg_rep(6),
      R => '0'
    );
\cmdi_p0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cmdi_p0_reg[0]_1\,
      D => \cmdi_p0[7]_i_2_n_0\,
      Q => cmdi_p0_reg_rep(7),
      R => '0'
    );
\dyn_gen_stat[gen_dhcp_disc]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \dyn_ctrl_stat[pending_dhcp_disc]\,
      I1 => \^active_p0_reg_1\,
      I2 => \^wea\(0),
      I3 => \dyn_gen_stat_reg[gen_dhcp_disc]_0\,
      I4 => active_p1,
      I5 => \dyn_ctrl_stat[pending_rarp]\,
      O => \dyn_gen_stat[gen_dhcp_disc]_i_1_n_0\
    );
\dyn_gen_stat[gen_rarp]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => active_p1,
      I1 => \dyn_gen_stat_reg[gen_dhcp_disc]_0\,
      I2 => \^wea\(0),
      I3 => \^active_p0_reg_1\,
      I4 => \dyn_ctrl_stat[pending_rarp]\,
      O => \dyn_gen_stat[gen_rarp]_i_1_n_0\
    );
\dyn_gen_stat_reg[gen_dhcp_disc]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \dyn_gen_stat[gen_dhcp_disc]_i_1_n_0\,
      Q => \dyn_ctrl_gen_stat[gen_dhcp_disc]\,
      R => '0'
    );
\dyn_gen_stat_reg[gen_dhcp_req]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \dyn_gen_stat_reg[gen_dhcp_req]_0\,
      Q => \dyn_ctrl_gen_stat[gen_dhcp_req]\,
      R => '0'
    );
\dyn_gen_stat_reg[gen_rarp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \dyn_gen_stat[gen_rarp]_i_1_n_0\,
      Q => \dyn_ctrl_gen_stat[gen_rarp]\,
      R => '0'
    );
\mux_value_p2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB308830"
    )
        port map (
      I0 => packet_count_reg(0),
      I1 => \^q\(2),
      I2 => \mux_value_p2_reg[3]_0\(8),
      I3 => \^q\(0),
      I4 => \mux_value_p2_reg[3]_0\(2),
      I5 => \^q\(1),
      O => \mux_value_p2[0]_i_2_n_0\
    );
\mux_value_p2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
        port map (
      I0 => \mux_value_p2[1]_i_2_n_0\,
      I1 => \mux_value_p2_reg[1]_0\,
      I2 => data(3),
      I3 => \mux_value_p2[1]_i_4_n_0\,
      I4 => data(4),
      O => \mux[0]_3\(1)
    );
\mux_value_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54040000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mux_value_p2_reg[9]_0\(2),
      I2 => \^q\(0),
      I3 => \mux_value_p2_reg[9]_0\(0),
      I4 => \^q\(2),
      I5 => data(3),
      O => \mux_value_p2[1]_i_2_n_0\
    );
\mux_value_p2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC00BB308830"
    )
        port map (
      I0 => packet_count_reg(1),
      I1 => \^q\(2),
      I2 => \mux_value_p2_reg[3]_0\(9),
      I3 => \^q\(0),
      I4 => \mux_value_p2_reg[3]_0\(3),
      I5 => \^q\(1),
      O => \mux_value_p2[1]_i_4_n_0\
    );
\mux_value_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB308830"
    )
        port map (
      I0 => packet_count_reg(2),
      I1 => \^q\(2),
      I2 => \mux_value_p2_reg[3]_0\(10),
      I3 => \^q\(0),
      I4 => \mux_value_p2_reg[3]_0\(4),
      I5 => \^q\(1),
      O => \mux_value_p2[2]_i_2_n_0\
    );
\mux_value_p2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => \mux_value_p2_reg[3]_1\,
      I1 => \^q\(2),
      I2 => \mux_value_p2_reg[3]_2\,
      I3 => data(3),
      I4 => \mux_value_p2[3]_i_4_n_0\,
      I5 => data(4),
      O => \mux[0]_3\(3)
    );
\mux_value_p2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BB338800300030"
    )
        port map (
      I0 => packet_count_reg(3),
      I1 => \^q\(2),
      I2 => \mux_value_p2_reg[3]_0\(11),
      I3 => \^q\(1),
      I4 => \mux_value_p2_reg[3]_0\(5),
      I5 => \^q\(0),
      O => \mux_value_p2[3]_i_4_n_0\
    );
\mux_value_p2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => packet_count_reg(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \mux_value_p2_reg[4]_1\,
      O => \mux_value_p2[4]_i_2_n_0\
    );
\mux_value_p2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \mux_value_p2_reg[5]_1\,
      I1 => data(3),
      I2 => \mux_value_p2[5]_i_3_n_0\,
      I3 => data(4),
      O => \mux[0]_3\(5)
    );
\mux_value_p2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => packet_count_reg(5),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \mux_value_p2_reg[5]_0\,
      O => \mux_value_p2[5]_i_3_n_0\
    );
\mux_value_p2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \^q\(1),
      I1 => packet_count_reg(6),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \mux_value_p2_reg[6]_1\,
      O => \mux_value_p2[6]_i_2_n_0\
    );
\mux_value_p2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4500"
    )
        port map (
      I0 => \^q\(1),
      I1 => packet_count_reg(7),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \mux_value_p2_reg[7]_1\,
      O => \mux_value_p2[7]_i_2_n_0\
    );
\mux_value_p2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054A004A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mux_value_p2_reg[3]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \mux_value_p2_reg[3]_0\(6),
      O => \mux_value_p2[8]_i_2_n_0\
    );
\mux_value_p2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303015153530151"
    )
        port map (
      I0 => data(4),
      I1 => \mux_value_p2[9]_i_2_n_0\,
      I2 => data(3),
      I3 => \mux_value_p2_reg[9]_1\,
      I4 => \^q\(2),
      I5 => \mux_value_p2[9]_i_4_n_0\,
      O => \mux[0]_3\(9)
    );
\mux_value_p2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FABAFFBA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \mux_value_p2_reg[3]_0\(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \mux_value_p2_reg[3]_0\(1),
      O => \mux_value_p2[9]_i_2_n_0\
    );
\mux_value_p2[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(1),
      I1 => \mux_value_p2_reg[9]_0\(3),
      I2 => \^q\(0),
      I3 => \mux_value_p2_reg[9]_0\(1),
      O => \mux_value_p2[9]_i_4_n_0\
    );
\mux_value_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[0]_i_1_n_0\,
      Q => mux_value_p2(0),
      R => data(4)
    );
\mux_value_p2_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[0]_i_2_n_0\,
      I1 => \mux_value_p2_reg[0]_0\,
      O => \mux_value_p2_reg[0]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[10]_i_1_n_0\,
      Q => mux_value_p2(10),
      R => data(4)
    );
\mux_value_p2_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[10]_0\,
      I1 => \mux_value_p2_reg[10]_1\,
      O => \mux_value_p2_reg[10]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[11]_i_1_n_0\,
      Q => mux_value_p2(11),
      R => data(4)
    );
\mux_value_p2_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[11]_0\,
      I1 => \mux_value_p2_reg[11]_1\,
      O => \mux_value_p2_reg[11]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[12]_i_1_n_0\,
      Q => mux_value_p2(12),
      R => data(4)
    );
\mux_value_p2_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[12]_0\,
      I1 => \mux_value_p2_reg[12]_1\,
      O => \mux_value_p2_reg[12]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[13]_i_1_n_0\,
      Q => mux_value_p2(13),
      R => data(4)
    );
\mux_value_p2_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[13]_0\,
      I1 => \mux_value_p2_reg[13]_1\,
      O => \mux_value_p2_reg[13]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[14]_i_1_n_0\,
      Q => mux_value_p2(14),
      R => data(4)
    );
\mux_value_p2_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[14]_0\,
      I1 => \mux_value_p2_reg[14]_1\,
      O => \mux_value_p2_reg[14]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[15]_i_1_n_0\,
      Q => mux_value_p2(15),
      R => data(4)
    );
\mux_value_p2_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2_reg[15]_0\,
      I1 => \mux_value_p2_reg[15]_1\,
      O => \mux_value_p2_reg[15]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux[0]_3\(1),
      Q => mux_value_p2(1),
      R => '0'
    );
\mux_value_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[2]_i_1_n_0\,
      Q => mux_value_p2(2),
      R => data(4)
    );
\mux_value_p2_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[2]_i_2_n_0\,
      I1 => \mux_value_p2_reg[2]_0\,
      O => \mux_value_p2_reg[2]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux[0]_3\(3),
      Q => mux_value_p2(3),
      R => '0'
    );
\mux_value_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[4]_i_1_n_0\,
      Q => mux_value_p2(4),
      R => data(4)
    );
\mux_value_p2_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[4]_i_2_n_0\,
      I1 => \mux_value_p2_reg[4]_0\,
      O => \mux_value_p2_reg[4]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux[0]_3\(5),
      Q => mux_value_p2(5),
      R => '0'
    );
\mux_value_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[6]_i_1_n_0\,
      Q => mux_value_p2(6),
      R => data(4)
    );
\mux_value_p2_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[6]_i_2_n_0\,
      I1 => \mux_value_p2_reg[6]_0\,
      O => \mux_value_p2_reg[6]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[7]_i_1_n_0\,
      Q => mux_value_p2(7),
      R => data(4)
    );
\mux_value_p2_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[7]_i_2_n_0\,
      I1 => \mux_value_p2_reg[7]_0\,
      O => \mux_value_p2_reg[7]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux_value_p2_reg[8]_i_1_n_0\,
      Q => mux_value_p2(8),
      R => data(4)
    );
\mux_value_p2_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_value_p2[8]_i_2_n_0\,
      I1 => \mux_value_p2_reg[8]_0\,
      O => \mux_value_p2_reg[8]_i_1_n_0\,
      S => data(3)
    );
\mux_value_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \mux[0]_3\(9),
      Q => mux_value_p2(9),
      R => '0'
    );
\offset_cksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(0),
      Q => offset_cksum(0),
      R => '0'
    );
\offset_cksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(1),
      Q => offset_cksum(1),
      R => '0'
    );
\offset_cksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(2),
      Q => offset_cksum(2),
      R => '0'
    );
\offset_cksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(3),
      Q => offset_cksum(3),
      R => '0'
    );
\offset_cksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(4),
      Q => offset_cksum(4),
      R => '0'
    );
\offset_cksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(5),
      Q => offset_cksum(5),
      R => '0'
    );
\offset_cksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(6),
      Q => offset_cksum(6),
      R => '0'
    );
\offset_cksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(7),
      Q => offset_cksum(7),
      R => '0'
    );
\offset_cksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(8),
      Q => offset_cksum(8),
      R => '0'
    );
\offset_cksum_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in,
      D => offset_p2(9),
      Q => offset_cksum(9),
      R => '0'
    );
\offset_p1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(0),
      O => plusOp(0)
    );
\offset_p1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(0),
      I1 => \^offset_p1_reg[9]_0\(1),
      O => plusOp(1)
    );
\offset_p1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(2),
      I1 => \^offset_p1_reg[9]_0\(0),
      I2 => \^offset_p1_reg[9]_0\(1),
      O => plusOp(2)
    );
\offset_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(3),
      I1 => \^offset_p1_reg[9]_0\(1),
      I2 => \^offset_p1_reg[9]_0\(0),
      I3 => \^offset_p1_reg[9]_0\(2),
      O => plusOp(3)
    );
\offset_p1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(2),
      I1 => \^offset_p1_reg[9]_0\(0),
      I2 => \^offset_p1_reg[9]_0\(1),
      I3 => \^offset_p1_reg[9]_0\(3),
      I4 => \^offset_p1_reg[9]_0\(4),
      O => plusOp(4)
    );
\offset_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(5),
      I1 => \^offset_p1_reg[9]_0\(2),
      I2 => \^offset_p1_reg[9]_0\(0),
      I3 => \^offset_p1_reg[9]_0\(1),
      I4 => \^offset_p1_reg[9]_0\(3),
      I5 => \^offset_p1_reg[9]_0\(4),
      O => plusOp(5)
    );
\offset_p1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(6),
      I1 => \offset_p1[9]_i_3_n_0\,
      I2 => \^offset_p1_reg[9]_0\(5),
      O => plusOp(6)
    );
\offset_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(7),
      I1 => \^offset_p1_reg[9]_0\(5),
      I2 => \offset_p1[9]_i_3_n_0\,
      I3 => \^offset_p1_reg[9]_0\(6),
      O => plusOp(7)
    );
\offset_p1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(8),
      I1 => \^offset_p1_reg[9]_0\(6),
      I2 => \offset_p1[9]_i_3_n_0\,
      I3 => \^offset_p1_reg[9]_0\(5),
      I4 => \^offset_p1_reg[9]_0\(7),
      O => plusOp(8)
    );
\offset_p1[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmd_p1_reg_n_0_[5]\,
      O => sel
    );
\offset_p1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(9),
      I1 => \^offset_p1_reg[9]_0\(7),
      I2 => \^offset_p1_reg[9]_0\(5),
      I3 => \offset_p1[9]_i_3_n_0\,
      I4 => \^offset_p1_reg[9]_0\(6),
      I5 => \^offset_p1_reg[9]_0\(8),
      O => plusOp(9)
    );
\offset_p1[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^offset_p1_reg[9]_0\(4),
      I1 => \^offset_p1_reg[9]_0\(3),
      I2 => \^offset_p1_reg[9]_0\(1),
      I3 => \^offset_p1_reg[9]_0\(0),
      I4 => \^offset_p1_reg[9]_0\(2),
      O => \offset_p1[9]_i_3_n_0\
    );
\offset_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(0),
      Q => \^offset_p1_reg[9]_0\(0),
      R => reset_offset_p0
    );
\offset_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(1),
      Q => \^offset_p1_reg[9]_0\(1),
      R => reset_offset_p0
    );
\offset_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(2),
      Q => \^offset_p1_reg[9]_0\(2),
      R => reset_offset_p0
    );
\offset_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(3),
      Q => \^offset_p1_reg[9]_0\(3),
      R => reset_offset_p0
    );
\offset_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(4),
      Q => \^offset_p1_reg[9]_0\(4),
      R => reset_offset_p0
    );
\offset_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(5),
      Q => \^offset_p1_reg[9]_0\(5),
      R => reset_offset_p0
    );
\offset_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(6),
      Q => \^offset_p1_reg[9]_0\(6),
      R => reset_offset_p0
    );
\offset_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(7),
      Q => \^offset_p1_reg[9]_0\(7),
      R => reset_offset_p0
    );
\offset_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(8),
      Q => \^offset_p1_reg[9]_0\(8),
      R => reset_offset_p0
    );
\offset_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => plusOp(9),
      Q => \^offset_p1_reg[9]_0\(9),
      R => reset_offset_p0
    );
\offset_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(0),
      Q => offset_p2(0),
      R => '0'
    );
\offset_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(1),
      Q => offset_p2(1),
      R => '0'
    );
\offset_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(2),
      Q => offset_p2(2),
      R => '0'
    );
\offset_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(3),
      Q => offset_p2(3),
      R => '0'
    );
\offset_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(4),
      Q => offset_p2(4),
      R => '0'
    );
\offset_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(5),
      Q => offset_p2(5),
      R => '0'
    );
\offset_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(6),
      Q => offset_p2(6),
      R => '0'
    );
\offset_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(7),
      Q => offset_p2(7),
      R => '0'
    );
\offset_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(8),
      Q => offset_p2(8),
      R => '0'
    );
\offset_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^offset_p1_reg[9]_0\(9),
      Q => offset_p2(9),
      R => '0'
    );
\packet_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => packet_count_reg(0),
      O => \p_0_in__1\(0)
    );
\packet_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => packet_count_reg(1),
      I1 => \in\,
      I2 => packet_count_reg(0),
      O => \p_0_in__1\(1)
    );
\packet_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => packet_count_reg(2),
      I1 => packet_count_reg(0),
      I2 => \in\,
      I3 => packet_count_reg(1),
      O => \p_0_in__1\(2)
    );
\packet_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => packet_count_reg(1),
      I1 => \in\,
      I2 => packet_count_reg(0),
      I3 => packet_count_reg(2),
      I4 => packet_count_reg(3),
      O => \p_0_in__1\(3)
    );
\packet_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => packet_count_reg(4),
      I1 => packet_count_reg(1),
      I2 => \in\,
      I3 => packet_count_reg(0),
      I4 => packet_count_reg(2),
      I5 => packet_count_reg(3),
      O => \p_0_in__1\(4)
    );
\packet_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => packet_count_reg(5),
      I1 => \packet_count[7]_i_2_n_0\,
      I2 => packet_count_reg(4),
      O => \p_0_in__1\(5)
    );
\packet_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => packet_count_reg(6),
      I1 => packet_count_reg(4),
      I2 => \packet_count[7]_i_2_n_0\,
      I3 => packet_count_reg(5),
      O => \p_0_in__1\(6)
    );
\packet_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => packet_count_reg(7),
      I1 => packet_count_reg(5),
      I2 => \packet_count[7]_i_2_n_0\,
      I3 => packet_count_reg(4),
      I4 => packet_count_reg(6),
      O => \p_0_in__1\(7)
    );
\packet_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => packet_count_reg(3),
      I1 => packet_count_reg(2),
      I2 => packet_count_reg(0),
      I3 => \in\,
      I4 => packet_count_reg(1),
      O => \packet_count[7]_i_2_n_0\
    );
\packet_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => packet_count_reg(0),
      R => '0'
    );
\packet_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => packet_count_reg(1),
      R => '0'
    );
\packet_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => packet_count_reg(2),
      R => '0'
    );
\packet_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => packet_count_reg(3),
      R => '0'
    );
\packet_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => packet_count_reg(4),
      R => '0'
    );
\packet_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => packet_count_reg(5),
      R => '0'
    );
\packet_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => packet_count_reg(6),
      R => '0'
    );
\packet_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => packet_count_reg(7),
      R => '0'
    );
\pseudo_cksum[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(8),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(8),
      I3 => mux_value_p2(8),
      O => \pseudo_cksum[15]_i_10_n_0\
    );
\pseudo_cksum[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(15),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(15),
      I3 => mux_value_p2(15),
      O => \pseudo_cksum[15]_i_3_n_0\
    );
\pseudo_cksum[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(14),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(14),
      I3 => mux_value_p2(14),
      O => \pseudo_cksum[15]_i_4_n_0\
    );
\pseudo_cksum[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(13),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(13),
      I3 => mux_value_p2(13),
      O => \pseudo_cksum[15]_i_5_n_0\
    );
\pseudo_cksum[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(12),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(12),
      I3 => mux_value_p2(12),
      O => \pseudo_cksum[15]_i_6_n_0\
    );
\pseudo_cksum[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(11),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(11),
      I3 => mux_value_p2(11),
      O => \pseudo_cksum[15]_i_7_n_0\
    );
\pseudo_cksum[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(10),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(10),
      I3 => mux_value_p2(10),
      O => \pseudo_cksum[15]_i_8_n_0\
    );
\pseudo_cksum[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(9),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(9),
      I3 => mux_value_p2(9),
      O => \pseudo_cksum[15]_i_9_n_0\
    );
\pseudo_cksum[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(0),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(0),
      I3 => mux_value_p2(0),
      O => \pseudo_cksum[7]_i_10_n_0\
    );
\pseudo_cksum[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pseudo_cksum(0),
      I1 => pseudo_cksum(16),
      O => \pseudo_cksum[7]_i_11_n_0\
    );
\pseudo_cksum[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(7),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(7),
      I3 => mux_value_p2(7),
      O => \pseudo_cksum[7]_i_3_n_0\
    );
\pseudo_cksum[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(6),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(6),
      I3 => mux_value_p2(6),
      O => \pseudo_cksum[7]_i_4_n_0\
    );
\pseudo_cksum[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(5),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(5),
      I3 => mux_value_p2(5),
      O => \pseudo_cksum[7]_i_5_n_0\
    );
\pseudo_cksum[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(4),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(4),
      I3 => mux_value_p2(4),
      O => \pseudo_cksum[7]_i_6_n_0\
    );
\pseudo_cksum[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(3),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(3),
      I3 => mux_value_p2(3),
      O => \pseudo_cksum[7]_i_7_n_0\
    );
\pseudo_cksum[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(2),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(2),
      I3 => mux_value_p2(2),
      O => \pseudo_cksum[7]_i_8_n_0\
    );
\pseudo_cksum[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => fold_pseudo_cksum(1),
      I1 => \cmd_p2_reg_n_0_[0]\,
      I2 => value_p2(1),
      I3 => mux_value_p2(1),
      O => \pseudo_cksum[7]_i_9_n_0\
    );
\pseudo_cksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(0),
      Q => pseudo_cksum(0),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(10),
      Q => pseudo_cksum(10),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(11),
      Q => pseudo_cksum(11),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(12),
      Q => pseudo_cksum(12),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(13),
      Q => pseudo_cksum(13),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(14),
      Q => pseudo_cksum(14),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(15),
      Q => pseudo_cksum(15),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \pseudo_cksum_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \pseudo_cksum_reg[15]_i_1_n_0\,
      CO(6) => \pseudo_cksum_reg[15]_i_1_n_1\,
      CO(5) => \pseudo_cksum_reg[15]_i_1_n_2\,
      CO(4) => \pseudo_cksum_reg[15]_i_1_n_3\,
      CO(3) => \pseudo_cksum_reg[15]_i_1_n_4\,
      CO(2) => \pseudo_cksum_reg[15]_i_1_n_5\,
      CO(1) => \pseudo_cksum_reg[15]_i_1_n_6\,
      CO(0) => \pseudo_cksum_reg[15]_i_1_n_7\,
      DI(7 downto 0) => fold_pseudo_cksum(15 downto 8),
      O(7 downto 0) => p_2_in(15 downto 8),
      S(7) => \pseudo_cksum[15]_i_3_n_0\,
      S(6) => \pseudo_cksum[15]_i_4_n_0\,
      S(5) => \pseudo_cksum[15]_i_5_n_0\,
      S(4) => \pseudo_cksum[15]_i_6_n_0\,
      S(3) => \pseudo_cksum[15]_i_7_n_0\,
      S(2) => \pseudo_cksum[15]_i_8_n_0\,
      S(1) => \pseudo_cksum[15]_i_9_n_0\,
      S(0) => \pseudo_cksum[15]_i_10_n_0\
    );
\pseudo_cksum_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \pseudo_cksum_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \pseudo_cksum_reg[15]_i_2_n_0\,
      CO(6) => \pseudo_cksum_reg[15]_i_2_n_1\,
      CO(5) => \pseudo_cksum_reg[15]_i_2_n_2\,
      CO(4) => \pseudo_cksum_reg[15]_i_2_n_3\,
      CO(3) => \pseudo_cksum_reg[15]_i_2_n_4\,
      CO(2) => \pseudo_cksum_reg[15]_i_2_n_5\,
      CO(1) => \pseudo_cksum_reg[15]_i_2_n_6\,
      CO(0) => \pseudo_cksum_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => fold_pseudo_cksum(15 downto 8),
      S(7 downto 0) => pseudo_cksum(15 downto 8)
    );
\pseudo_cksum_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(16),
      Q => pseudo_cksum(16),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \pseudo_cksum_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_pseudo_cksum_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_pseudo_cksum_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => p_2_in(16),
      S(7 downto 1) => B"0000000",
      S(0) => \pseudo_cksum_reg[16]_i_2_n_7\
    );
\pseudo_cksum_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \pseudo_cksum_reg[15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_pseudo_cksum_reg[16]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \pseudo_cksum_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_pseudo_cksum_reg[16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\pseudo_cksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(1),
      Q => pseudo_cksum(1),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(2),
      Q => pseudo_cksum(2),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(3),
      Q => pseudo_cksum(3),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(4),
      Q => pseudo_cksum(4),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(5),
      Q => pseudo_cksum(5),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(6),
      Q => pseudo_cksum(6),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(7),
      Q => pseudo_cksum(7),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \pseudo_cksum_reg[7]_i_1_n_0\,
      CO(6) => \pseudo_cksum_reg[7]_i_1_n_1\,
      CO(5) => \pseudo_cksum_reg[7]_i_1_n_2\,
      CO(4) => \pseudo_cksum_reg[7]_i_1_n_3\,
      CO(3) => \pseudo_cksum_reg[7]_i_1_n_4\,
      CO(2) => \pseudo_cksum_reg[7]_i_1_n_5\,
      CO(1) => \pseudo_cksum_reg[7]_i_1_n_6\,
      CO(0) => \pseudo_cksum_reg[7]_i_1_n_7\,
      DI(7 downto 0) => fold_pseudo_cksum(7 downto 0),
      O(7 downto 0) => p_2_in(7 downto 0),
      S(7) => \pseudo_cksum[7]_i_3_n_0\,
      S(6) => \pseudo_cksum[7]_i_4_n_0\,
      S(5) => \pseudo_cksum[7]_i_5_n_0\,
      S(4) => \pseudo_cksum[7]_i_6_n_0\,
      S(3) => \pseudo_cksum[7]_i_7_n_0\,
      S(2) => \pseudo_cksum[7]_i_8_n_0\,
      S(1) => \pseudo_cksum[7]_i_9_n_0\,
      S(0) => \pseudo_cksum[7]_i_10_n_0\
    );
\pseudo_cksum_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \pseudo_cksum_reg[7]_i_2_n_0\,
      CO(6) => \pseudo_cksum_reg[7]_i_2_n_1\,
      CO(5) => \pseudo_cksum_reg[7]_i_2_n_2\,
      CO(4) => \pseudo_cksum_reg[7]_i_2_n_3\,
      CO(3) => \pseudo_cksum_reg[7]_i_2_n_4\,
      CO(2) => \pseudo_cksum_reg[7]_i_2_n_5\,
      CO(1) => \pseudo_cksum_reg[7]_i_2_n_6\,
      CO(0) => \pseudo_cksum_reg[7]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => pseudo_cksum(0),
      O(7 downto 0) => fold_pseudo_cksum(7 downto 0),
      S(7 downto 1) => pseudo_cksum(7 downto 1),
      S(0) => \pseudo_cksum[7]_i_11_n_0\
    );
\pseudo_cksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(8),
      Q => pseudo_cksum(8),
      R => \cmd_p2_reg_n_0_[2]\
    );
\pseudo_cksum_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => p_0_in1_in,
      D => p_2_in(9),
      Q => pseudo_cksum(9),
      R => \cmd_p2_reg_n_0_[2]\
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(1),
      I1 => offset_p2(1),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(1)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(0),
      I1 => offset_p2(0),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(0)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[15]\,
      I1 => mux_value_p2(15),
      I2 => value_p2(15),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(15)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[14]\,
      I1 => mux_value_p2(14),
      I2 => value_p2(14),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(14)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[13]\,
      I1 => mux_value_p2(13),
      I2 => value_p2(13),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(13)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[12]\,
      I1 => mux_value_p2(12),
      I2 => value_p2(12),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(12)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[11]\,
      I1 => mux_value_p2(11),
      I2 => value_p2(11),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(11)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[10]\,
      I1 => mux_value_p2(10),
      I2 => value_p2(10),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(10)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[9]\,
      I1 => mux_value_p2(9),
      I2 => value_p2(9),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(9)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[8]\,
      I1 => mux_value_p2(8),
      I2 => value_p2(8),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(8)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(9),
      I1 => offset_p2(9),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(9)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[7]\,
      I1 => mux_value_p2(7),
      I2 => value_p2(7),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(7)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[6]\,
      I1 => mux_value_p2(6),
      I2 => value_p2(6),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(6)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[5]\,
      I1 => mux_value_p2(5),
      I2 => value_p2(5),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(5)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[4]\,
      I1 => mux_value_p2(4),
      I2 => value_p2(4),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(4)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[3]\,
      I1 => mux_value_p2(3),
      I2 => value_p2(3),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(3)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[2]\,
      I1 => mux_value_p2(2),
      I2 => value_p2(2),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(2)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[1]\,
      I1 => mux_value_p2(1),
      I2 => value_p2(1),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(1)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCF0"
    )
        port map (
      I0 => \cksum_reg_n_0_[0]\,
      I1 => mux_value_p2(0),
      I2 => value_p2(0),
      I3 => \cmd_p2_reg_n_0_[0]\,
      I4 => \cmd_p2_reg_n_0_[5]\,
      O => DINADIN(0)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(8),
      I1 => offset_p2(8),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(8)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(7),
      I1 => offset_p2(7),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(7)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(6),
      I1 => offset_p2(6),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(6)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(5),
      I1 => offset_p2(5),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(5)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(4),
      I1 => offset_p2(4),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(4)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(3),
      I1 => offset_p2(3),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(3)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => offset_cksum(2),
      I1 => offset_p2(2),
      I2 => \cmd_p2_reg_n_0_[5]\,
      O => ADDRARDADDR(2)
    );
read_cmd_p1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^active_p0_reg_0\,
      Q => read_cmd_p1,
      R => '0'
    );
\repeat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => repeating_p1_reg_n_0,
      I2 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\repeat_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => repeat_cnt_reg(1),
      I2 => repeating_p1_reg_n_0,
      I3 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\repeat_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => repeat_cnt_reg(1),
      I2 => repeat_cnt_reg(2),
      I3 => repeating_p1_reg_n_0,
      I4 => \^q\(2),
      O => \p_0_in__0\(2)
    );
\repeat_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => repeat_cnt_reg(2),
      I1 => repeat_cnt_reg(1),
      I2 => repeat_cnt_reg(0),
      I3 => repeat_cnt_reg(3),
      I4 => repeating_p1_reg_n_0,
      I5 => data(3),
      O => \p_0_in__0\(3)
    );
\repeat_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => repeat_cnt_reg(4),
      I1 => \repeat_cnt[6]_i_2_n_0\,
      I2 => repeating_p1_reg_n_0,
      I3 => data(4),
      O => \p_0_in__0\(4)
    );
\repeat_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => repeat_cnt_reg(5),
      I1 => repeat_cnt_reg(4),
      I2 => \repeat_cnt[6]_i_2_n_0\,
      I3 => repeating_p1_reg_n_0,
      I4 => data(5),
      O => \p_0_in__0\(5)
    );
\repeat_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => repeat_cnt_reg(6),
      I1 => repeat_cnt_reg(5),
      I2 => \repeat_cnt[6]_i_2_n_0\,
      I3 => repeat_cnt_reg(4),
      I4 => repeating_p1_reg_n_0,
      I5 => data(6),
      O => \p_0_in__0\(6)
    );
\repeat_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => repeat_cnt_reg(1),
      I1 => repeat_cnt_reg(0),
      I2 => repeat_cnt_reg(3),
      I3 => repeat_cnt_reg(2),
      O => \repeat_cnt[6]_i_2_n_0\
    );
\repeat_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => repeat_cnt_reg(7),
      I1 => repeat_cnt_reg(6),
      I2 => \repeat_cnt[8]_i_3_n_0\,
      I3 => repeating_p1_reg_n_0,
      I4 => data(7),
      O => \p_0_in__0\(7)
    );
\repeat_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => repeating_p1_reg_n_0,
      I1 => p_0_in22_in,
      I2 => read_cmd_p1,
      O => \repeat_cnt[8]_i_1_n_0\
    );
\repeat_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => repeat_cnt_reg(8),
      I1 => repeat_cnt_reg(7),
      I2 => \repeat_cnt[8]_i_3_n_0\,
      I3 => repeat_cnt_reg(6),
      I4 => repeating_p1_reg_n_0,
      I5 => data(8),
      O => \p_0_in__0\(8)
    );
\repeat_cnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => repeat_cnt_reg(4),
      I1 => repeat_cnt_reg(1),
      I2 => repeat_cnt_reg(0),
      I3 => repeat_cnt_reg(3),
      I4 => repeat_cnt_reg(2),
      I5 => repeat_cnt_reg(5),
      O => \repeat_cnt[8]_i_3_n_0\
    );
\repeat_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => repeat_cnt_reg(0),
      R => '0'
    );
\repeat_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => repeat_cnt_reg(1),
      R => '0'
    );
\repeat_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => repeat_cnt_reg(2),
      R => '0'
    );
\repeat_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => repeat_cnt_reg(3),
      R => '0'
    );
\repeat_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => repeat_cnt_reg(4),
      R => '0'
    );
\repeat_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => repeat_cnt_reg(5),
      R => '0'
    );
\repeat_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => repeat_cnt_reg(6),
      R => '0'
    );
\repeat_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => repeat_cnt_reg(7),
      R => '0'
    );
\repeat_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \repeat_cnt[8]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => repeat_cnt_reg(8),
      R => '0'
    );
repeating_p1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF40404040"
    )
        port map (
      I0 => \cmd_p1_reg_n_0_[25]\,
      I1 => read_cmd_p1,
      I2 => p_0_in22_in,
      I3 => repeat_cnt_reg(8),
      I4 => repeating_p1_i_2_n_0,
      I5 => repeating_p1_reg_n_0,
      O => repeating_p1_i_1_n_0
    );
repeating_p1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => repeat_cnt_reg(6),
      I1 => repeat_cnt_reg(4),
      I2 => \repeat_cnt[6]_i_2_n_0\,
      I3 => repeat_cnt_reg(5),
      I4 => repeat_cnt_reg(7),
      O => repeating_p1_i_2_n_0
    );
repeating_p1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => repeating_p1_i_1_n_0,
      Q => repeating_p1_reg_n_0,
      R => '0'
    );
reset_offset_p0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reset_offset_p0_reg_0,
      Q => reset_offset_p0,
      R => '0'
    );
\s_stat[words][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wea\(0),
      I1 => \^cmd_p2_reg[7]_0\(0),
      O => E(0)
    );
\value_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^q\(0),
      Q => value_p2(0),
      R => p_0_in22_in
    );
\value_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[26]\,
      Q => value_p2(10),
      R => p_0_in22_in
    );
\value_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[27]\,
      Q => value_p2(11),
      R => p_0_in22_in
    );
\value_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[28]\,
      Q => value_p2(12),
      R => p_0_in22_in
    );
\value_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[29]\,
      Q => value_p2(13),
      R => p_0_in22_in
    );
\value_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[30]\,
      Q => value_p2(14),
      R => p_0_in22_in
    );
\value_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[31]\,
      Q => value_p2(15),
      R => p_0_in22_in
    );
\value_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^q\(1),
      Q => value_p2(1),
      R => p_0_in22_in
    );
\value_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^q\(2),
      Q => value_p2(2),
      R => p_0_in22_in
    );
\value_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(3),
      Q => value_p2(3),
      R => p_0_in22_in
    );
\value_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(4),
      Q => value_p2(4),
      R => p_0_in22_in
    );
\value_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(5),
      Q => value_p2(5),
      R => p_0_in22_in
    );
\value_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(6),
      Q => value_p2(6),
      R => p_0_in22_in
    );
\value_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(7),
      Q => value_p2(7),
      R => p_0_in22_in
    );
\value_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data(8),
      Q => value_p2(8),
      R => p_0_in22_in
    );
\value_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \cmd_p1_reg_n_0_[25]\,
      Q => value_p2(9),
      R => p_0_in22_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0\ is
  port (
    tmp_b_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_bram_6_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_bram_7_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    data_port_a_wr : in STD_LOGIC;
    data_port_b_rd : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_3 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_2_3 : in STD_LOGIC;
    ram_reg_bram_3_0 : in STD_LOGIC;
    ram_reg_bram_3_1 : in STD_LOGIC;
    ram_reg_bram_3_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_3_3 : in STD_LOGIC;
    ram_reg_bram_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_4_1 : in STD_LOGIC;
    ram_reg_bram_5_0 : in STD_LOGIC;
    ram_reg_bram_5_1 : in STD_LOGIC;
    ram_reg_bram_5_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_5_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0\ : entity is "fnet_ram_block_data";
end \top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0\;

architecture STRUCTURE of \top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0\ is
  signal ram_reg_bram_0_n_0 : STD_LOGIC;
  signal ram_reg_bram_0_n_1 : STD_LOGIC;
  signal ram_reg_bram_0_n_134 : STD_LOGIC;
  signal ram_reg_bram_0_n_135 : STD_LOGIC;
  signal ram_reg_bram_0_n_138 : STD_LOGIC;
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_n_21 : STD_LOGIC;
  signal ram_reg_bram_0_n_22 : STD_LOGIC;
  signal ram_reg_bram_0_n_23 : STD_LOGIC;
  signal ram_reg_bram_0_n_24 : STD_LOGIC;
  signal ram_reg_bram_0_n_25 : STD_LOGIC;
  signal ram_reg_bram_0_n_26 : STD_LOGIC;
  signal ram_reg_bram_0_n_27 : STD_LOGIC;
  signal ram_reg_bram_0_n_28 : STD_LOGIC;
  signal ram_reg_bram_0_n_29 : STD_LOGIC;
  signal ram_reg_bram_0_n_30 : STD_LOGIC;
  signal ram_reg_bram_0_n_31 : STD_LOGIC;
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_1_n_0 : STD_LOGIC;
  signal ram_reg_bram_1_n_1 : STD_LOGIC;
  signal ram_reg_bram_1_n_134 : STD_LOGIC;
  signal ram_reg_bram_1_n_135 : STD_LOGIC;
  signal ram_reg_bram_1_n_138 : STD_LOGIC;
  signal ram_reg_bram_1_n_139 : STD_LOGIC;
  signal ram_reg_bram_1_n_20 : STD_LOGIC;
  signal ram_reg_bram_1_n_21 : STD_LOGIC;
  signal ram_reg_bram_1_n_22 : STD_LOGIC;
  signal ram_reg_bram_1_n_23 : STD_LOGIC;
  signal ram_reg_bram_1_n_24 : STD_LOGIC;
  signal ram_reg_bram_1_n_25 : STD_LOGIC;
  signal ram_reg_bram_1_n_26 : STD_LOGIC;
  signal ram_reg_bram_1_n_27 : STD_LOGIC;
  signal ram_reg_bram_1_n_28 : STD_LOGIC;
  signal ram_reg_bram_1_n_29 : STD_LOGIC;
  signal ram_reg_bram_1_n_30 : STD_LOGIC;
  signal ram_reg_bram_1_n_31 : STD_LOGIC;
  signal ram_reg_bram_1_n_32 : STD_LOGIC;
  signal ram_reg_bram_1_n_33 : STD_LOGIC;
  signal ram_reg_bram_1_n_34 : STD_LOGIC;
  signal ram_reg_bram_1_n_35 : STD_LOGIC;
  signal ram_reg_bram_1_n_52 : STD_LOGIC;
  signal ram_reg_bram_1_n_53 : STD_LOGIC;
  signal ram_reg_bram_1_n_54 : STD_LOGIC;
  signal ram_reg_bram_1_n_55 : STD_LOGIC;
  signal ram_reg_bram_1_n_56 : STD_LOGIC;
  signal ram_reg_bram_1_n_57 : STD_LOGIC;
  signal ram_reg_bram_1_n_58 : STD_LOGIC;
  signal ram_reg_bram_1_n_59 : STD_LOGIC;
  signal ram_reg_bram_1_n_60 : STD_LOGIC;
  signal ram_reg_bram_1_n_61 : STD_LOGIC;
  signal ram_reg_bram_1_n_62 : STD_LOGIC;
  signal ram_reg_bram_1_n_63 : STD_LOGIC;
  signal ram_reg_bram_1_n_64 : STD_LOGIC;
  signal ram_reg_bram_1_n_65 : STD_LOGIC;
  signal ram_reg_bram_1_n_66 : STD_LOGIC;
  signal ram_reg_bram_1_n_67 : STD_LOGIC;
  signal ram_reg_bram_2_n_0 : STD_LOGIC;
  signal ram_reg_bram_2_n_1 : STD_LOGIC;
  signal ram_reg_bram_2_n_134 : STD_LOGIC;
  signal ram_reg_bram_2_n_135 : STD_LOGIC;
  signal ram_reg_bram_2_n_138 : STD_LOGIC;
  signal ram_reg_bram_2_n_139 : STD_LOGIC;
  signal ram_reg_bram_2_n_20 : STD_LOGIC;
  signal ram_reg_bram_2_n_21 : STD_LOGIC;
  signal ram_reg_bram_2_n_22 : STD_LOGIC;
  signal ram_reg_bram_2_n_23 : STD_LOGIC;
  signal ram_reg_bram_2_n_24 : STD_LOGIC;
  signal ram_reg_bram_2_n_25 : STD_LOGIC;
  signal ram_reg_bram_2_n_26 : STD_LOGIC;
  signal ram_reg_bram_2_n_27 : STD_LOGIC;
  signal ram_reg_bram_2_n_28 : STD_LOGIC;
  signal ram_reg_bram_2_n_29 : STD_LOGIC;
  signal ram_reg_bram_2_n_30 : STD_LOGIC;
  signal ram_reg_bram_2_n_31 : STD_LOGIC;
  signal ram_reg_bram_2_n_32 : STD_LOGIC;
  signal ram_reg_bram_2_n_33 : STD_LOGIC;
  signal ram_reg_bram_2_n_34 : STD_LOGIC;
  signal ram_reg_bram_2_n_35 : STD_LOGIC;
  signal ram_reg_bram_2_n_52 : STD_LOGIC;
  signal ram_reg_bram_2_n_53 : STD_LOGIC;
  signal ram_reg_bram_2_n_54 : STD_LOGIC;
  signal ram_reg_bram_2_n_55 : STD_LOGIC;
  signal ram_reg_bram_2_n_56 : STD_LOGIC;
  signal ram_reg_bram_2_n_57 : STD_LOGIC;
  signal ram_reg_bram_2_n_58 : STD_LOGIC;
  signal ram_reg_bram_2_n_59 : STD_LOGIC;
  signal ram_reg_bram_2_n_60 : STD_LOGIC;
  signal ram_reg_bram_2_n_61 : STD_LOGIC;
  signal ram_reg_bram_2_n_62 : STD_LOGIC;
  signal ram_reg_bram_2_n_63 : STD_LOGIC;
  signal ram_reg_bram_2_n_64 : STD_LOGIC;
  signal ram_reg_bram_2_n_65 : STD_LOGIC;
  signal ram_reg_bram_2_n_66 : STD_LOGIC;
  signal ram_reg_bram_2_n_67 : STD_LOGIC;
  signal ram_reg_bram_3_n_142 : STD_LOGIC;
  signal ram_reg_bram_3_n_143 : STD_LOGIC;
  signal ram_reg_bram_3_n_84 : STD_LOGIC;
  signal ram_reg_bram_3_n_85 : STD_LOGIC;
  signal ram_reg_bram_3_n_86 : STD_LOGIC;
  signal ram_reg_bram_3_n_87 : STD_LOGIC;
  signal ram_reg_bram_3_n_88 : STD_LOGIC;
  signal ram_reg_bram_3_n_89 : STD_LOGIC;
  signal ram_reg_bram_3_n_90 : STD_LOGIC;
  signal ram_reg_bram_3_n_91 : STD_LOGIC;
  signal ram_reg_bram_3_n_92 : STD_LOGIC;
  signal ram_reg_bram_3_n_93 : STD_LOGIC;
  signal ram_reg_bram_3_n_94 : STD_LOGIC;
  signal ram_reg_bram_3_n_95 : STD_LOGIC;
  signal ram_reg_bram_3_n_96 : STD_LOGIC;
  signal ram_reg_bram_3_n_97 : STD_LOGIC;
  signal ram_reg_bram_3_n_98 : STD_LOGIC;
  signal ram_reg_bram_3_n_99 : STD_LOGIC;
  signal ram_reg_bram_4_n_0 : STD_LOGIC;
  signal ram_reg_bram_4_n_1 : STD_LOGIC;
  signal ram_reg_bram_4_n_135 : STD_LOGIC;
  signal ram_reg_bram_4_n_139 : STD_LOGIC;
  signal ram_reg_bram_4_n_28 : STD_LOGIC;
  signal ram_reg_bram_4_n_29 : STD_LOGIC;
  signal ram_reg_bram_4_n_30 : STD_LOGIC;
  signal ram_reg_bram_4_n_31 : STD_LOGIC;
  signal ram_reg_bram_4_n_32 : STD_LOGIC;
  signal ram_reg_bram_4_n_33 : STD_LOGIC;
  signal ram_reg_bram_4_n_34 : STD_LOGIC;
  signal ram_reg_bram_4_n_35 : STD_LOGIC;
  signal ram_reg_bram_4_n_60 : STD_LOGIC;
  signal ram_reg_bram_4_n_61 : STD_LOGIC;
  signal ram_reg_bram_4_n_62 : STD_LOGIC;
  signal ram_reg_bram_4_n_63 : STD_LOGIC;
  signal ram_reg_bram_4_n_64 : STD_LOGIC;
  signal ram_reg_bram_4_n_65 : STD_LOGIC;
  signal ram_reg_bram_4_n_66 : STD_LOGIC;
  signal ram_reg_bram_4_n_67 : STD_LOGIC;
  signal ram_reg_bram_5_n_143 : STD_LOGIC;
  signal ram_reg_bram_5_n_92 : STD_LOGIC;
  signal ram_reg_bram_5_n_93 : STD_LOGIC;
  signal ram_reg_bram_5_n_94 : STD_LOGIC;
  signal ram_reg_bram_5_n_95 : STD_LOGIC;
  signal ram_reg_bram_5_n_96 : STD_LOGIC;
  signal ram_reg_bram_5_n_97 : STD_LOGIC;
  signal ram_reg_bram_5_n_98 : STD_LOGIC;
  signal ram_reg_bram_5_n_99 : STD_LOGIC;
  signal ram_reg_bram_6_n_96 : STD_LOGIC;
  signal ram_reg_bram_6_n_97 : STD_LOGIC;
  signal ram_reg_bram_6_n_98 : STD_LOGIC;
  signal ram_reg_bram_6_n_99 : STD_LOGIC;
  signal ram_reg_bram_7_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 4095;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 4096;
  attribute ram_addr_end of ram_reg_bram_2 : label is 6143;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 0;
  attribute ram_slice_end of ram_reg_bram_2 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_3 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_3 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_3 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_3 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_3 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_3 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_3";
  attribute RTL_RAM_TYPE of ram_reg_bram_3 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_3 : label is 6144;
  attribute ram_addr_end of ram_reg_bram_3 : label is 8191;
  attribute ram_offset of ram_reg_bram_3 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_3 : label is 0;
  attribute ram_slice_end of ram_reg_bram_3 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_4 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_4 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_4 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_4 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_4 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_4 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_4";
  attribute RTL_RAM_TYPE of ram_reg_bram_4 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_4 : label is 0;
  attribute ram_addr_end of ram_reg_bram_4 : label is 4095;
  attribute ram_offset of ram_reg_bram_4 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_4 : label is 18;
  attribute ram_slice_end of ram_reg_bram_4 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_5 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_5 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_5 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_5 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_5 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_5 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_5";
  attribute RTL_RAM_TYPE of ram_reg_bram_5 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_5 : label is 4096;
  attribute ram_addr_end of ram_reg_bram_5 : label is 8191;
  attribute ram_offset of ram_reg_bram_5 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_5 : label is 18;
  attribute ram_slice_end of ram_reg_bram_5 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_6 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_6 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_6 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_6 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_6 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_6 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_6";
  attribute RTL_RAM_TYPE of ram_reg_bram_6 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_6 : label is 0;
  attribute ram_addr_end of ram_reg_bram_6 : label is 8191;
  attribute ram_offset of ram_reg_bram_6 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_6 : label is 27;
  attribute ram_slice_end of ram_reg_bram_6 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_7 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_7 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_7 : label is 262144;
  attribute RTL_RAM_NAME of ram_reg_bram_7 : label is "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_7";
  attribute RTL_RAM_TYPE of ram_reg_bram_7 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_7 : label is 0;
  attribute ram_addr_end of ram_reg_bram_7 : label is 8191;
  attribute ram_offset of ram_reg_bram_7 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_7 : label is 31;
  attribute ram_slice_end of ram_reg_bram_7 : label is 31;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_6_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 16),
      CASDOUTA(15) => ram_reg_bram_0_n_20,
      CASDOUTA(14) => ram_reg_bram_0_n_21,
      CASDOUTA(13) => ram_reg_bram_0_n_22,
      CASDOUTA(12) => ram_reg_bram_0_n_23,
      CASDOUTA(11) => ram_reg_bram_0_n_24,
      CASDOUTA(10) => ram_reg_bram_0_n_25,
      CASDOUTA(9) => ram_reg_bram_0_n_26,
      CASDOUTA(8) => ram_reg_bram_0_n_27,
      CASDOUTA(7) => ram_reg_bram_0_n_28,
      CASDOUTA(6) => ram_reg_bram_0_n_29,
      CASDOUTA(5) => ram_reg_bram_0_n_30,
      CASDOUTA(4) => ram_reg_bram_0_n_31,
      CASDOUTA(3) => ram_reg_bram_0_n_32,
      CASDOUTA(2) => ram_reg_bram_0_n_33,
      CASDOUTA(1) => ram_reg_bram_0_n_34,
      CASDOUTA(0) => ram_reg_bram_0_n_35,
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_52,
      CASDOUTB(14) => ram_reg_bram_0_n_53,
      CASDOUTB(13) => ram_reg_bram_0_n_54,
      CASDOUTB(12) => ram_reg_bram_0_n_55,
      CASDOUTB(11) => ram_reg_bram_0_n_56,
      CASDOUTB(10) => ram_reg_bram_0_n_57,
      CASDOUTB(9) => ram_reg_bram_0_n_58,
      CASDOUTB(8) => ram_reg_bram_0_n_59,
      CASDOUTB(7) => ram_reg_bram_0_n_60,
      CASDOUTB(6) => ram_reg_bram_0_n_61,
      CASDOUTB(5) => ram_reg_bram_0_n_62,
      CASDOUTB(4) => ram_reg_bram_0_n_63,
      CASDOUTB(3) => ram_reg_bram_0_n_64,
      CASDOUTB(2) => ram_reg_bram_0_n_65,
      CASDOUTB(1) => ram_reg_bram_0_n_66,
      CASDOUTB(0) => ram_reg_bram_0_n_67,
      CASDOUTPA(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 2),
      CASDOUTPA(1) => ram_reg_bram_0_n_134,
      CASDOUTPA(0) => ram_reg_bram_0_n_135,
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_138,
      CASDOUTPB(0) => ram_reg_bram_0_n_139,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_0,
      CASOUTSBITERR => ram_reg_bram_0_n_1,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_7_0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_7_0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => WEA(0),
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_6_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 16) => B"0000000000000000",
      CASDINA(15) => ram_reg_bram_0_n_20,
      CASDINA(14) => ram_reg_bram_0_n_21,
      CASDINA(13) => ram_reg_bram_0_n_22,
      CASDINA(12) => ram_reg_bram_0_n_23,
      CASDINA(11) => ram_reg_bram_0_n_24,
      CASDINA(10) => ram_reg_bram_0_n_25,
      CASDINA(9) => ram_reg_bram_0_n_26,
      CASDINA(8) => ram_reg_bram_0_n_27,
      CASDINA(7) => ram_reg_bram_0_n_28,
      CASDINA(6) => ram_reg_bram_0_n_29,
      CASDINA(5) => ram_reg_bram_0_n_30,
      CASDINA(4) => ram_reg_bram_0_n_31,
      CASDINA(3) => ram_reg_bram_0_n_32,
      CASDINA(2) => ram_reg_bram_0_n_33,
      CASDINA(1) => ram_reg_bram_0_n_34,
      CASDINA(0) => ram_reg_bram_0_n_35,
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_52,
      CASDINB(14) => ram_reg_bram_0_n_53,
      CASDINB(13) => ram_reg_bram_0_n_54,
      CASDINB(12) => ram_reg_bram_0_n_55,
      CASDINB(11) => ram_reg_bram_0_n_56,
      CASDINB(10) => ram_reg_bram_0_n_57,
      CASDINB(9) => ram_reg_bram_0_n_58,
      CASDINB(8) => ram_reg_bram_0_n_59,
      CASDINB(7) => ram_reg_bram_0_n_60,
      CASDINB(6) => ram_reg_bram_0_n_61,
      CASDINB(5) => ram_reg_bram_0_n_62,
      CASDINB(4) => ram_reg_bram_0_n_63,
      CASDINB(3) => ram_reg_bram_0_n_64,
      CASDINB(2) => ram_reg_bram_0_n_65,
      CASDINB(1) => ram_reg_bram_0_n_66,
      CASDINB(0) => ram_reg_bram_0_n_67,
      CASDINPA(3 downto 2) => B"00",
      CASDINPA(1) => ram_reg_bram_0_n_134,
      CASDINPA(0) => ram_reg_bram_0_n_135,
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_138,
      CASDINPB(0) => ram_reg_bram_0_n_139,
      CASDOMUXA => ram_reg_bram_1_0,
      CASDOMUXB => ram_reg_bram_1_1,
      CASDOMUXEN_A => data_port_a_wr,
      CASDOMUXEN_B => data_port_b_rd,
      CASDOUTA(31 downto 16) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 16),
      CASDOUTA(15) => ram_reg_bram_1_n_20,
      CASDOUTA(14) => ram_reg_bram_1_n_21,
      CASDOUTA(13) => ram_reg_bram_1_n_22,
      CASDOUTA(12) => ram_reg_bram_1_n_23,
      CASDOUTA(11) => ram_reg_bram_1_n_24,
      CASDOUTA(10) => ram_reg_bram_1_n_25,
      CASDOUTA(9) => ram_reg_bram_1_n_26,
      CASDOUTA(8) => ram_reg_bram_1_n_27,
      CASDOUTA(7) => ram_reg_bram_1_n_28,
      CASDOUTA(6) => ram_reg_bram_1_n_29,
      CASDOUTA(5) => ram_reg_bram_1_n_30,
      CASDOUTA(4) => ram_reg_bram_1_n_31,
      CASDOUTA(3) => ram_reg_bram_1_n_32,
      CASDOUTA(2) => ram_reg_bram_1_n_33,
      CASDOUTA(1) => ram_reg_bram_1_n_34,
      CASDOUTA(0) => ram_reg_bram_1_n_35,
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_1_n_52,
      CASDOUTB(14) => ram_reg_bram_1_n_53,
      CASDOUTB(13) => ram_reg_bram_1_n_54,
      CASDOUTB(12) => ram_reg_bram_1_n_55,
      CASDOUTB(11) => ram_reg_bram_1_n_56,
      CASDOUTB(10) => ram_reg_bram_1_n_57,
      CASDOUTB(9) => ram_reg_bram_1_n_58,
      CASDOUTB(8) => ram_reg_bram_1_n_59,
      CASDOUTB(7) => ram_reg_bram_1_n_60,
      CASDOUTB(6) => ram_reg_bram_1_n_61,
      CASDOUTB(5) => ram_reg_bram_1_n_62,
      CASDOUTB(4) => ram_reg_bram_1_n_63,
      CASDOUTB(3) => ram_reg_bram_1_n_64,
      CASDOUTB(2) => ram_reg_bram_1_n_65,
      CASDOUTB(1) => ram_reg_bram_1_n_66,
      CASDOUTB(0) => ram_reg_bram_1_n_67,
      CASDOUTPA(3 downto 2) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 2),
      CASDOUTPA(1) => ram_reg_bram_1_n_134,
      CASDOUTPA(0) => ram_reg_bram_1_n_135,
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_1_n_138,
      CASDOUTPB(0) => ram_reg_bram_1_n_139,
      CASINDBITERR => ram_reg_bram_0_n_0,
      CASINSBITERR => ram_reg_bram_0_n_1,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_1_n_0,
      CASOUTSBITERR => ram_reg_bram_1_n_1,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_7_0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_7_0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_2(0),
      ENBWREN => ram_reg_bram_1_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_2(0),
      WEA(2) => ram_reg_bram_1_2(0),
      WEA(1) => ram_reg_bram_1_2(0),
      WEA(0) => ram_reg_bram_1_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "MIDDLE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_6_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 16) => B"0000000000000000",
      CASDINA(15) => ram_reg_bram_1_n_20,
      CASDINA(14) => ram_reg_bram_1_n_21,
      CASDINA(13) => ram_reg_bram_1_n_22,
      CASDINA(12) => ram_reg_bram_1_n_23,
      CASDINA(11) => ram_reg_bram_1_n_24,
      CASDINA(10) => ram_reg_bram_1_n_25,
      CASDINA(9) => ram_reg_bram_1_n_26,
      CASDINA(8) => ram_reg_bram_1_n_27,
      CASDINA(7) => ram_reg_bram_1_n_28,
      CASDINA(6) => ram_reg_bram_1_n_29,
      CASDINA(5) => ram_reg_bram_1_n_30,
      CASDINA(4) => ram_reg_bram_1_n_31,
      CASDINA(3) => ram_reg_bram_1_n_32,
      CASDINA(2) => ram_reg_bram_1_n_33,
      CASDINA(1) => ram_reg_bram_1_n_34,
      CASDINA(0) => ram_reg_bram_1_n_35,
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_1_n_52,
      CASDINB(14) => ram_reg_bram_1_n_53,
      CASDINB(13) => ram_reg_bram_1_n_54,
      CASDINB(12) => ram_reg_bram_1_n_55,
      CASDINB(11) => ram_reg_bram_1_n_56,
      CASDINB(10) => ram_reg_bram_1_n_57,
      CASDINB(9) => ram_reg_bram_1_n_58,
      CASDINB(8) => ram_reg_bram_1_n_59,
      CASDINB(7) => ram_reg_bram_1_n_60,
      CASDINB(6) => ram_reg_bram_1_n_61,
      CASDINB(5) => ram_reg_bram_1_n_62,
      CASDINB(4) => ram_reg_bram_1_n_63,
      CASDINB(3) => ram_reg_bram_1_n_64,
      CASDINB(2) => ram_reg_bram_1_n_65,
      CASDINB(1) => ram_reg_bram_1_n_66,
      CASDINB(0) => ram_reg_bram_1_n_67,
      CASDINPA(3 downto 2) => B"00",
      CASDINPA(1) => ram_reg_bram_1_n_134,
      CASDINPA(0) => ram_reg_bram_1_n_135,
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_1_n_138,
      CASDINPB(0) => ram_reg_bram_1_n_139,
      CASDOMUXA => ram_reg_bram_2_0,
      CASDOMUXB => ram_reg_bram_2_1,
      CASDOMUXEN_A => data_port_a_wr,
      CASDOMUXEN_B => data_port_b_rd,
      CASDOUTA(31 downto 16) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 16),
      CASDOUTA(15) => ram_reg_bram_2_n_20,
      CASDOUTA(14) => ram_reg_bram_2_n_21,
      CASDOUTA(13) => ram_reg_bram_2_n_22,
      CASDOUTA(12) => ram_reg_bram_2_n_23,
      CASDOUTA(11) => ram_reg_bram_2_n_24,
      CASDOUTA(10) => ram_reg_bram_2_n_25,
      CASDOUTA(9) => ram_reg_bram_2_n_26,
      CASDOUTA(8) => ram_reg_bram_2_n_27,
      CASDOUTA(7) => ram_reg_bram_2_n_28,
      CASDOUTA(6) => ram_reg_bram_2_n_29,
      CASDOUTA(5) => ram_reg_bram_2_n_30,
      CASDOUTA(4) => ram_reg_bram_2_n_31,
      CASDOUTA(3) => ram_reg_bram_2_n_32,
      CASDOUTA(2) => ram_reg_bram_2_n_33,
      CASDOUTA(1) => ram_reg_bram_2_n_34,
      CASDOUTA(0) => ram_reg_bram_2_n_35,
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_2_n_52,
      CASDOUTB(14) => ram_reg_bram_2_n_53,
      CASDOUTB(13) => ram_reg_bram_2_n_54,
      CASDOUTB(12) => ram_reg_bram_2_n_55,
      CASDOUTB(11) => ram_reg_bram_2_n_56,
      CASDOUTB(10) => ram_reg_bram_2_n_57,
      CASDOUTB(9) => ram_reg_bram_2_n_58,
      CASDOUTB(8) => ram_reg_bram_2_n_59,
      CASDOUTB(7) => ram_reg_bram_2_n_60,
      CASDOUTB(6) => ram_reg_bram_2_n_61,
      CASDOUTB(5) => ram_reg_bram_2_n_62,
      CASDOUTB(4) => ram_reg_bram_2_n_63,
      CASDOUTB(3) => ram_reg_bram_2_n_64,
      CASDOUTB(2) => ram_reg_bram_2_n_65,
      CASDOUTB(1) => ram_reg_bram_2_n_66,
      CASDOUTB(0) => ram_reg_bram_2_n_67,
      CASDOUTPA(3 downto 2) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 2),
      CASDOUTPA(1) => ram_reg_bram_2_n_134,
      CASDOUTPA(0) => ram_reg_bram_2_n_135,
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_2_n_138,
      CASDOUTPB(0) => ram_reg_bram_2_n_139,
      CASINDBITERR => ram_reg_bram_1_n_0,
      CASINSBITERR => ram_reg_bram_1_n_1,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_2_n_0,
      CASOUTSBITERR => ram_reg_bram_2_n_1,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_7_0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_7_0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_2_2(0),
      ENBWREN => ram_reg_bram_2_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_2(0),
      WEA(2) => ram_reg_bram_2_2(0),
      WEA(1) => ram_reg_bram_2_2(0),
      WEA(0) => ram_reg_bram_2_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_3: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_6_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 16) => B"0000000000000000",
      CASDINA(15) => ram_reg_bram_2_n_20,
      CASDINA(14) => ram_reg_bram_2_n_21,
      CASDINA(13) => ram_reg_bram_2_n_22,
      CASDINA(12) => ram_reg_bram_2_n_23,
      CASDINA(11) => ram_reg_bram_2_n_24,
      CASDINA(10) => ram_reg_bram_2_n_25,
      CASDINA(9) => ram_reg_bram_2_n_26,
      CASDINA(8) => ram_reg_bram_2_n_27,
      CASDINA(7) => ram_reg_bram_2_n_28,
      CASDINA(6) => ram_reg_bram_2_n_29,
      CASDINA(5) => ram_reg_bram_2_n_30,
      CASDINA(4) => ram_reg_bram_2_n_31,
      CASDINA(3) => ram_reg_bram_2_n_32,
      CASDINA(2) => ram_reg_bram_2_n_33,
      CASDINA(1) => ram_reg_bram_2_n_34,
      CASDINA(0) => ram_reg_bram_2_n_35,
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_2_n_52,
      CASDINB(14) => ram_reg_bram_2_n_53,
      CASDINB(13) => ram_reg_bram_2_n_54,
      CASDINB(12) => ram_reg_bram_2_n_55,
      CASDINB(11) => ram_reg_bram_2_n_56,
      CASDINB(10) => ram_reg_bram_2_n_57,
      CASDINB(9) => ram_reg_bram_2_n_58,
      CASDINB(8) => ram_reg_bram_2_n_59,
      CASDINB(7) => ram_reg_bram_2_n_60,
      CASDINB(6) => ram_reg_bram_2_n_61,
      CASDINB(5) => ram_reg_bram_2_n_62,
      CASDINB(4) => ram_reg_bram_2_n_63,
      CASDINB(3) => ram_reg_bram_2_n_64,
      CASDINB(2) => ram_reg_bram_2_n_65,
      CASDINB(1) => ram_reg_bram_2_n_66,
      CASDINB(0) => ram_reg_bram_2_n_67,
      CASDINPA(3 downto 2) => B"00",
      CASDINPA(1) => ram_reg_bram_2_n_134,
      CASDINPA(0) => ram_reg_bram_2_n_135,
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_2_n_138,
      CASDINPB(0) => ram_reg_bram_2_n_139,
      CASDOMUXA => ram_reg_bram_3_0,
      CASDOMUXB => '0',
      CASDOMUXEN_A => data_port_a_wr,
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_2_n_0,
      CASINSBITERR => ram_reg_bram_2_n_1,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => ram_reg_bram_3_1,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => data_port_b_rd,
      CASOUTDBITERR => NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_3_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_7_0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_7_0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 16) => NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED(31 downto 16),
      DOUTADOUT(15) => ram_reg_bram_3_n_84,
      DOUTADOUT(14) => ram_reg_bram_3_n_85,
      DOUTADOUT(13) => ram_reg_bram_3_n_86,
      DOUTADOUT(12) => ram_reg_bram_3_n_87,
      DOUTADOUT(11) => ram_reg_bram_3_n_88,
      DOUTADOUT(10) => ram_reg_bram_3_n_89,
      DOUTADOUT(9) => ram_reg_bram_3_n_90,
      DOUTADOUT(8) => ram_reg_bram_3_n_91,
      DOUTADOUT(7) => ram_reg_bram_3_n_92,
      DOUTADOUT(6) => ram_reg_bram_3_n_93,
      DOUTADOUT(5) => ram_reg_bram_3_n_94,
      DOUTADOUT(4) => ram_reg_bram_3_n_95,
      DOUTADOUT(3) => ram_reg_bram_3_n_96,
      DOUTADOUT(2) => ram_reg_bram_3_n_97,
      DOUTADOUT(1) => ram_reg_bram_3_n_98,
      DOUTADOUT(0) => ram_reg_bram_3_n_99,
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => tmp_b_rdata(15 downto 0),
      DOUTPADOUTP(3 downto 2) => NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED(3 downto 2),
      DOUTPADOUTP(1) => ram_reg_bram_3_n_142,
      DOUTPADOUTP(0) => ram_reg_bram_3_n_143,
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => tmp_b_rdata(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_3_2(0),
      ENBWREN => ram_reg_bram_3_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_3_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_3_2(0),
      WEA(2) => ram_reg_bram_3_2(0),
      WEA(1) => ram_reg_bram_3_2(0),
      WEA(0) => ram_reg_bram_3_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_4: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_6_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 8) => NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED(31 downto 8),
      CASDOUTA(7) => ram_reg_bram_4_n_28,
      CASDOUTA(6) => ram_reg_bram_4_n_29,
      CASDOUTA(5) => ram_reg_bram_4_n_30,
      CASDOUTA(4) => ram_reg_bram_4_n_31,
      CASDOUTA(3) => ram_reg_bram_4_n_32,
      CASDOUTA(2) => ram_reg_bram_4_n_33,
      CASDOUTA(1) => ram_reg_bram_4_n_34,
      CASDOUTA(0) => ram_reg_bram_4_n_35,
      CASDOUTB(31 downto 8) => NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED(31 downto 8),
      CASDOUTB(7) => ram_reg_bram_4_n_60,
      CASDOUTB(6) => ram_reg_bram_4_n_61,
      CASDOUTB(5) => ram_reg_bram_4_n_62,
      CASDOUTB(4) => ram_reg_bram_4_n_63,
      CASDOUTB(3) => ram_reg_bram_4_n_64,
      CASDOUTB(2) => ram_reg_bram_4_n_65,
      CASDOUTB(1) => ram_reg_bram_4_n_66,
      CASDOUTB(0) => ram_reg_bram_4_n_67,
      CASDOUTPA(3 downto 1) => NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED(3 downto 1),
      CASDOUTPA(0) => ram_reg_bram_4_n_135,
      CASDOUTPB(3 downto 1) => NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED(3 downto 1),
      CASDOUTPB(0) => ram_reg_bram_4_n_139,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_4_n_0,
      CASOUTSBITERR => ram_reg_bram_4_n_1,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_4_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => ram_reg_bram_7_0(25 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => ram_reg_bram_7_0(26),
      DINPBDINP(3 downto 0) => B"0001",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_4_0(0),
      ENBWREN => ram_reg_bram_4_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_4_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_4_0(0),
      WEA(2) => ram_reg_bram_4_0(0),
      WEA(1) => ram_reg_bram_4_0(0),
      WEA(0) => ram_reg_bram_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_5: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_6_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 8) => B"000000000000000000000000",
      CASDINA(7) => ram_reg_bram_4_n_28,
      CASDINA(6) => ram_reg_bram_4_n_29,
      CASDINA(5) => ram_reg_bram_4_n_30,
      CASDINA(4) => ram_reg_bram_4_n_31,
      CASDINA(3) => ram_reg_bram_4_n_32,
      CASDINA(2) => ram_reg_bram_4_n_33,
      CASDINA(1) => ram_reg_bram_4_n_34,
      CASDINA(0) => ram_reg_bram_4_n_35,
      CASDINB(31 downto 8) => B"000000000000000000000000",
      CASDINB(7) => ram_reg_bram_4_n_60,
      CASDINB(6) => ram_reg_bram_4_n_61,
      CASDINB(5) => ram_reg_bram_4_n_62,
      CASDINB(4) => ram_reg_bram_4_n_63,
      CASDINB(3) => ram_reg_bram_4_n_64,
      CASDINB(2) => ram_reg_bram_4_n_65,
      CASDINB(1) => ram_reg_bram_4_n_66,
      CASDINB(0) => ram_reg_bram_4_n_67,
      CASDINPA(3 downto 1) => B"000",
      CASDINPA(0) => ram_reg_bram_4_n_135,
      CASDINPB(3 downto 1) => B"000",
      CASDINPB(0) => ram_reg_bram_4_n_139,
      CASDOMUXA => ram_reg_bram_5_0,
      CASDOMUXB => '0',
      CASDOMUXEN_A => data_port_a_wr,
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_4_n_0,
      CASINSBITERR => ram_reg_bram_4_n_1,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => ram_reg_bram_5_1,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => data_port_b_rd,
      CASOUTDBITERR => NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_5_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => ram_reg_bram_7_0(25 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => ram_reg_bram_7_0(26),
      DINPBDINP(3 downto 0) => B"0001",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7) => ram_reg_bram_5_n_92,
      DOUTADOUT(6) => ram_reg_bram_5_n_93,
      DOUTADOUT(5) => ram_reg_bram_5_n_94,
      DOUTADOUT(4) => ram_reg_bram_5_n_95,
      DOUTADOUT(3) => ram_reg_bram_5_n_96,
      DOUTADOUT(2) => ram_reg_bram_5_n_97,
      DOUTADOUT(1) => ram_reg_bram_5_n_98,
      DOUTADOUT(0) => ram_reg_bram_5_n_99,
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => tmp_b_rdata(25 downto 18),
      DOUTPADOUTP(3 downto 1) => NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED(3 downto 1),
      DOUTPADOUTP(0) => ram_reg_bram_5_n_143,
      DOUTPBDOUTP(3 downto 1) => NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED(3 downto 1),
      DOUTPBDOUTP(0) => tmp_b_rdata(26),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_5_2(0),
      ENBWREN => ram_reg_bram_5_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_5_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_5_2(0),
      WEA(2) => ram_reg_bram_5_2(0),
      WEA(1) => ram_reg_bram_5_2(0),
      WEA(0) => ram_reg_bram_5_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_6: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(14 downto 2) => Q(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 2) => ram_reg_bram_6_0(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DBITERR => NLW_ram_reg_bram_6_DBITERR_UNCONNECTED,
      DINADIN(31 downto 4) => B"0000000000000000000000000000",
      DINADIN(3 downto 0) => ram_reg_bram_7_0(30 downto 27),
      DINBDIN(31 downto 0) => B"00000000000000000000000000001111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 4) => NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED(31 downto 4),
      DOUTADOUT(3) => ram_reg_bram_6_n_96,
      DOUTADOUT(2) => ram_reg_bram_6_n_97,
      DOUTADOUT(1) => ram_reg_bram_6_n_98,
      DOUTADOUT(0) => ram_reg_bram_6_n_99,
      DOUTBDOUT(31 downto 4) => NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED(31 downto 4),
      DOUTBDOUT(3 downto 0) => tmp_b_rdata(30 downto 27),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => data_port_a_wr,
      ENBWREN => data_port_b_rd,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_6_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => data_port_a_wr,
      WEA(2) => data_port_a_wr,
      WEA(1) => data_port_a_wr,
      WEA(0) => data_port_a_wr,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_7: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => ram_reg_bram_6_0(12 downto 0),
      ADDRBWRADDR(0) => '0',
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 1) => B"000000000000000",
      DINADIN(0) => ram_reg_bram_7_0(31),
      DINBDIN(15 downto 0) => B"0000000000000001",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 1) => NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED(15 downto 1),
      DOUTADOUT(0) => ram_reg_bram_7_n_47,
      DOUTBDOUT(15 downto 1) => NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED(15 downto 1),
      DOUTBDOUT(0) => tmp_b_rdata(31),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => data_port_a_wr,
      ENBWREN => data_port_b_rd,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => data_port_a_wr,
      WEA(0) => data_port_a_wr,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat is
  port (
    \ram_arp_icmp[stat][drop_dly]\ : out STD_LOGIC;
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    \ram_arp_icmp[stat][hasdata]\ : out STD_LOGIC;
    \s_stat_reg[hasdata]_1\ : out STD_LOGIC;
    \s_stat_reg[hasdata]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    taken_prev_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_arp_icmp[prod][set_drop_dly]\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \s_reg[wr_idx][2]\ : in STD_LOGIC;
    \s_reg[wr_idx][2]_0\ : in STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : in STD_LOGIC;
    \ram_tcp_prep2[1][stat][hasdata]\ : in STD_LOGIC;
    \s_reg[wr_idx][2]_1\ : in STD_LOGIC;
    \s_reg[wr_idx][2]_2\ : in STD_LOGIC;
    \s_reg[wr_idx][2]_3\ : in STD_LOGIC;
    \info_counts_reg[drop_ntp]\ : in STD_LOGIC;
    \info_counts_reg[drop_ntp]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_arp_icmp[cons][clear_hasdata]\ : in STD_LOGIC;
    \s_stat_reg[words][10]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat is
  signal \^ram_arp_icmp[stat][drop_dly]\ : STD_LOGIC;
  signal \^ram_arp_icmp[stat][hasdata]\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1_n_0\ : STD_LOGIC;
  signal \^s_stat_reg[hasdata]_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][0]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][1]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s[fill_ram_arp_icmp]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s[wr_idx][2]_i_2\ : label is "soft_lutpair15";
begin
  \ram_arp_icmp[stat][drop_dly]\ <= \^ram_arp_icmp[stat][drop_dly]\;
  \ram_arp_icmp[stat][hasdata]\ <= \^ram_arp_icmp[stat][hasdata]\;
  \s_stat_reg[hasdata]_2\ <= \^s_stat_reg[hasdata]_2\;
\FSM_onehot_s[state][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00022022"
    )
        port map (
      I0 => \^s_stat_reg[hasdata]_2\,
      I1 => \s_reg[wr_idx][2]\,
      I2 => \s_reg[wr_idx][2]_0\,
      I3 => \ram_tcp_prep2[0][stat][hasdata]\,
      I4 => \ram_tcp_prep2[1][stat][hasdata]\,
      O => \s_stat_reg[hasdata]_1\
    );
\FSM_onehot_s[state][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ram_arp_icmp[stat][hasdata]\,
      I1 => \s_reg[wr_idx][2]_1\,
      I2 => \s_reg[wr_idx][2]_2\,
      I3 => \s_reg[wr_idx][2]_3\,
      O => \^s_stat_reg[hasdata]_2\
    );
\info_counts[drop_ntp]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \info_counts_reg[drop_ntp]\,
      I1 => \info_counts_reg[drop_ntp]_0\(0),
      I2 => \^ram_arp_icmp[stat][hasdata]\,
      I3 => \^ram_arp_icmp[stat][drop_dly]\,
      O => taken_prev_reg
    );
\s[fill_ram_arp_icmp]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ram_arp_icmp[stat][hasdata]\,
      O => \s_stat_reg[hasdata]_0\
    );
\s[wr_idx][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88A88"
    )
        port map (
      I0 => \^s_stat_reg[hasdata]_2\,
      I1 => \s_reg[wr_idx][2]\,
      I2 => \s_reg[wr_idx][2]_0\,
      I3 => \ram_tcp_prep2[0][stat][hasdata]\,
      I4 => \ram_tcp_prep2[1][stat][hasdata]\,
      O => D(0)
    );
\s_stat[hasdata]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ram_arp_icmp[cons][clear_hasdata]\,
      I1 => \^ram_arp_icmp[stat][hasdata]\,
      I2 => E(0),
      O => \s_stat[hasdata]_i_1_n_0\
    );
\s_stat_reg[drop_dly]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_arp_icmp[prod][set_drop_dly]\,
      Q => \^ram_arp_icmp[stat][drop_dly]\,
      R => '0'
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[hasdata]_i_1_n_0\,
      Q => \^ram_arp_icmp[stat][hasdata]\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_0 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    \s_stat_reg[hasdata]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[hasdata]_2\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \ram_arp_icmp[stat][hasdata]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[words][10]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_0 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_0;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_0 is
  signal \^s_stat_reg[hasdata]_0\ : STD_LOGIC;
begin
  \s_stat_reg[hasdata]_0\ <= \^s_stat_reg[hasdata]_0\;
\s[wr_onehot][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_stat_reg[hasdata]_0\,
      I1 => \ram_arp_icmp[stat][hasdata]\,
      O => \s_stat_reg[hasdata]_1\
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[hasdata]_2\,
      Q => \^s_stat_reg[hasdata]_0\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_1 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : out STD_LOGIC;
    \s_stat_reg[words][10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_reg[wr_idx][0]\ : in STD_LOGIC;
    \ram_tcp_prep2[0][cons][clear_hasdata]\ : in STD_LOGIC;
    cur_tcp_prep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_prod_tcp_prep0[set_words]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_1 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_1;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_1 is
  signal \^ram_tcp_prep2[0][stat][hasdata]\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s[wr_idx][0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_stat[hasdata]_i_1\ : label is "soft_lutpair17";
begin
  \ram_tcp_prep2[0][stat][hasdata]\ <= \^ram_tcp_prep2[0][stat][hasdata]\;
\s[wr_idx][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_tcp_prep2[0][stat][hasdata]\,
      I1 => \s_reg[wr_idx][0]\,
      O => \s_stat_reg[hasdata]_0\
    );
\s_stat[hasdata]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ram_tcp_prep2[0][cons][clear_hasdata]\,
      I1 => \^ram_tcp_prep2[0][stat][hasdata]\,
      I2 => cur_tcp_prep,
      I3 => Q(0),
      O => \s_stat[hasdata]_i_1_n_0\
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[hasdata]_i_1_n_0\,
      Q => \^ram_tcp_prep2[0][stat][hasdata]\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(9),
      Q => \s_stat_reg[words][10]_0\(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(0),
      Q => \s_stat_reg[words][10]_0\(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(1),
      Q => \s_stat_reg[words][10]_0\(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(2),
      Q => \s_stat_reg[words][10]_0\(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(3),
      Q => \s_stat_reg[words][10]_0\(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(4),
      Q => \s_stat_reg[words][10]_0\(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(5),
      Q => \s_stat_reg[words][10]_0\(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(6),
      Q => \s_stat_reg[words][10]_0\(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(7),
      Q => \s_stat_reg[words][10]_0\(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \ram_prod_tcp_prep0[set_words]\(8),
      Q => \s_stat_reg[words][10]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_2 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    \ram_tcp_prep2[1][stat][hasdata]\ : out STD_LOGIC;
    \s_stat_reg[words][10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cur_tcp_prep : in STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : in STD_LOGIC;
    \ram_tcp_prep2[1][cons][clear_hasdata]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[words][10]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_2 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_2;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_2 is
  signal \^ram_tcp_prep2[1][stat][hasdata]\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s[payload_len][10]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_stat[hasdata]_i_1\ : label is "soft_lutpair18";
begin
  \ram_tcp_prep2[1][stat][hasdata]\ <= \^ram_tcp_prep2[1][stat][hasdata]\;
\s[payload_len][10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^ram_tcp_prep2[1][stat][hasdata]\,
      I1 => cur_tcp_prep,
      I2 => \ram_tcp_prep2[0][stat][hasdata]\,
      O => \s_stat_reg[hasdata]_0\
    );
\s_stat[hasdata]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ram_tcp_prep2[1][cons][clear_hasdata]\,
      I1 => \^ram_tcp_prep2[1][stat][hasdata]\,
      I2 => Q(0),
      I3 => cur_tcp_prep,
      O => \s_stat[hasdata]_i_1_n_0\
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[hasdata]_i_1_n_0\,
      Q => \^ram_tcp_prep2[1][stat][hasdata]\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(9),
      Q => \s_stat_reg[words][10]_0\(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(0),
      Q => \s_stat_reg[words][10]_0\(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(1),
      Q => \s_stat_reg[words][10]_0\(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(2),
      Q => \s_stat_reg[words][10]_0\(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(3),
      Q => \s_stat_reg[words][10]_0\(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(4),
      Q => \s_stat_reg[words][10]_0\(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(5),
      Q => \s_stat_reg[words][10]_0\(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(6),
      Q => \s_stat_reg[words][10]_0\(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(7),
      Q => \s_stat_reg[words][10]_0\(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_1\(8),
      Q => \s_stat_reg[words][10]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_3 is
  port (
    \ram_udp_regacc[stat][hasdata]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_3 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_3;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_3 is
  signal \^ram_udp_regacc[stat][hasdata]\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1_n_0\ : STD_LOGIC;
begin
  \ram_udp_regacc[stat][hasdata]\ <= \^ram_udp_regacc[stat][hasdata]\;
\s_stat[hasdata]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => SS(0),
      I1 => \^ram_udp_regacc[stat][hasdata]\,
      I2 => E(0),
      O => \s_stat[hasdata]_i_1_n_0\
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[hasdata]_i_1_n_0\,
      Q => \^ram_udp_regacc[stat][hasdata]\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_4 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    \s_stat_reg[hasdata]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[hasdata]_2\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \ram_cons_array_reg[5][clear_hasdata]\ : in STD_LOGIC;
    \ram_cons_array_reg[5][clear_hasdata]_0\ : in STD_LOGIC;
    \ram_arp_icmp[stat][hasdata]\ : in STD_LOGIC;
    \ram_cons_array_reg[5][clear_hasdata]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_4 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_4;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_4 is
  signal \^s_stat_reg[hasdata]_0\ : STD_LOGIC;
begin
  \s_stat_reg[hasdata]_0\ <= \^s_stat_reg[hasdata]_0\;
\s[wr_onehot][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s_stat_reg[hasdata]_0\,
      I1 => \ram_cons_array_reg[5][clear_hasdata]\,
      I2 => \ram_cons_array_reg[5][clear_hasdata]_0\,
      I3 => \ram_arp_icmp[stat][hasdata]\,
      I4 => \ram_cons_array_reg[5][clear_hasdata]_1\,
      O => \s_stat_reg[hasdata]_1\
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[hasdata]_2\,
      Q => \^s_stat_reg[hasdata]_0\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_5 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[hasdata]_1\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_5 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_5;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_5 is
begin
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[hasdata]_1\,
      Q => \s_stat_reg[hasdata]_0\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_ram_block_stat_6 is
  port (
    \s_stat_reg[hasdata]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[hasdata]_1\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \s_reg[wr_idx][0]\ : in STD_LOGIC;
    \s_reg[wr_idx][0]_0\ : in STD_LOGIC;
    \s_reg[wr_idx][0]_1\ : in STD_LOGIC;
    \ram_arp_icmp[stat][hasdata]\ : in STD_LOGIC;
    \s_reg[wr_idx][0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[words][10]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_ram_block_stat_6 : entity is "fnet_ram_block_stat";
end top_block_fakernet_top_0_0_fnet_ram_block_stat_6;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_ram_block_stat_6 is
  signal \^s_stat_reg[hasdata]_0\ : STD_LOGIC;
begin
  \s_stat_reg[hasdata]_0\ <= \^s_stat_reg[hasdata]_0\;
\s[wr_idx][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000000F4"
    )
        port map (
      I0 => \^s_stat_reg[hasdata]_0\,
      I1 => \s_reg[wr_idx][0]\,
      I2 => \s_reg[wr_idx][0]_0\,
      I3 => \s_reg[wr_idx][0]_1\,
      I4 => \ram_arp_icmp[stat][hasdata]\,
      I5 => \s_reg[wr_idx][0]_2\,
      O => D(0)
    );
\s_stat_reg[hasdata]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[hasdata]_1\,
      Q => \^s_stat_reg[hasdata]_0\,
      R => '0'
    );
\s_stat_reg[words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(9),
      Q => Q(9),
      R => '0'
    );
\s_stat_reg[words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\s_stat_reg[words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\s_stat_reg[words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\s_stat_reg[words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\s_stat_reg[words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\s_stat_reg[words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\s_stat_reg[words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\s_stat_reg[words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\s_stat_reg[words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat_reg[words][10]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_regacc_aux_stat is
  port (
    \s_stat_reg[reg_idp]_0\ : out STD_LOGIC;
    \s_stat_reg[reg_ch][0]_0\ : out STD_LOGIC;
    \s_stat_reg[end_words][6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[reg_idp]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[reg_idp]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[reg_idp]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[end_words][2]_0\ : out STD_LOGIC;
    \s_stat_reg[checksum][16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \regacc_aux_info[prod][set_reg_ch]\ : in STD_LOGIC;
    \regacc_aux_info[prod][v][reg_idp]\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \regacc_aux_info[prod][v][reg_ch]\ : in STD_LOGIC;
    \FSM_sequential_s[state][0]_i_4__0\ : in STD_LOGIC;
    \a[off_store]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    actual_wr : in STD_LOGIC;
    \FSM_sequential_s[state][1]_i_12__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_stat_reg[end_words][10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[checksum][16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[checksum][16]_2\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_regacc_aux_stat : entity is "fnet_regacc_aux_stat";
end top_block_fakernet_top_0_0_fnet_regacc_aux_stat;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_regacc_aux_stat is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \regacc_aux_info[stat][end_words]\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^s_stat_reg[reg_ch][0]_0\ : STD_LOGIC;
  signal \^s_stat_reg[reg_idp]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_stat[words][10]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_stat[words][10]_i_1__3\ : label is "soft_lutpair19";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \s_stat_reg[reg_ch][0]_0\ <= \^s_stat_reg[reg_ch][0]_0\;
  \s_stat_reg[reg_idp]_0\ <= \^s_stat_reg[reg_idp]_0\;
\FSM_sequential_s[state][0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFFEF0F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \FSM_sequential_s[state][0]_i_4__0\,
      I3 => \^q\(4),
      I4 => \a[off_store]\,
      I5 => \^q\(3),
      O => \s_stat_reg[end_words][6]_0\
    );
\FSM_sequential_s[state][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FDFBFEFF7FDFB"
    )
        port map (
      I0 => \regacc_aux_info[stat][end_words]\(2),
      I1 => \regacc_aux_info[stat][end_words]\(1),
      I2 => \FSM_sequential_s[state][1]_i_12__0\(2),
      I3 => \FSM_sequential_s[state][1]_i_12__0\(0),
      I4 => \FSM_sequential_s[state][1]_i_12__0\(1),
      I5 => \regacc_aux_info[stat][end_words]\(3),
      O => \s_stat_reg[end_words][2]_0\
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_stat_reg[reg_idp]_0\,
      I1 => \^s_stat_reg[reg_ch][0]_0\,
      I2 => actual_wr,
      O => WEA(0)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_stat_reg[reg_idp]_0\,
      I1 => \^s_stat_reg[reg_ch][0]_0\,
      I2 => actual_wr,
      O => \s_stat_reg[reg_idp]_2\(0)
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_stat_reg[reg_idp]_0\,
      I1 => actual_wr,
      O => \s_stat_reg[reg_idp]_3\(0)
    );
\s_stat[words][10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_stat_reg[reg_idp]_0\,
      I1 => \^s_stat_reg[reg_ch][0]_0\,
      I2 => SS(0),
      O => E(0)
    );
\s_stat[words][10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_stat_reg[reg_idp]_0\,
      I1 => \^s_stat_reg[reg_ch][0]_0\,
      I2 => SS(0),
      O => \s_stat_reg[reg_idp]_1\(0)
    );
\s_stat_reg[checksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(0),
      Q => \s_stat_reg[checksum][16]_0\(0),
      R => '0'
    );
\s_stat_reg[checksum][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(10),
      Q => \s_stat_reg[checksum][16]_0\(10),
      R => '0'
    );
\s_stat_reg[checksum][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(11),
      Q => \s_stat_reg[checksum][16]_0\(11),
      R => '0'
    );
\s_stat_reg[checksum][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(12),
      Q => \s_stat_reg[checksum][16]_0\(12),
      R => '0'
    );
\s_stat_reg[checksum][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(13),
      Q => \s_stat_reg[checksum][16]_0\(13),
      R => '0'
    );
\s_stat_reg[checksum][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(14),
      Q => \s_stat_reg[checksum][16]_0\(14),
      R => '0'
    );
\s_stat_reg[checksum][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(15),
      Q => \s_stat_reg[checksum][16]_0\(15),
      R => '0'
    );
\s_stat_reg[checksum][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(16),
      Q => \s_stat_reg[checksum][16]_0\(16),
      R => '0'
    );
\s_stat_reg[checksum][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(1),
      Q => \s_stat_reg[checksum][16]_0\(1),
      R => '0'
    );
\s_stat_reg[checksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(2),
      Q => \s_stat_reg[checksum][16]_0\(2),
      R => '0'
    );
\s_stat_reg[checksum][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(3),
      Q => \s_stat_reg[checksum][16]_0\(3),
      R => '0'
    );
\s_stat_reg[checksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(4),
      Q => \s_stat_reg[checksum][16]_0\(4),
      R => '0'
    );
\s_stat_reg[checksum][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(5),
      Q => \s_stat_reg[checksum][16]_0\(5),
      R => '0'
    );
\s_stat_reg[checksum][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(6),
      Q => \s_stat_reg[checksum][16]_0\(6),
      R => '0'
    );
\s_stat_reg[checksum][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(7),
      Q => \s_stat_reg[checksum][16]_0\(7),
      R => '0'
    );
\s_stat_reg[checksum][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(8),
      Q => \s_stat_reg[checksum][16]_0\(8),
      R => '0'
    );
\s_stat_reg[checksum][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[checksum][16]_1\(0),
      D => \s_stat_reg[checksum][16]_2\(9),
      Q => \s_stat_reg[checksum][16]_0\(9),
      R => '0'
    );
\s_stat_reg[end_words][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(9),
      Q => \^q\(6),
      R => '0'
    );
\s_stat_reg[end_words][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(0),
      Q => \regacc_aux_info[stat][end_words]\(1),
      R => '0'
    );
\s_stat_reg[end_words][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(1),
      Q => \regacc_aux_info[stat][end_words]\(2),
      R => '0'
    );
\s_stat_reg[end_words][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(2),
      Q => \regacc_aux_info[stat][end_words]\(3),
      R => '0'
    );
\s_stat_reg[end_words][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(3),
      Q => \^q\(0),
      R => '0'
    );
\s_stat_reg[end_words][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(4),
      Q => \^q\(1),
      R => '0'
    );
\s_stat_reg[end_words][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(5),
      Q => \^q\(2),
      R => '0'
    );
\s_stat_reg[end_words][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(6),
      Q => \^q\(3),
      R => '0'
    );
\s_stat_reg[end_words][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(7),
      Q => \^q\(4),
      R => '0'
    );
\s_stat_reg[end_words][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[end_words][10]_0\(0),
      D => D(8),
      Q => \^q\(5),
      R => '0'
    );
\s_stat_reg[reg_ch][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \regacc_aux_info[prod][set_reg_ch]\,
      D => \regacc_aux_info[prod][v][reg_ch]\,
      Q => \^s_stat_reg[reg_ch][0]_0\,
      R => '0'
    );
\s_stat_reg[reg_idp]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \regacc_aux_info[prod][set_reg_ch]\,
      D => \regacc_aux_info[prod][v][reg_idp]\,
      Q => \^s_stat_reg[reg_idp]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_regaccess is
  port (
    regacc_write_o : out STD_LOGIC;
    regacc_read_o : out STD_LOGIC;
    reg_int_read : out STD_LOGIC;
    actual_wr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dp_ram_udp_regacc[port_b][o][rd]\ : out STD_LOGIC;
    regacc_int_read_reg_0 : out STD_LOGIC;
    \regacc_pre2_addr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \regacc_pre2_addr_reg[3]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[1]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_0\ : out STD_LOGIC;
    regacc_int_read_reg_1 : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_2\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[0]_0\ : out STD_LOGIC;
    regacc_int_read_reg_2 : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_s_reg[state][1]_0\ : out STD_LOGIC;
    \a[off_store]\ : out STD_LOGIC;
    \off_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    regacc_int_read_reg_3 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    regacc_int_read_reg_4 : out STD_LOGIC;
    regacc_int_read_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    access_done0 : out STD_LOGIC;
    access_done1_out : out STD_LOGIC;
    \regacc_pre2_addr_reg[11]_0\ : out STD_LOGIC;
    regacc_int_read_reg_6 : out STD_LOGIC;
    \regacc_pre2_addr_reg[11]_1\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    regacc_int_read_reg_7 : out STD_LOGIC;
    regacc_int_read_reg_8 : out STD_LOGIC;
    \regacc_pre2_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_counts[port_b][o][rd]\ : out STD_LOGIC;
    regacc_addr_o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \regacc_pre2_data_wr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    regacc_data_wr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \actual_woff_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_in : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regacc_done_i : in STD_LOGIC;
    \reg_data_rd_reg[5]\ : in STD_LOGIC;
    \reg_data_rd_reg[5]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[12]\ : in STD_LOGIC;
    \reg_data_rd_reg[12]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[9]\ : in STD_LOGIC;
    \reg_data_rd_reg[9]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[9]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[2]\ : in STD_LOGIC;
    \reg_data_rd_reg[2]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[2]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[13]\ : in STD_LOGIC;
    \reg_data_rd_reg[0]\ : in STD_LOGIC;
    \reg_data_rd_reg[0]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[1]\ : in STD_LOGIC;
    \reg_data_rd_reg[1]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[1]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[7]\ : in STD_LOGIC;
    \reg_data_rd_reg[7]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_data_rd[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_data_rd_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \reg_data_rd_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_rd_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_rd[16]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_s_reg[state][1]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_udp_regacc[stat][hasdata]\ : in STD_LOGIC;
    \FSM_sequential_s_reg[state][0]_0\ : in STD_LOGIC;
    \regacc_aux_info[stat][reg_idp]\ : in STD_LOGIC;
    reg_int_done : in STD_LOGIC;
    \FSM_sequential_s[state][1]_i_5__0_0\ : in STD_LOGIC;
    \reg_data_rd_reg[31]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \reg_data_rd_reg[30]\ : in STD_LOGIC;
    \reg_data_rd_reg[21]\ : in STD_LOGIC;
    \reg_data_rd_reg[1]_2\ : in STD_LOGIC;
    \reg_data_rd_reg[31]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_data_rd_reg[7]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[23]\ : in STD_LOGIC;
    \reg_data_rd_reg[29]\ : in STD_LOGIC;
    \reg_data_rd_reg[28]\ : in STD_LOGIC;
    \reg_data_rd_reg[17]\ : in STD_LOGIC;
    \reg_data_rd_reg[16]\ : in STD_LOGIC;
    \reg_data_rd_reg[13]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[0]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[3]\ : in STD_LOGIC;
    \reg_data_rd_reg[6]\ : in STD_LOGIC;
    \reg_data_rd_reg[8]\ : in STD_LOGIC;
    \reg_data_rd_reg[10]\ : in STD_LOGIC;
    \reg_data_rd_reg[11]\ : in STD_LOGIC;
    \reg_data_rd_reg[14]\ : in STD_LOGIC;
    \mdio_req_d_reg[18]\ : in STD_LOGIC;
    \reg_data_rd[20]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_rd[20]_i_4_1\ : in STD_LOGIC;
    \tcp_ctrl_stat[base_seqno]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_data_rd[16]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_data_rd[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_rd[31]_i_8_1\ : in STD_LOGIC;
    \reg_data_rd_reg[14]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[4]\ : in STD_LOGIC;
    \reg_data_rd_reg[4]_0\ : in STD_LOGIC;
    \reg_data_rd[3]_i_2_0\ : in STD_LOGIC;
    \reg_data_rd_reg[4]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[4]_2\ : in STD_LOGIC;
    \reg_data_rd_reg[15]_2\ : in STD_LOGIC;
    \reg_data_rd_reg[15]_3\ : in STD_LOGIC;
    \reg_data_rd_reg[17]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[17]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[18]\ : in STD_LOGIC;
    \reg_data_rd_reg[18]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[19]\ : in STD_LOGIC;
    \reg_data_rd_reg[19]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[22]\ : in STD_LOGIC;
    \reg_data_rd_reg[22]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[26]\ : in STD_LOGIC;
    \reg_data_rd_reg[26]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[27]\ : in STD_LOGIC;
    \reg_data_rd_reg[27]_0\ : in STD_LOGIC;
    \reg_data_rd[31]_i_8_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd[31]_i_8_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd[31]_i_14_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd[31]_i_14_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_read_prev : in STD_LOGIC;
    reg_read_prev2 : in STD_LOGIC;
    \rawregs_reg[3]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_data_rd[6]_i_2_0\ : in STD_LOGIC;
    \reg_data_rd[6]_i_2_1\ : in STD_LOGIC;
    \reg_data_rd[8]_i_2_0\ : in STD_LOGIC;
    \reg_data_rd[8]_i_2_1\ : in STD_LOGIC;
    \reg_data_rd[10]_i_3_0\ : in STD_LOGIC;
    \reg_data_rd[10]_i_3_1\ : in STD_LOGIC;
    \reg_data_rd[11]_i_3_0\ : in STD_LOGIC;
    \reg_data_rd[11]_i_3_1\ : in STD_LOGIC;
    \reg_data_rd[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    regacc_data_rd_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_reg[wcksum][16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_regaccess : entity is "fnet_regaccess";
end top_block_fakernet_top_0_0_fnet_regaccess;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_regaccess is
  signal \FSM_sequential_s[state][0]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][0]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][1]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_s[state][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_s_reg[state][1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal R : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a[latch_done]\ : STD_LOGIC;
  signal \a[next_accum_cksum]\ : STD_LOGIC;
  signal \a[next_state]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^a[off_store]\ : STD_LOGIC;
  signal \a[off_update]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \a[reset_read]\ : STD_LOGIC;
  signal \a[wr]\ : STD_LOGIC;
  signal \^access_done0\ : STD_LOGIC;
  signal \^access_done1_out\ : STD_LOGIC;
  signal access_done_i_2_n_0 : STD_LOGIC;
  signal \actual_wdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_13\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_14\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_15\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_8\ : STD_LOGIC;
  signal \actual_wdata_reg[12]_i_3_n_9\ : STD_LOGIC;
  signal cnt0 : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal done_data_i_1_n_0 : STD_LOGIC;
  signal \^dp_ram_udp_regacc[port_b][o][rd]\ : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal in13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_op_reg_n_0 : STD_LOGIC;
  signal \mdio_req_d[31]_i_2_n_0\ : STD_LOGIC;
  signal \mdio_req_d[31]_i_3_n_0\ : STD_LOGIC;
  signal off : STD_LOGIC;
  signal \off[10]_i_10_n_0\ : STD_LOGIC;
  signal \off[10]_i_11_n_0\ : STD_LOGIC;
  signal \off[10]_i_12_n_0\ : STD_LOGIC;
  signal \off[10]_i_4_n_0\ : STD_LOGIC;
  signal \off[10]_i_5_n_0\ : STD_LOGIC;
  signal \off[10]_i_6_n_0\ : STD_LOGIC;
  signal \off[10]_i_7_n_0\ : STD_LOGIC;
  signal \off[10]_i_8_n_0\ : STD_LOGIC;
  signal \off[10]_i_9_n_0\ : STD_LOGIC;
  signal \off[1]_i_2_n_0\ : STD_LOGIC;
  signal \off[1]_i_3_n_0\ : STD_LOGIC;
  signal \off[4]_i_2_n_0\ : STD_LOGIC;
  signal \off[4]_i_3_n_0\ : STD_LOGIC;
  signal \off[4]_i_4_n_0\ : STD_LOGIC;
  signal \off[4]_i_5_n_0\ : STD_LOGIC;
  signal \off[5]_i_2_n_0\ : STD_LOGIC;
  signal \off[5]_i_3_n_0\ : STD_LOGIC;
  signal \off[5]_i_4_n_0\ : STD_LOGIC;
  signal \off[5]_i_5_n_0\ : STD_LOGIC;
  signal \off[6]_i_2_n_0\ : STD_LOGIC;
  signal \off[8]_i_2_n_0\ : STD_LOGIC;
  signal \^off_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \off_reg_n_0_[0]\ : STD_LOGIC;
  signal \off_reg_n_0_[10]\ : STD_LOGIC;
  signal \off_reg_n_0_[4]\ : STD_LOGIC;
  signal \off_reg_n_0_[5]\ : STD_LOGIC;
  signal \off_reg_n_0_[6]\ : STD_LOGIC;
  signal \off_reg_n_0_[7]\ : STD_LOGIC;
  signal \off_reg_n_0_[8]\ : STD_LOGIC;
  signal \off_reg_n_0_[9]\ : STD_LOGIC;
  signal off_stored : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \read_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \read_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \read_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \read_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \read_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \read_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_data_rd[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[9]_i_8_n_0\ : STD_LOGIC;
  signal reg_int_addr : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal reg_int_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^reg_int_read\ : STD_LOGIC;
  signal reg_int_write : STD_LOGIC;
  signal \^regacc_int_read_reg_0\ : STD_LOGIC;
  signal \^regacc_int_read_reg_2\ : STD_LOGIC;
  signal \^regacc_int_read_reg_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^regacc_int_read_reg_6\ : STD_LOGIC;
  signal \^regacc_pre2_addr_reg[11]_0\ : STD_LOGIC;
  signal \^regacc_pre2_addr_reg[11]_1\ : STD_LOGIC;
  signal \^regacc_pre2_addr_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \regacc_pre2_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \regacc_pre2_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \^regacc_pre2_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^regacc_pre2_data_wr_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regacc_pre2_ext_read_reg_srl2_n_0 : STD_LOGIC;
  signal regacc_pre2_ext_write_reg_srl2_n_0 : STD_LOGIC;
  signal regacc_pre_addr : STD_LOGIC_VECTOR ( 24 downto 11 );
  signal \regacc_pre_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \regacc_pre_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal regacc_pre_data_wr : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \regacc_pre_data_wr_reg_n_0_[0]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[10]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[11]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[12]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[13]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[14]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[15]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[16]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[17]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[18]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[19]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[1]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[20]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[21]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[22]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[23]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[24]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[25]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[26]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[27]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[28]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[29]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[2]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[30]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[31]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[3]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[4]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[5]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[6]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[7]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[8]\ : STD_LOGIC;
  signal \regacc_pre_data_wr_reg_n_0_[9]\ : STD_LOGIC;
  signal regacc_pre_ext_read0 : STD_LOGIC;
  signal regacc_pre_ext_write0 : STD_LOGIC;
  signal regacc_pre_int_read : STD_LOGIC;
  signal regacc_pre_int_read0 : STD_LOGIC;
  signal regacc_pre_int_read_i_2_n_0 : STD_LOGIC;
  signal regacc_pre_int_write : STD_LOGIC;
  signal regacc_pre_int_write0 : STD_LOGIC;
  signal regacc_pst2_done : STD_LOGIC;
  signal regacc_pst2_ext_data_rd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regacc_pst_done : STD_LOGIC;
  signal regacc_pst_done0 : STD_LOGIC;
  signal regacc_pst_ext_data_rd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regacc_pst_int_data_rd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s[wcksum][15]_i_10__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_11__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_12__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_13__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_14__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_15__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_16__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_17__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_4__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_5__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_6__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_7__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_8__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_9__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_10__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_11__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_12__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_13__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_14__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_15__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_16__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_17__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_19_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \s_reg[accum_cksum]__0\ : STD_LOGIC;
  signal \s_reg[state]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \s_reg[wcksum][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_1__0_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum][16]_i_1__0_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][16]_i_3__0_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_18_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][7]_i_1__0_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][10]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][11]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][12]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][13]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][14]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][15]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][3]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][4]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][5]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][6]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][7]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][8]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][9]\ : STD_LOGIC;
  signal tcp_reset_i_2_n_0 : STD_LOGIC;
  signal tcp_reset_i_3_n_0 : STD_LOGIC;
  signal \testctrl_reg[0][31]_i_2_n_0\ : STD_LOGIC;
  signal wr_op : STD_LOGIC;
  signal \NLW_s_reg[wcksum][16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[wcksum][16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_12__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_14__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_6__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][0]_i_8__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_10__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_11__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_6__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_8__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][1]_i_9__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FSM_sequential_s[state][2]_i_2__0\ : label is "soft_lutpair482";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][0]\ : label is "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][1]\ : label is "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][2]\ : label is "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][3]\ : label is "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_reg[state][4]\ : label is "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111";
  attribute SOFT_HLUTNM of access_done_i_2 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \actual_wdata[11]_i_3__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_2__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_3__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \actual_wdata[14]_i_6__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_3__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \actual_wdata[1]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \actual_wdata[2]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \actual_wdata[3]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of actual_wr_i_1 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \cnt[0]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \cnt[3]_i_2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mdio_req_d[31]_i_3\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \off[10]_i_4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \off[10]_i_6\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \off[10]_i_9\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \off[2]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \off[4]_i_3\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \off[5]_i_3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \off[6]_i_2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \read_data[0]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \read_data[10]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \read_data[11]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \read_data[12]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \read_data[13]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \read_data[14]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \read_data[15]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \read_data[16]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \read_data[17]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \read_data[18]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \read_data[19]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \read_data[1]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \read_data[20]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \read_data[21]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \read_data[22]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \read_data[23]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \read_data[24]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \read_data[25]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \read_data[26]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \read_data[27]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \read_data[28]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \read_data[29]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \read_data[2]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \read_data[30]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \read_data[31]_i_3\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \read_data[31]_i_4\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \read_data[31]_i_5\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \read_data[3]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \read_data[4]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \read_data[5]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \read_data[6]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \read_data[7]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \read_data[8]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \read_data[9]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \reg_data_rd[0]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \reg_data_rd[10]_i_2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \reg_data_rd[10]_i_3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \reg_data_rd[10]_i_5\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \reg_data_rd[11]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \reg_data_rd[12]_i_10\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \reg_data_rd[13]_i_3\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \reg_data_rd[13]_i_4\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \reg_data_rd[13]_i_5\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \reg_data_rd[13]_i_7\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \reg_data_rd[14]_i_6\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \reg_data_rd[15]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \reg_data_rd[16]_i_10\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \reg_data_rd[16]_i_5\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \reg_data_rd[16]_i_9\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \reg_data_rd[17]_i_3\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \reg_data_rd[19]_i_4\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \reg_data_rd[20]_i_6\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \reg_data_rd[22]_i_2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \reg_data_rd[27]_i_4\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \reg_data_rd[30]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \reg_data_rd[30]_i_6\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_10\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_12\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_13\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_5\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \reg_data_rd[31]_i_9\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \reg_data_rd[3]_i_5\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \reg_data_rd[6]_i_2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \reg_data_rd[7]_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \reg_data_rd[8]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \reg_data_rd[8]_i_5\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \reg_data_rd[9]_i_3\ : label is "soft_lutpair512";
  attribute srl_name : string;
  attribute srl_name of regacc_pre2_ext_read_reg_srl2 : label is "\inst/t/fakernet/regacc/regacc_pre2_ext_read_reg_srl2 ";
  attribute SOFT_HLUTNM of regacc_pre2_ext_read_reg_srl2_i_1 : label is "soft_lutpair477";
  attribute srl_name of regacc_pre2_ext_write_reg_srl2 : label is "\inst/t/fakernet/regacc/regacc_pre2_ext_write_reg_srl2 ";
  attribute SOFT_HLUTNM of regacc_pre_int_read_i_1 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of regacc_pre_int_read_i_2 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of tcp_reset_i_3 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \testctrl_reg[0][31]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \testctrl_reg[1][31]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \testctrl_reg[2][31]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \testctrl_reg[3][31]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \testctrl_reg[4][31]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \testctrl_reg[5][31]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \testctrl_reg[6][31]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \testctrl_reg[7][31]_i_1\ : label is "soft_lutpair496";
begin
  \FSM_sequential_s_reg[state][1]_0\ <= \^fsm_sequential_s_reg[state][1]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  SS(0) <= \^ss\(0);
  \a[off_store]\ <= \^a[off_store]\;
  access_done0 <= \^access_done0\;
  access_done1_out <= \^access_done1_out\;
  \dp_ram_udp_regacc[port_b][o][rd]\ <= \^dp_ram_udp_regacc[port_b][o][rd]\;
  \off_reg[3]_0\(2 downto 0) <= \^off_reg[3]_0\(2 downto 0);
  reg_int_read <= \^reg_int_read\;
  regacc_int_read_reg_0 <= \^regacc_int_read_reg_0\;
  regacc_int_read_reg_2 <= \^regacc_int_read_reg_2\;
  regacc_int_read_reg_5(1 downto 0) <= \^regacc_int_read_reg_5\(1 downto 0);
  regacc_int_read_reg_6 <= \^regacc_int_read_reg_6\;
  \regacc_pre2_addr_reg[11]_0\ <= \^regacc_pre2_addr_reg[11]_0\;
  \regacc_pre2_addr_reg[11]_1\ <= \^regacc_pre2_addr_reg[11]_1\;
  \regacc_pre2_addr_reg[8]_0\(8 downto 0) <= \^regacc_pre2_addr_reg[8]_0\(8 downto 0);
  \regacc_pre2_cnt_reg[0]_0\(0) <= \^regacc_pre2_cnt_reg[0]_0\(0);
  \regacc_pre2_data_wr_reg[31]_0\(31 downto 0) <= \^regacc_pre2_data_wr_reg[31]_0\(31 downto 0);
\FSM_sequential_s[state][0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \off_reg_n_0_[4]\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \^off_reg[3]_0\(2),
      O => \FSM_sequential_s[state][0]_i_10__0_n_0\
    );
\FSM_sequential_s[state][0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \off_reg_n_0_[9]\,
      I1 => \off_reg_n_0_[10]\,
      I2 => \off_reg_n_0_[7]\,
      I3 => \off_reg_n_0_[8]\,
      I4 => \off_reg_n_0_[6]\,
      I5 => \off_reg_n_0_[0]\,
      O => \FSM_sequential_s[state][0]_i_11__0_n_0\
    );
\FSM_sequential_s[state][0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^off_reg[3]_0\(0),
      I1 => \off_reg_n_0_[5]\,
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(2),
      O => \FSM_sequential_s[state][0]_i_12__0_n_0\
    );
\FSM_sequential_s[state][0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^off_reg[3]_0\(1),
      I1 => \off_reg_n_0_[4]\,
      I2 => \FSM_sequential_s[state][0]_i_14__0_n_0\,
      I3 => \^off_reg[3]_0\(0),
      I4 => \off_reg_n_0_[5]\,
      I5 => \s_reg[state]\(2),
      O => \FSM_sequential_s[state][0]_i_13__0_n_0\
    );
\FSM_sequential_s[state][0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      O => \FSM_sequential_s[state][0]_i_14__0_n_0\
    );
\FSM_sequential_s[state][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_2__0_n_0\,
      I1 => \FSM_sequential_s[state][0]_i_3__0_n_0\,
      I2 => \FSM_sequential_s[state][0]_i_4__0_n_0\,
      I3 => \FSM_sequential_s[state][0]_i_5__0_n_0\,
      I4 => \FSM_sequential_s[state][0]_i_6__0_n_0\,
      I5 => \FSM_sequential_s[state][0]_i_7__0_n_0\,
      O => \a[next_state]\(0)
    );
\FSM_sequential_s[state][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FF040404"
    )
        port map (
      I0 => \off[6]_i_2_n_0\,
      I1 => \^a[off_store]\,
      I2 => \FSM_sequential_s_reg[state][1]_1\(1),
      I3 => \FSM_sequential_s[state][2]_i_2__0_n_0\,
      I4 => \s_reg[state]\(4),
      I5 => \s_reg[state]\(0),
      O => \FSM_sequential_s[state][0]_i_2__0_n_0\
    );
\FSM_sequential_s[state][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2222200000000"
    )
        port map (
      I0 => wr_op,
      I1 => \s_reg[state]\(0),
      I2 => \read_data[31]_i_5_n_0\,
      I3 => regacc_pst_done,
      I4 => \s_reg[state]\(1),
      I5 => \FSM_sequential_s[state][0]_i_8__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_3__0_n_0\
    );
\FSM_sequential_s[state][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEEAAAABFEEAAAA"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][0]_0\,
      I1 => \off_reg_n_0_[5]\,
      I2 => \FSM_sequential_s[state][0]_i_10__0_n_0\,
      I3 => \FSM_sequential_s_reg[state][1]_1\(1),
      I4 => \^a[off_store]\,
      I5 => \^off_reg[3]_0\(0),
      O => \FSM_sequential_s[state][0]_i_4__0_n_0\
    );
\FSM_sequential_s[state][0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00F000F0"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_12__0_n_0\,
      I1 => \FSM_sequential_s_reg[state][1]_1\(6),
      I2 => \ram_udp_regacc[stat][hasdata]\,
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \FSM_sequential_s[state][0]_i_11__0_n_0\,
      I5 => \^a[off_store]\,
      O => \FSM_sequential_s[state][0]_i_5__0_n_0\
    );
\FSM_sequential_s[state][0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0C0A00"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      O => \FSM_sequential_s[state][0]_i_6__0_n_0\
    );
\FSM_sequential_s[state][0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000FF00800000"
    )
        port map (
      I0 => \FSM_sequential_s[state][0]_i_12__0_n_0\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \off_reg_n_0_[4]\,
      I3 => \FSM_sequential_s[state][0]_i_11__0_n_0\,
      I4 => \^off_reg[3]_0\(2),
      I5 => \FSM_sequential_s[state][0]_i_13__0_n_0\,
      O => \FSM_sequential_s[state][0]_i_7__0_n_0\
    );
\FSM_sequential_s[state][0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(4),
      O => \FSM_sequential_s[state][0]_i_8__0_n_0\
    );
\FSM_sequential_s[state][1]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \off_reg_n_0_[4]\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \^off_reg[3]_0\(0),
      I3 => \^off_reg[3]_0\(2),
      I4 => \off_reg_n_0_[5]\,
      O => \FSM_sequential_s[state][1]_i_10__0_n_0\
    );
\FSM_sequential_s[state][1]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => regacc_pst_done,
      I4 => \read_data[31]_i_5_n_0\,
      O => \FSM_sequential_s[state][1]_i_11__0_n_0\
    );
\FSM_sequential_s[state][1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBBBBEEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_5__0_0\,
      I1 => \off_reg_n_0_[4]\,
      I2 => \^off_reg[3]_0\(1),
      I3 => \^off_reg[3]_0\(0),
      I4 => \^off_reg[3]_0\(2),
      I5 => \FSM_sequential_s_reg[state][1]_1\(0),
      O => \FSM_sequential_s[state][1]_i_12__0_n_0\
    );
\FSM_sequential_s[state][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_s[state][1]_i_2__0_n_0\,
      I1 => \FSM_sequential_s[state][1]_i_3__0_n_0\,
      I2 => \FSM_sequential_s[state][1]_i_4__0_n_0\,
      I3 => \FSM_sequential_s[state][1]_i_5__0_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_6__0_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_7__0_n_0\,
      O => \a[next_state]\(1)
    );
\FSM_sequential_s[state][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFECCCCFEEFCCCC"
    )
        port map (
      I0 => \off_reg_n_0_[0]\,
      I1 => \^fsm_sequential_s_reg[state][1]_0\,
      I2 => \off_reg_n_0_[5]\,
      I3 => \off[6]_i_2_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_9__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_1\(1),
      O => \FSM_sequential_s[state][1]_i_2__0_n_0\
    );
\FSM_sequential_s[state][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF20000F28F0000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_1\(3),
      I1 => \off_reg_n_0_[7]\,
      I2 => \off_reg_n_0_[6]\,
      I3 => \FSM_sequential_s[state][1]_i_10__0_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_9__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_1\(2),
      O => \FSM_sequential_s[state][1]_i_3__0_n_0\
    );
\FSM_sequential_s[state][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C370000D3CD0000"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_1\(3),
      I1 => \off_reg_n_0_[8]\,
      I2 => \off[8]_i_2_n_0\,
      I3 => \off_reg_n_0_[7]\,
      I4 => \FSM_sequential_s[state][1]_i_9__0_n_0\,
      I5 => \FSM_sequential_s_reg[state][1]_1\(4),
      O => \FSM_sequential_s[state][1]_i_4__0_n_0\
    );
\FSM_sequential_s[state][1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(0),
      I2 => \s_reg[state]\(1),
      I3 => \FSM_sequential_s[state][1]_i_11__0_n_0\,
      I4 => \FSM_sequential_s[state][1]_i_12__0_n_0\,
      I5 => \FSM_sequential_s[state][1]_i_9__0_n_0\,
      O => \FSM_sequential_s[state][1]_i_5__0_n_0\
    );
\FSM_sequential_s[state][1]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      O => \FSM_sequential_s[state][1]_i_6__0_n_0\
    );
\FSM_sequential_s[state][1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70D0E0B0B0E070D0"
    )
        port map (
      I0 => \FSM_sequential_s_reg[state][1]_1\(5),
      I1 => \FSM_sequential_s_reg[state][1]_1\(6),
      I2 => \FSM_sequential_s[state][1]_i_9__0_n_0\,
      I3 => \off_reg_n_0_[10]\,
      I4 => \off[10]_i_9_n_0\,
      I5 => \off_reg_n_0_[9]\,
      O => \FSM_sequential_s[state][1]_i_7__0_n_0\
    );
\FSM_sequential_s[state][1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(2),
      O => \^fsm_sequential_s_reg[state][1]_0\
    );
\FSM_sequential_s[state][1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(3),
      O => \FSM_sequential_s[state][1]_i_9__0_n_0\
    );
\FSM_sequential_s[state][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05550055E000F000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s[state][2]_i_2__0_n_0\,
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      I5 => \s_reg[state]\(2),
      O => \a[next_state]\(2)
    );
\FSM_sequential_s[state][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => cnt_reg(1),
      I2 => \cnt_reg__0\(2),
      I3 => \cnt_reg__0\(3),
      I4 => regacc_pst_done,
      O => \FSM_sequential_s[state][2]_i_2__0_n_0\
    );
\FSM_sequential_s[state][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003FFEC000"
    )
        port map (
      I0 => wr_op,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      I5 => \s_reg[state]\(4),
      O => \a[next_state]\(3)
    );
\FSM_sequential_s[state][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000010"
    )
        port map (
      I0 => wr_op,
      I1 => \s_reg[state]\(0),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(2),
      I5 => \s_reg[state]\(4),
      O => \a[next_state]\(4)
    );
\FSM_sequential_s_reg[state][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_state]\(0),
      Q => \s_reg[state]\(0),
      R => '0'
    );
\FSM_sequential_s_reg[state][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_state]\(1),
      Q => \s_reg[state]\(1),
      R => '0'
    );
\FSM_sequential_s_reg[state][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_state]\(2),
      Q => \s_reg[state]\(2),
      R => '0'
    );
\FSM_sequential_s_reg[state][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_state]\(3),
      Q => \s_reg[state]\(3),
      R => '0'
    );
\FSM_sequential_s_reg[state][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_state]\(4),
      Q => \s_reg[state]\(4),
      R => '0'
    );
access_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^regacc_int_read_reg_5\(1),
      I1 => tcp_reset_i_2_n_0,
      I2 => access_done_i_2_n_0,
      I3 => \^access_done0\,
      I4 => \^access_done1_out\,
      O => regacc_int_read_reg_4
    );
access_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => reg_int_addr(10),
      I2 => reg_int_addr(9),
      I3 => reg_int_addr(11),
      O => access_done_i_2_n_0
    );
\actual_wdata[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[0]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[0]_i_2__0_n_0\,
      O => \actual_wdata[0]_i_1__0_n_0\
    );
\actual_wdata[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_15\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(0),
      I4 => in13(0),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[0]_i_2__0_n_0\
    );
\actual_wdata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[10]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[10]_i_2__0_n_0\,
      O => \actual_wdata[10]_i_1__0_n_0\
    );
\actual_wdata[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_13\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(10),
      I4 => in13(10),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[10]_i_2__0_n_0\
    );
\actual_wdata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[11]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[11]_i_2__0_n_0\,
      O => \actual_wdata[11]_i_1__0_n_0\
    );
\actual_wdata[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_12\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(11),
      I4 => in13(11),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[11]_i_2__0_n_0\
    );
\actual_wdata[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF07AF"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(3),
      O => \actual_wdata[11]_i_3__0_n_0\
    );
\actual_wdata[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \actual_wdata[12]_i_2__0_n_0\,
      I1 => in11(14),
      I2 => \FSM_sequential_s[state][1]_i_6__0_n_0\,
      I3 => \read_data[31]_i_4_n_0\,
      I4 => \^ss\(0),
      I5 => \actual_wdata_reg[12]_i_3_n_11\,
      O => \actual_wdata[12]_i_1__0_n_0\
    );
\actual_wdata[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_3__0_n_0\,
      I1 => DOUTBDOUT(12),
      I2 => \actual_wdata[14]_i_3__0_n_0\,
      I3 => in13(12),
      I4 => \read_data_reg_n_0_[12]\,
      I5 => \actual_wdata[14]_i_2__0_n_0\,
      O => \actual_wdata[12]_i_2__0_n_0\
    );
\actual_wdata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[13]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[13]_i_2__0_n_0\,
      O => \actual_wdata[13]_i_1__0_n_0\
    );
\actual_wdata[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_10\,
      I2 => \actual_wdata[15]_i_3__0_n_0\,
      I3 => DOUTBDOUT(13),
      I4 => in13(13),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[13]_i_2__0_n_0\
    );
\actual_wdata[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \actual_wdata[14]_i_2__0_n_0\,
      I1 => \read_data_reg_n_0_[14]\,
      I2 => in13(14),
      I3 => \actual_wdata[14]_i_3__0_n_0\,
      I4 => \actual_wdata[14]_i_4__0_n_0\,
      I5 => \actual_wdata[14]_i_5__0_n_0\,
      O => \actual_wdata[14]_i_1__0_n_0\
    );
\actual_wdata[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(4),
      O => \actual_wdata[14]_i_2__0_n_0\
    );
\actual_wdata[14]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(0),
      O => \actual_wdata[14]_i_3__0_n_0\
    );
\actual_wdata[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5747474700000000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(0),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(1),
      I5 => DOUTBDOUT(14),
      O => \actual_wdata[14]_i_4__0_n_0\
    );
\actual_wdata[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010C010000000000"
    )
        port map (
      I0 => \actual_wdata_reg[12]_i_3_n_9\,
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(1),
      I4 => in11(14),
      I5 => \actual_wdata[14]_i_6__0_n_0\,
      O => \actual_wdata[14]_i_5__0_n_0\
    );
\actual_wdata[14]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(0),
      O => \actual_wdata[14]_i_6__0_n_0\
    );
\actual_wdata[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[15]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[15]_i_2__0_n_0\,
      O => \actual_wdata[15]_i_1__0_n_0\
    );
\actual_wdata[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_8\,
      I2 => \actual_wdata[15]_i_3__0_n_0\,
      I3 => DOUTBDOUT(15),
      I4 => in13(15),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[15]_i_2__0_n_0\
    );
\actual_wdata[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000FFF8F"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(4),
      O => \actual_wdata[15]_i_3__0_n_0\
    );
\actual_wdata[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[1]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[1]_i_2__0_n_0\,
      O => \actual_wdata[1]_i_1__0_n_0\
    );
\actual_wdata[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_14\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(1),
      I4 => in13(1),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[1]_i_2__0_n_0\
    );
\actual_wdata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[2]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[2]_i_2_n_0\,
      O => \actual_wdata[2]_i_1__0_n_0\
    );
\actual_wdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_13\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(2),
      I4 => in13(2),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[2]_i_2_n_0\
    );
\actual_wdata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[3]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[3]_i_2_n_0\,
      O => \actual_wdata[3]_i_1__0_n_0\
    );
\actual_wdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_12\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(3),
      I4 => in13(3),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[3]_i_2_n_0\
    );
\actual_wdata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[4]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[4]_i_2__0_n_0\,
      O => \actual_wdata[4]_i_1__0_n_0\
    );
\actual_wdata[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_11\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(4),
      I4 => in13(4),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[4]_i_2__0_n_0\
    );
\actual_wdata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[5]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[5]_i_2__0_n_0\,
      O => \actual_wdata[5]_i_1__0_n_0\
    );
\actual_wdata[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_10\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(5),
      I4 => in13(5),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[5]_i_2__0_n_0\
    );
\actual_wdata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[6]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[6]_i_2__0_n_0\,
      O => \actual_wdata[6]_i_1__0_n_0\
    );
\actual_wdata[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_9\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(6),
      I4 => in13(6),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[6]_i_2__0_n_0\
    );
\actual_wdata[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[7]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[7]_i_2_n_0\,
      O => \actual_wdata[7]_i_1__0_n_0\
    );
\actual_wdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \s_reg[wcksum][7]_i_18_n_8\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(7),
      I4 => in13(7),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[7]_i_2_n_0\
    );
\actual_wdata[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[8]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[8]_i_2__0_n_0\,
      O => \actual_wdata[8]_i_1__0_n_0\
    );
\actual_wdata[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_15\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(8),
      I4 => in13(8),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[8]_i_2__0_n_0\
    );
\actual_wdata[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \read_data_reg_n_0_[9]\,
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(4),
      I3 => \actual_wdata[9]_i_2__0_n_0\,
      O => \actual_wdata[9]_i_1__0_n_0\
    );
\actual_wdata[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \^ss\(0),
      I1 => \actual_wdata_reg[12]_i_3_n_14\,
      I2 => \actual_wdata[11]_i_3__0_n_0\,
      I3 => DOUTBDOUT(9),
      I4 => in13(9),
      I5 => \actual_wdata[14]_i_3__0_n_0\,
      O => \actual_wdata[9]_i_2__0_n_0\
    );
\actual_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\actual_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\actual_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\actual_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\actual_wdata_reg[12]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][7]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \actual_wdata_reg[12]_i_3_n_0\,
      CO(6) => \actual_wdata_reg[12]_i_3_n_1\,
      CO(5) => \actual_wdata_reg[12]_i_3_n_2\,
      CO(4) => \actual_wdata_reg[12]_i_3_n_3\,
      CO(3) => \actual_wdata_reg[12]_i_3_n_4\,
      CO(2) => \actual_wdata_reg[12]_i_3_n_5\,
      CO(1) => \actual_wdata_reg[12]_i_3_n_6\,
      CO(0) => \actual_wdata_reg[12]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \actual_wdata_reg[12]_i_3_n_8\,
      O(6) => \actual_wdata_reg[12]_i_3_n_9\,
      O(5) => \actual_wdata_reg[12]_i_3_n_10\,
      O(4) => \actual_wdata_reg[12]_i_3_n_11\,
      O(3) => \actual_wdata_reg[12]_i_3_n_12\,
      O(2) => \actual_wdata_reg[12]_i_3_n_13\,
      O(1) => \actual_wdata_reg[12]_i_3_n_14\,
      O(0) => \actual_wdata_reg[12]_i_3_n_15\,
      S(7) => \s_reg[wcksum_n_0_][15]\,
      S(6) => \s_reg[wcksum_n_0_][14]\,
      S(5) => \s_reg[wcksum_n_0_][13]\,
      S(4) => \s_reg[wcksum_n_0_][12]\,
      S(3) => \s_reg[wcksum_n_0_][11]\,
      S(2) => \s_reg[wcksum_n_0_][10]\,
      S(1) => \s_reg[wcksum_n_0_][9]\,
      S(0) => \s_reg[wcksum_n_0_][8]\
    );
\actual_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[13]_i_1__0_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\actual_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[14]_i_1__0_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\actual_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[15]_i_1__0_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\actual_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\actual_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\actual_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\actual_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\actual_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\actual_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\actual_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\actual_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\actual_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\actual_woff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(1),
      I4 => \s_reg[state]\(3),
      O => \^ss\(0)
    );
\actual_woff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[10]\,
      Q => \actual_woff_reg[10]_0\(9),
      R => \^ss\(0)
    );
\actual_woff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[3]_0\(0),
      Q => \actual_woff_reg[10]_0\(0),
      R => \^ss\(0)
    );
\actual_woff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[3]_0\(1),
      Q => \actual_woff_reg[10]_0\(1),
      R => \^ss\(0)
    );
\actual_woff_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[3]_0\(2),
      Q => \actual_woff_reg[10]_0\(2),
      S => \^ss\(0)
    );
\actual_woff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[4]\,
      Q => \actual_woff_reg[10]_0\(3),
      R => \^ss\(0)
    );
\actual_woff_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[5]\,
      Q => \actual_woff_reg[10]_0\(4),
      S => \^ss\(0)
    );
\actual_woff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[6]\,
      Q => \actual_woff_reg[10]_0\(5),
      R => \^ss\(0)
    );
\actual_woff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[7]\,
      Q => \actual_woff_reg[10]_0\(6),
      R => \^ss\(0)
    );
\actual_woff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[8]\,
      Q => \actual_woff_reg[10]_0\(7),
      R => \^ss\(0)
    );
\actual_woff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \off_reg_n_0_[9]\,
      Q => \actual_woff_reg[10]_0\(8),
      R => \^ss\(0)
    );
actual_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"500A570C"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[state]\(0),
      O => \a[wr]\
    );
actual_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[wr]\,
      Q => actual_wr,
      R => '0'
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_reg(0),
      O => plusOp(0)
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => cnt_reg(1),
      O => plusOp(1)
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_reg(1),
      I1 => cnt_reg(0),
      I2 => \cnt_reg__0\(2),
      O => plusOp(2)
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000000100"
    )
        port map (
      I0 => wr_op,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(0),
      I5 => \s_reg[state]\(1),
      O => cnt0
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cnt_reg__0\(2),
      I1 => cnt_reg(0),
      I2 => cnt_reg(1),
      I3 => \cnt_reg__0\(3),
      O => plusOp(3)
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(0),
      Q => cnt_reg(0),
      R => cnt0
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(1),
      Q => cnt_reg(1),
      R => cnt0
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(2),
      Q => \cnt_reg__0\(2),
      R => cnt0
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(3),
      Q => \cnt_reg__0\(3),
      R => cnt0
    );
done_data_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_done,
      I1 => \a[latch_done]\,
      I2 => in11(14),
      O => done_data_i_1_n_0
    );
done_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => done_data_i_1_n_0,
      Q => in11(14),
      R => '0'
    );
int_op_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(2),
      O => regacc_pre_addr(24)
    );
int_op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(11),
      Q => int_op_reg_n_0,
      R => '0'
    );
\mdio_req_d[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mdio_req_d_reg[18]\,
      I1 => \mdio_req_d[31]_i_2_n_0\,
      I2 => reg_int_write,
      O => \^access_done1_out\
    );
\mdio_req_d[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => tcp_reset_i_3_n_0,
      I1 => \mdio_req_d[31]_i_3_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(8),
      I3 => reg_int_addr(9),
      I4 => reg_int_addr(10),
      I5 => reg_int_addr(11),
      O => \mdio_req_d[31]_i_2_n_0\
    );
\mdio_req_d[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(7),
      I1 => \^regacc_pre2_addr_reg[8]_0\(5),
      I2 => \^regacc_pre2_addr_reg[8]_0\(6),
      O => \mdio_req_d[31]_i_3_n_0\
    );
\off[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \off_reg_n_0_[0]\,
      I1 => \off[10]_i_8_n_0\,
      I2 => off_stored(0),
      I3 => cnt0,
      O => p_1_in(0)
    );
\off[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00F001"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(2),
      O => off
    );
\off[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCEFCECCCCEECE"
    )
        port map (
      I0 => \actual_wdata[14]_i_6__0_n_0\,
      I1 => \off[10]_i_11_n_0\,
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(4),
      I5 => \off[10]_i_12_n_0\,
      O => \off[10]_i_10_n_0\
    );
\off[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004005F555540"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => regacc_pst_done,
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(1),
      I5 => \s_reg[state]\(3),
      O => \off[10]_i_11_n_0\
    );
\off[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => wr_op,
      O => \off[10]_i_12_n_0\
    );
\off[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEFEEE"
    )
        port map (
      I0 => \off[10]_i_4_n_0\,
      I1 => \off[10]_i_5_n_0\,
      I2 => \^off_reg[3]_0\(0),
      I3 => \off[10]_i_6_n_0\,
      I4 => \off[10]_i_7_n_0\,
      O => \a[off_update]\(1)
    );
\off[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA208A208A208"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off_reg_n_0_[9]\,
      I2 => \off[10]_i_9_n_0\,
      I3 => \off_reg_n_0_[10]\,
      I4 => off_stored(10),
      I5 => cnt0,
      O => p_1_in(10)
    );
\off[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02330000"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[state]\(0),
      O => \off[10]_i_4_n_0\
    );
\off[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445044566660444"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(0),
      I4 => \FSM_sequential_s[state][2]_i_2__0_n_0\,
      I5 => \s_reg[state]\(2),
      O => \off[10]_i_5_n_0\
    );
\off[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(2),
      O => \off[10]_i_6_n_0\
    );
\off[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \off_reg_n_0_[4]\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \off_reg_n_0_[5]\,
      I3 => \^off_reg[3]_0\(2),
      I4 => \FSM_sequential_s[state][0]_i_11__0_n_0\,
      I5 => \s_reg[state]\(4),
      O => \off[10]_i_7_n_0\
    );
\off[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000454"
    )
        port map (
      I0 => \read_data[31]_i_5_n_0\,
      I1 => \s_reg[state]\(0),
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(2),
      I5 => \off[10]_i_10_n_0\,
      O => \off[10]_i_8_n_0\
    );
\off[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \off_reg_n_0_[7]\,
      I1 => \off_reg_n_0_[5]\,
      I2 => \off[6]_i_2_n_0\,
      I3 => \off_reg_n_0_[6]\,
      I4 => \off_reg_n_0_[8]\,
      O => \off[10]_i_9_n_0\
    );
\off[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF8F8F8"
    )
        port map (
      I0 => cnt0,
      I1 => off_stored(1),
      I2 => \off[1]_i_2_n_0\,
      I3 => \off[10]_i_7_n_0\,
      I4 => \off[10]_i_6_n_0\,
      I5 => \^off_reg[3]_0\(0),
      O => p_1_in(1)
    );
\off[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000E00"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => wr_op,
      I2 => \s_reg[state]\(4),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(1),
      I5 => \off[1]_i_3_n_0\,
      O => \off[1]_i_2_n_0\
    );
\off[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FAF00F30A00"
    )
        port map (
      I0 => \FSM_sequential_s[state][2]_i_2__0_n_0\,
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(2),
      I5 => \s_reg[state]\(0),
      O => \off[1]_i_3_n_0\
    );
\off[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => \^off_reg[3]_0\(0),
      I1 => \^off_reg[3]_0\(1),
      I2 => \off[10]_i_8_n_0\,
      I3 => off_stored(2),
      I4 => cnt0,
      O => p_1_in(2)
    );
\off[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A802A802A80"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \^off_reg[3]_0\(0),
      I3 => \^off_reg[3]_0\(2),
      I4 => off_stored(3),
      I5 => cnt0,
      O => p_1_in(3)
    );
\off[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAAABAAABAA"
    )
        port map (
      I0 => \off[4]_i_2_n_0\,
      I1 => \off_reg_n_0_[4]\,
      I2 => \off[4]_i_3_n_0\,
      I3 => \off[10]_i_8_n_0\,
      I4 => off_stored(4),
      I5 => cnt0,
      O => p_1_in(4)
    );
\off[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFAAAFAAAAAAA"
    )
        port map (
      I0 => \off[4]_i_4_n_0\,
      I1 => \^off_reg[3]_0\(2),
      I2 => \off[10]_i_6_n_0\,
      I3 => \off_reg_n_0_[4]\,
      I4 => \^off_reg[3]_0\(1),
      I5 => \^off_reg[3]_0\(0),
      O => \off[4]_i_2_n_0\
    );
\off[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^off_reg[3]_0\(1),
      I1 => \^off_reg[3]_0\(0),
      I2 => \^off_reg[3]_0\(2),
      O => \off[4]_i_3_n_0\
    );
\off[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080800000000"
    )
        port map (
      I0 => \off[4]_i_5_n_0\,
      I1 => \off[10]_i_6_n_0\,
      I2 => \^off_reg[3]_0\(1),
      I3 => \off[1]_i_2_n_0\,
      I4 => \off[4]_i_3_n_0\,
      I5 => \off_reg_n_0_[4]\,
      O => \off[4]_i_4_n_0\
    );
\off[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \FSM_sequential_s[state][0]_i_11__0_n_0\,
      I2 => \^off_reg[3]_0\(2),
      I3 => \off_reg_n_0_[5]\,
      O => \off[4]_i_5_n_0\
    );
\off[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFAAAA"
    )
        port map (
      I0 => \off[5]_i_2_n_0\,
      I1 => \^off_reg[3]_0\(0),
      I2 => \^off_reg[3]_0\(1),
      I3 => \off_reg_n_0_[4]\,
      I4 => \off[5]_i_3_n_0\,
      I5 => \off[5]_i_4_n_0\,
      O => p_1_in(5)
    );
\off[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => off_stored(5),
      I1 => cnt0,
      I2 => \off_reg_n_0_[5]\,
      I3 => \off[6]_i_2_n_0\,
      I4 => \off[1]_i_2_n_0\,
      I5 => \off[5]_i_5_n_0\,
      O => \off[5]_i_2_n_0\
    );
\off[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \s_reg[state]\(2),
      I1 => \s_reg[state]\(3),
      I2 => \s_reg[state]\(1),
      I3 => \off_reg_n_0_[5]\,
      O => \off[5]_i_3_n_0\
    );
\off[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220022F0220022"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off[6]_i_2_n_0\,
      I2 => \off[10]_i_6_n_0\,
      I3 => \off_reg_n_0_[5]\,
      I4 => \^off_reg[3]_0\(1),
      I5 => \^off_reg[3]_0\(2),
      O => \off[5]_i_4_n_0\
    );
\off[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \^off_reg[3]_0\(1),
      I1 => \off[10]_i_6_n_0\,
      I2 => \off_reg_n_0_[5]\,
      I3 => \s_reg[state]\(4),
      I4 => \FSM_sequential_s[state][0]_i_11__0_n_0\,
      I5 => \^off_reg[3]_0\(2),
      O => \off[5]_i_5_n_0\
    );
\off[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA208A208A208"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off_reg_n_0_[5]\,
      I2 => \off[6]_i_2_n_0\,
      I3 => \off_reg_n_0_[6]\,
      I4 => off_stored(6),
      I5 => cnt0,
      O => p_1_in(6)
    );
\off[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^off_reg[3]_0\(2),
      I1 => \^off_reg[3]_0\(0),
      I2 => \^off_reg[3]_0\(1),
      I3 => \off_reg_n_0_[4]\,
      O => \off[6]_i_2_n_0\
    );
\off[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF828282"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off[8]_i_2_n_0\,
      I2 => \off_reg_n_0_[7]\,
      I3 => off_stored(7),
      I4 => cnt0,
      O => p_1_in(7)
    );
\off[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA208A208A208"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off_reg_n_0_[7]\,
      I2 => \off[8]_i_2_n_0\,
      I3 => \off_reg_n_0_[8]\,
      I4 => off_stored(8),
      I5 => cnt0,
      O => p_1_in(8)
    );
\off[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \off_reg_n_0_[5]\,
      I1 => \^off_reg[3]_0\(2),
      I2 => \^off_reg[3]_0\(0),
      I3 => \^off_reg[3]_0\(1),
      I4 => \off_reg_n_0_[4]\,
      I5 => \off_reg_n_0_[6]\,
      O => \off[8]_i_2_n_0\
    );
\off[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF828282"
    )
        port map (
      I0 => \off[10]_i_8_n_0\,
      I1 => \off[10]_i_9_n_0\,
      I2 => \off_reg_n_0_[9]\,
      I3 => off_stored(9),
      I4 => cnt0,
      O => p_1_in(9)
    );
\off_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(0),
      Q => \off_reg_n_0_[0]\,
      R => off
    );
\off_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(10),
      Q => \off_reg_n_0_[10]\,
      S => off
    );
\off_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(1),
      Q => \^off_reg[3]_0\(0),
      S => off
    );
\off_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(2),
      Q => \^off_reg[3]_0\(1),
      S => off
    );
\off_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(3),
      Q => \^off_reg[3]_0\(2),
      S => off
    );
\off_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(4),
      Q => \off_reg_n_0_[4]\,
      S => off
    );
\off_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(5),
      Q => \off_reg_n_0_[5]\,
      S => off
    );
\off_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(6),
      Q => \off_reg_n_0_[6]\,
      S => off
    );
\off_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(7),
      Q => \off_reg_n_0_[7]\,
      S => off
    );
\off_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(8),
      Q => \off_reg_n_0_[8]\,
      S => off
    );
\off_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \a[off_update]\(1),
      D => p_1_in(9),
      Q => \off_reg_n_0_[9]\,
      S => off
    );
\off_stored[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(0),
      O => \^a[off_store]\
    );
\off_stored_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[0]\,
      Q => off_stored(0),
      R => '0'
    );
\off_stored_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[10]\,
      Q => off_stored(10),
      R => '0'
    );
\off_stored_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \^off_reg[3]_0\(0),
      Q => off_stored(1),
      R => '0'
    );
\off_stored_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \^off_reg[3]_0\(1),
      Q => off_stored(2),
      R => '0'
    );
\off_stored_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \^off_reg[3]_0\(2),
      Q => off_stored(3),
      R => '0'
    );
\off_stored_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[4]\,
      Q => off_stored(4),
      R => '0'
    );
\off_stored_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[5]\,
      Q => off_stored(5),
      R => '0'
    );
\off_stored_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[6]\,
      Q => off_stored(6),
      R => '0'
    );
\off_stored_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[7]\,
      Q => off_stored(7),
      R => '0'
    );
\off_stored_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[8]\,
      Q => off_stored(8),
      R => '0'
    );
\off_stored_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^a[off_store]\,
      D => \off_reg_n_0_[9]\,
      Q => off_stored(9),
      R => '0'
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^off_reg[3]_0\(1),
      I1 => \^off_reg[3]_0\(0),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^off_reg[3]_0\(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(4),
      I4 => \s_reg[state]\(2),
      O => \^dp_ram_udp_regacc[port_b][o][rd]\
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => reg_read_prev,
      O => \dp_ram_counts[port_b][o][rd]\
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \off_reg_n_0_[9]\,
      I1 => \off_reg_n_0_[7]\,
      I2 => \off[8]_i_2_n_0\,
      I3 => \off_reg_n_0_[8]\,
      I4 => \off_reg_n_0_[10]\,
      O => ADDRBWRADDR(9)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \off_reg_n_0_[8]\,
      I1 => \off_reg_n_0_[6]\,
      I2 => \off[6]_i_2_n_0\,
      I3 => \off_reg_n_0_[5]\,
      I4 => \off_reg_n_0_[7]\,
      I5 => \off_reg_n_0_[9]\,
      O => ADDRBWRADDR(8)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \off_reg_n_0_[7]\,
      I1 => \off_reg_n_0_[5]\,
      I2 => \off[6]_i_2_n_0\,
      I3 => \off_reg_n_0_[6]\,
      I4 => \off_reg_n_0_[8]\,
      O => ADDRBWRADDR(7)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \off_reg_n_0_[6]\,
      I1 => \off[6]_i_2_n_0\,
      I2 => \off_reg_n_0_[5]\,
      I3 => \off_reg_n_0_[7]\,
      O => ADDRBWRADDR(6)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \off_reg_n_0_[5]\,
      I1 => \^off_reg[3]_0\(2),
      I2 => \^off_reg[3]_0\(0),
      I3 => \^off_reg[3]_0\(1),
      I4 => \off_reg_n_0_[4]\,
      I5 => \off_reg_n_0_[6]\,
      O => ADDRBWRADDR(5)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \off_reg_n_0_[4]\,
      I1 => \^off_reg[3]_0\(1),
      I2 => \^off_reg[3]_0\(0),
      I3 => \^off_reg[3]_0\(2),
      I4 => \off_reg_n_0_[5]\,
      O => ADDRBWRADDR(4)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^off_reg[3]_0\(2),
      I1 => \^off_reg[3]_0\(0),
      I2 => \^off_reg[3]_0\(1),
      I3 => \off_reg_n_0_[4]\,
      O => ADDRBWRADDR(3)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^off_reg[3]_0\(1),
      I1 => \^off_reg[3]_0\(0),
      I2 => \^off_reg[3]_0\(2),
      O => ADDRBWRADDR(2)
    );
\read_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(0),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(0),
      O => \read_data[0]_i_1_n_0\
    );
\read_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(10),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(10),
      O => \read_data[10]_i_1_n_0\
    );
\read_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(11),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(11),
      O => \read_data[11]_i_1_n_0\
    );
\read_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(12),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(12),
      O => \read_data[12]_i_1_n_0\
    );
\read_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(13),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(13),
      O => \read_data[13]_i_1_n_0\
    );
\read_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(14),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(14),
      O => \read_data[14]_i_1_n_0\
    );
\read_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(15),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(15),
      O => \read_data[15]_i_1_n_0\
    );
\read_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(16),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(16),
      O => \read_data[16]_i_1_n_0\
    );
\read_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(17),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(17),
      O => \read_data[17]_i_1_n_0\
    );
\read_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(18),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(18),
      O => \read_data[18]_i_1_n_0\
    );
\read_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(19),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(19),
      O => \read_data[19]_i_1_n_0\
    );
\read_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(1),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(1),
      O => \read_data[1]_i_1_n_0\
    );
\read_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(20),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(20),
      O => \read_data[20]_i_1_n_0\
    );
\read_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(21),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(21),
      O => \read_data[21]_i_1_n_0\
    );
\read_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(22),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(22),
      O => \read_data[22]_i_1_n_0\
    );
\read_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(23),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(23),
      O => \read_data[23]_i_1_n_0\
    );
\read_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(24),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(24),
      O => \read_data[24]_i_1_n_0\
    );
\read_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(25),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(25),
      O => \read_data[25]_i_1_n_0\
    );
\read_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(26),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(26),
      O => \read_data[26]_i_1_n_0\
    );
\read_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(27),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(27),
      O => \read_data[27]_i_1_n_0\
    );
\read_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(28),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(28),
      O => \read_data[28]_i_1_n_0\
    );
\read_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(29),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(29),
      O => \read_data[29]_i_1_n_0\
    );
\read_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(2),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(2),
      O => \read_data[2]_i_1_n_0\
    );
\read_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(30),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(30),
      O => \read_data[30]_i_1_n_0\
    );
\read_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(0),
      I3 => \read_data[31]_i_4_n_0\,
      I4 => regacc_pst_done,
      I5 => \read_data[31]_i_5_n_0\,
      O => \a[reset_read]\
    );
\read_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(1),
      O => \a[latch_done]\
    );
\read_data[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(31),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(31),
      O => \read_data[31]_i_3_n_0\
    );
\read_data[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      O => \read_data[31]_i_4_n_0\
    );
\read_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \cnt_reg__0\(2),
      I1 => cnt_reg(0),
      I2 => cnt_reg(1),
      I3 => \cnt_reg__0\(3),
      O => \read_data[31]_i_5_n_0\
    );
\read_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(3),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(3),
      O => \read_data[3]_i_1_n_0\
    );
\read_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(4),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(4),
      O => \read_data[4]_i_1_n_0\
    );
\read_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(5),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(5),
      O => \read_data[5]_i_1_n_0\
    );
\read_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(6),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(6),
      O => \read_data[6]_i_1_n_0\
    );
\read_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(7),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(7),
      O => \read_data[7]_i_1_n_0\
    );
\read_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(8),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(8),
      O => \read_data[8]_i_1_n_0\
    );
\read_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => regacc_pst_int_data_rd(9),
      I1 => int_op_reg_n_0,
      I2 => regacc_pst_ext_data_rd(9),
      O => \read_data[9]_i_1_n_0\
    );
\read_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[0]_i_1_n_0\,
      Q => \read_data_reg_n_0_[0]\,
      R => \a[reset_read]\
    );
\read_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[10]_i_1_n_0\,
      Q => \read_data_reg_n_0_[10]\,
      R => \a[reset_read]\
    );
\read_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[11]_i_1_n_0\,
      Q => \read_data_reg_n_0_[11]\,
      R => \a[reset_read]\
    );
\read_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[12]_i_1_n_0\,
      Q => \read_data_reg_n_0_[12]\,
      R => \a[reset_read]\
    );
\read_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[13]_i_1_n_0\,
      Q => \read_data_reg_n_0_[13]\,
      R => \a[reset_read]\
    );
\read_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[14]_i_1_n_0\,
      Q => \read_data_reg_n_0_[14]\,
      R => \a[reset_read]\
    );
\read_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[15]_i_1_n_0\,
      Q => \read_data_reg_n_0_[15]\,
      R => \a[reset_read]\
    );
\read_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[16]_i_1_n_0\,
      Q => in13(0),
      R => \a[reset_read]\
    );
\read_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[17]_i_1_n_0\,
      Q => in13(1),
      R => \a[reset_read]\
    );
\read_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[18]_i_1_n_0\,
      Q => in13(2),
      R => \a[reset_read]\
    );
\read_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[19]_i_1_n_0\,
      Q => in13(3),
      R => \a[reset_read]\
    );
\read_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[1]_i_1_n_0\,
      Q => \read_data_reg_n_0_[1]\,
      R => \a[reset_read]\
    );
\read_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[20]_i_1_n_0\,
      Q => in13(4),
      R => \a[reset_read]\
    );
\read_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[21]_i_1_n_0\,
      Q => in13(5),
      R => \a[reset_read]\
    );
\read_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[22]_i_1_n_0\,
      Q => in13(6),
      R => \a[reset_read]\
    );
\read_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[23]_i_1_n_0\,
      Q => in13(7),
      R => \a[reset_read]\
    );
\read_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[24]_i_1_n_0\,
      Q => in13(8),
      R => \a[reset_read]\
    );
\read_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[25]_i_1_n_0\,
      Q => in13(9),
      R => \a[reset_read]\
    );
\read_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[26]_i_1_n_0\,
      Q => in13(10),
      R => \a[reset_read]\
    );
\read_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[27]_i_1_n_0\,
      Q => in13(11),
      R => \a[reset_read]\
    );
\read_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[28]_i_1_n_0\,
      Q => in13(12),
      R => \a[reset_read]\
    );
\read_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[29]_i_1_n_0\,
      Q => in13(13),
      R => \a[reset_read]\
    );
\read_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[2]_i_1_n_0\,
      Q => \read_data_reg_n_0_[2]\,
      R => \a[reset_read]\
    );
\read_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[30]_i_1_n_0\,
      Q => in13(14),
      R => \a[reset_read]\
    );
\read_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[31]_i_3_n_0\,
      Q => in13(15),
      R => \a[reset_read]\
    );
\read_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[3]_i_1_n_0\,
      Q => \read_data_reg_n_0_[3]\,
      R => \a[reset_read]\
    );
\read_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[4]_i_1_n_0\,
      Q => \read_data_reg_n_0_[4]\,
      R => \a[reset_read]\
    );
\read_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[5]_i_1_n_0\,
      Q => \read_data_reg_n_0_[5]\,
      R => \a[reset_read]\
    );
\read_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[6]_i_1_n_0\,
      Q => \read_data_reg_n_0_[6]\,
      R => \a[reset_read]\
    );
\read_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[7]_i_1_n_0\,
      Q => \read_data_reg_n_0_[7]\,
      R => \a[reset_read]\
    );
\read_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[8]_i_1_n_0\,
      Q => \read_data_reg_n_0_[8]\,
      R => \a[reset_read]\
    );
\read_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \a[latch_done]\,
      D => \read_data[9]_i_1_n_0\,
      Q => \read_data_reg_n_0_[9]\,
      R => \a[reset_read]\
    );
\reg_data_rd[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055FD"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[0]_i_2_n_0\,
      I2 => \reg_data_rd[0]_i_3_n_0\,
      I3 => \reg_data_rd[0]_i_4_n_0\,
      I4 => \reg_data_rd_reg[0]_1\,
      O => regacc_int_read_reg_3(0)
    );
\reg_data_rd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545054000450040"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[0]_i_6_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \reg_data_rd_reg[0]\,
      I5 => \reg_data_rd_reg[0]_0\,
      O => \reg_data_rd[0]_i_2_n_0\
    );
\reg_data_rd[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_12_n_0\,
      I1 => reg_int_addr(9),
      I2 => \^regacc_pre2_addr_reg[8]_0\(6),
      I3 => \^regacc_pre2_addr_reg[8]_0\(5),
      I4 => \^regacc_pre2_addr_reg[8]_0\(7),
      I5 => \^regacc_pre2_addr_reg[8]_0\(8),
      O => \reg_data_rd[0]_i_3_n_0\
    );
\reg_data_rd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAABBBBBBA"
    )
        port map (
      I0 => \mdio_req_d[31]_i_2_n_0\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(1),
      I5 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[0]_i_4_n_0\
    );
\reg_data_rd[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \reg_data_rd[16]_i_4_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \rawregs_reg[3]_11\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      I4 => \reg_data_rd[0]_i_2_0\(0),
      O => \reg_data_rd[0]_i_6_n_0\
    );
\reg_data_rd[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFF1F100FF"
    )
        port map (
      I0 => \reg_data_rd[22]_i_2_n_0\,
      I1 => \reg_data_rd[10]_i_2_n_0\,
      I2 => \reg_data_rd[10]_i_3_n_0\,
      I3 => \reg_data_rd_reg[10]\,
      I4 => \^reg_int_read\,
      I5 => \mdio_req_d[31]_i_2_n_0\,
      O => regacc_int_read_reg_3(6)
    );
\reg_data_rd[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(8),
      I1 => \reg_data_rd[11]_i_5_0\(8),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(8),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[10]_i_10_n_0\
    );
\reg_data_rd[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[10]_i_2_n_0\
    );
\reg_data_rd[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002888A"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \reg_data_rd[0]_i_3_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(4),
      I3 => \reg_data_rd[10]_i_5_n_0\,
      I4 => \reg_data_rd_reg[10]\,
      O => \reg_data_rd[10]_i_3_n_0\
    );
\reg_data_rd[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \reg_data_rd[10]_i_3_0\,
      I1 => \reg_data_rd[10]_i_3_1\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \reg_data_rd[10]_i_10_n_0\,
      O => \reg_data_rd[10]_i_5_n_0\
    );
\reg_data_rd[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFF4F400FF"
    )
        port map (
      I0 => \reg_data_rd[22]_i_2_n_0\,
      I1 => \reg_data_rd[11]_i_2_n_0\,
      I2 => \reg_data_rd[11]_i_3_n_0\,
      I3 => \reg_data_rd_reg[11]\,
      I4 => \^reg_int_read\,
      I5 => \mdio_req_d[31]_i_2_n_0\,
      O => regacc_int_read_reg_3(7)
    );
\reg_data_rd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \reg_data_rd[11]_i_2_n_0\
    );
\reg_data_rd[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \reg_data_rd[11]_i_5_n_0\,
      I2 => \reg_data_rd[0]_i_3_n_0\,
      I3 => \reg_data_rd_reg[11]\,
      O => \reg_data_rd[11]_i_3_n_0\
    );
\reg_data_rd[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFAFBAFFBFF"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[11]_i_3_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \reg_data_rd[11]_i_9_n_0\,
      I5 => \reg_data_rd[11]_i_3_1\,
      O => \reg_data_rd[11]_i_5_n_0\
    );
\reg_data_rd[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(9),
      I1 => \reg_data_rd[11]_i_5_0\(9),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(9),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[11]_i_9_n_0\
    );
\reg_data_rd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEEEEEEE"
    )
        port map (
      I0 => \reg_data_rd[12]_i_2_n_0\,
      I1 => \reg_data_rd_reg[12]\,
      I2 => \reg_data_rd[30]_i_4_n_0\,
      I3 => \reg_data_rd_reg[12]_0\,
      I4 => \reg_data_rd[12]_i_5_n_0\,
      I5 => \reg_data_rd[12]_i_6_n_0\,
      O => \regacc_pre2_addr_reg[1]_0\
    );
\reg_data_rd[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[12]_i_10_n_0\
    );
\reg_data_rd[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \^reg_int_read\,
      O => \reg_data_rd[12]_i_2_n_0\
    );
\reg_data_rd[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[12]_i_5_n_0\
    );
\reg_data_rd[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0080008"
    )
        port map (
      I0 => \reg_data_rd_reg[15]\(10),
      I1 => \reg_data_rd[9]_i_3_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd_reg[31]\(10),
      I5 => \reg_data_rd[12]_i_9_n_0\,
      O => \reg_data_rd[12]_i_6_n_0\
    );
\reg_data_rd[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd[16]_i_4_1\(1),
      I4 => \rawregs_reg[3]_11\(2),
      I5 => \reg_data_rd[12]_i_10_n_0\,
      O => \reg_data_rd[12]_i_9_n_0\
    );
\reg_data_rd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022222"
    )
        port map (
      I0 => \reg_data_rd[13]_i_2_n_0\,
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd[13]_i_3_n_0\,
      I3 => \reg_data_rd[13]_i_4_n_0\,
      I4 => \reg_data_rd[13]_i_5_n_0\,
      I5 => \reg_data_rd_reg[13]_0\,
      O => regacc_int_read_reg_3(8)
    );
\reg_data_rd[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[13]_i_7_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \reg_data_rd_reg[13]\,
      I4 => \^regacc_int_read_reg_2\,
      O => \reg_data_rd[13]_i_2_n_0\
    );
\reg_data_rd[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[13]_i_3_n_0\
    );
\reg_data_rd[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CB"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[13]_i_4_n_0\
    );
\reg_data_rd[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      O => \reg_data_rd[13]_i_5_n_0\
    );
\reg_data_rd[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50040004"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[15]\(11),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd_reg[31]\(11),
      O => \reg_data_rd[13]_i_7_n_0\
    );
\reg_data_rd[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \^regacc_int_read_reg_6\,
      I1 => \^reg_int_read\,
      I2 => \reg_data_rd[31]_i_5_n_0\,
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \^regacc_int_read_reg_0\,
      O => \^regacc_int_read_reg_5\(0)
    );
\reg_data_rd[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFAEAE00FF"
    )
        port map (
      I0 => \reg_data_rd[17]_i_3_n_0\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \reg_data_rd[14]_i_4_n_0\,
      I3 => \reg_data_rd_reg[14]\,
      I4 => \^reg_int_read\,
      I5 => \mdio_req_d[31]_i_2_n_0\,
      O => regacc_int_read_reg_3(9)
    );
\reg_data_rd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => reg_int_addr(11),
      I1 => reg_int_addr(10),
      I2 => reg_int_addr(9),
      I3 => reg_read_prev,
      I4 => reg_int_cnt(1),
      I5 => \^regacc_pre2_cnt_reg[0]_0\(0),
      O => \^regacc_pre2_addr_reg[11]_1\
    );
\reg_data_rd[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFF303F"
    )
        port map (
      I0 => \reg_data_rd_reg[14]\,
      I1 => \reg_data_rd[14]_i_6_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \reg_data_rd_reg[14]_0\,
      I4 => \^regacc_pre2_addr_reg[8]_0\(4),
      I5 => \reg_data_rd[0]_i_3_n_0\,
      O => \reg_data_rd[14]_i_4_n_0\
    );
\reg_data_rd[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50040004"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[15]\(12),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd_reg[31]\(12),
      O => \reg_data_rd[14]_i_6_n_0\
    );
\reg_data_rd[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mdio_req_d[31]_i_2_n_0\,
      I1 => \^reg_int_read\,
      O => \^regacc_int_read_reg_0\
    );
\reg_data_rd[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEAE"
    )
        port map (
      I0 => \reg_data_rd[15]_i_3_n_0\,
      I1 => \reg_data_rd[30]_i_4_n_0\,
      I2 => \reg_data_rd[15]_i_4_n_0\,
      I3 => \reg_data_rd[15]_i_5_n_0\,
      I4 => \reg_data_rd[15]_i_6_n_0\,
      O => \regacc_pre2_addr_reg[2]_0\
    );
\reg_data_rd[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[15]_2\,
      I2 => \reg_data_rd_reg[15]_3\,
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \reg_data_rd_reg[31]_1\(8),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[15]_i_3_n_0\
    );
\reg_data_rd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => \reg_data_rd[12]_i_5_n_0\,
      I1 => \reg_data_rd_reg[15]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd_reg[15]_1\(0),
      I5 => \reg_data_rd[16]_i_4_0\(1),
      O => \reg_data_rd[15]_i_4_n_0\
    );
\reg_data_rd[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0002000000020"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(2),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(13),
      O => \reg_data_rd[15]_i_5_n_0\
    );
\reg_data_rd[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000800000008"
    )
        port map (
      I0 => \reg_data_rd_reg[15]\(13),
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      I4 => \^regacc_pre2_addr_reg[8]_0\(1),
      I5 => \reg_data_rd[16]_i_4_1\(2),
      O => \reg_data_rd[15]_i_6_n_0\
    );
\reg_data_rd[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA03AA00AA03AA03"
    )
        port map (
      I0 => \reg_data_rd_reg[17]\,
      I1 => \reg_data_rd_reg[16]\,
      I2 => \reg_data_rd[16]_i_3_n_0\,
      I3 => \^regacc_int_read_reg_0\,
      I4 => \reg_data_rd[16]_i_4_n_0\,
      I5 => \^regacc_int_read_reg_2\,
      O => regacc_int_read_reg_3(10)
    );
\reg_data_rd[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(3),
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \tcp_ctrl_stat[base_seqno]\(3),
      O => \reg_data_rd[16]_i_10_n_0\
    );
\reg_data_rd[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444004444044"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^reg_int_read\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(1),
      I5 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[16]_i_3_n_0\
    );
\reg_data_rd[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => \reg_data_rd[16]_i_8_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \reg_data_rd[16]_i_9_n_0\,
      I3 => \reg_data_rd_reg[31]\(14),
      I4 => \^regacc_pre2_addr_reg[8]_0\(2),
      I5 => \^regacc_pre2_addr_reg[8]_0\(4),
      O => \reg_data_rd[16]_i_4_n_0\
    );
\reg_data_rd[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[0]_i_3_n_0\,
      O => \^regacc_int_read_reg_2\
    );
\reg_data_rd[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84800400"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \reg_data_rd[16]_i_4_1\(3),
      I4 => \reg_data_rd[16]_i_4_0\(2),
      I5 => \reg_data_rd[16]_i_10_n_0\,
      O => \reg_data_rd[16]_i_8_n_0\
    );
\reg_data_rd[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \reg_data_rd[16]_i_9_n_0\
    );
\reg_data_rd[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8B8B8"
    )
        port map (
      I0 => \reg_data_rd_reg[17]\,
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd[17]_i_2_n_0\,
      I3 => \reg_data_rd[17]_i_3_n_0\,
      I4 => \^reg_int_read\,
      I5 => \reg_data_rd[17]_i_4_n_0\,
      O => regacc_int_read_reg_3(11)
    );
\reg_data_rd[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \reg_data_rd[30]_i_4_n_0\,
      I1 => \reg_data_rd_reg[31]\(15),
      I2 => \reg_data_rd[31]_i_10_n_0\,
      I3 => \reg_data_rd[31]_i_9_n_0\,
      I4 => \tcp_ctrl_stat[base_seqno]\(4),
      O => \reg_data_rd[17]_i_2_n_0\
    );
\reg_data_rd[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \reg_data_rd[22]_i_2_n_0\,
      O => \reg_data_rd[17]_i_3_n_0\
    );
\reg_data_rd[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[17]_0\,
      I2 => \reg_data_rd_reg[17]_1\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(0),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[17]_i_4_n_0\
    );
\reg_data_rd[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFF30AAAAFFFF"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(0),
      I1 => \reg_data_rd[18]_i_2_n_0\,
      I2 => \reg_data_rd[30]_i_4_n_0\,
      I3 => \reg_data_rd[18]_i_3_n_0\,
      I4 => \^regacc_int_read_reg_0\,
      I5 => \reg_data_rd[18]_i_4_n_0\,
      O => regacc_int_read_reg_3(12)
    );
\reg_data_rd[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFDFFFFFFFDF"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(5),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(16),
      O => \reg_data_rd[18]_i_2_n_0\
    );
\reg_data_rd[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440400"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^reg_int_read\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \^regacc_pre2_addr_reg[8]_0\(2),
      I5 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \reg_data_rd[18]_i_3_n_0\
    );
\reg_data_rd[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0027FF27"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[18]\,
      I2 => \reg_data_rd_reg[18]_0\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(1),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[18]_i_4_n_0\
    );
\reg_data_rd[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(1),
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd[19]_i_2_n_0\,
      I3 => \^reg_int_read\,
      I4 => \reg_data_rd[19]_i_3_n_0\,
      O => regacc_int_read_reg_3(13)
    );
\reg_data_rd[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB0BFFFF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_10_n_0\,
      I1 => \reg_data_rd_reg[31]\(17),
      I2 => \tcp_ctrl_stat[base_seqno]\(6),
      I3 => \reg_data_rd[31]_i_9_n_0\,
      I4 => \reg_data_rd[30]_i_6_n_0\,
      I5 => \reg_data_rd[19]_i_4_n_0\,
      O => \reg_data_rd[19]_i_2_n_0\
    );
\reg_data_rd[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001BFF1B"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[19]\,
      I2 => \reg_data_rd_reg[19]_0\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(2),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[19]_i_3_n_0\
    );
\reg_data_rd[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \reg_data_rd[22]_i_2_n_0\,
      O => \reg_data_rd[19]_i_4_n_0\
    );
\reg_data_rd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAF0CC"
    )
        port map (
      I0 => \reg_data_rd[1]_i_2_n_0\,
      I1 => \reg_data_rd_reg[1]_2\,
      I2 => \reg_data_rd_reg[31]_1\(0),
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \^regacc_int_read_reg_2\,
      I5 => \reg_data_rd[7]_i_4_n_0\,
      O => regacc_int_read_reg_3(1)
    );
\reg_data_rd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455040504500400"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd_reg[1]\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \reg_data_rd_reg[1]_0\,
      I5 => \reg_data_rd_reg[1]_1\,
      O => \reg_data_rd[1]_i_2_n_0\
    );
\reg_data_rd[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF100010"
    )
        port map (
      I0 => \reg_data_rd[20]_i_2_n_0\,
      I1 => \reg_data_rd[20]_i_3_n_0\,
      I2 => \reg_data_rd[20]_i_4_n_0\,
      I3 => \^regacc_int_read_reg_0\,
      I4 => \reg_data_rd_reg[31]_0\(2),
      O => regacc_int_read_reg_3(14)
    );
\reg_data_rd[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA200A2A2"
    )
        port map (
      I0 => \^regacc_int_read_reg_2\,
      I1 => \tcp_ctrl_stat[base_seqno]\(7),
      I2 => \reg_data_rd[31]_i_9_n_0\,
      I3 => \reg_data_rd[31]_i_10_n_0\,
      I4 => \reg_data_rd_reg[31]\(18),
      I5 => \^regacc_pre2_addr_reg[8]_0\(4),
      O => \reg_data_rd[20]_i_2_n_0\
    );
\reg_data_rd[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444404444"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^reg_int_read\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[20]_i_3_n_0\
    );
\reg_data_rd[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF044"
    )
        port map (
      I0 => \reg_data_rd[20]_i_5_n_0\,
      I1 => \reg_data_rd[20]_i_6_n_0\,
      I2 => \reg_data_rd_reg[31]_1\(3),
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[20]_i_4_n_0\
    );
\reg_data_rd[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \reg_data_rd[31]_i_8_2\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \reg_data_rd[31]_i_8_3\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd[20]_i_7_n_0\,
      O => \reg_data_rd[20]_i_5_n_0\
    );
\reg_data_rd[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => \reg_data_rd[20]_i_4_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \reg_data_rd[20]_i_4_1\,
      O => \reg_data_rd[20]_i_6_n_0\
    );
\reg_data_rd[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333BB33"
    )
        port map (
      I0 => \reg_data_rd[31]_i_14_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      I2 => \reg_data_rd[31]_i_14_1\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[20]_i_7_n_0\
    );
\reg_data_rd[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAACFCC"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(3),
      I1 => \reg_data_rd[30]_i_2_n_0\,
      I2 => \reg_data_rd[21]_i_2_n_0\,
      I3 => \reg_data_rd[30]_i_4_n_0\,
      I4 => \^regacc_int_read_reg_0\,
      I5 => \reg_data_rd_reg[21]\,
      O => regacc_int_read_reg_3(15)
    );
\reg_data_rd[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFDFFFFFFFDF"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(8),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(19),
      O => \reg_data_rd[21]_i_2_n_0\
    );
\reg_data_rd[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F7F7F0F0F0F0"
    )
        port map (
      I0 => \reg_data_rd[22]_i_2_n_0\,
      I1 => \reg_data_rd[22]_i_3_n_0\,
      I2 => \reg_data_rd[22]_i_4_n_0\,
      I3 => \reg_data_rd_reg[31]_0\(4),
      I4 => \mdio_req_d[31]_i_2_n_0\,
      I5 => \^reg_int_read\,
      O => regacc_int_read_reg_3(16)
    );
\reg_data_rd[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[22]_i_2_n_0\
    );
\reg_data_rd[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDF55DF"
    )
        port map (
      I0 => \reg_data_rd[30]_i_6_n_0\,
      I1 => \reg_data_rd[31]_i_9_n_0\,
      I2 => \tcp_ctrl_stat[base_seqno]\(9),
      I3 => \reg_data_rd_reg[31]\(20),
      I4 => \reg_data_rd[31]_i_10_n_0\,
      O => \reg_data_rd[22]_i_3_n_0\
    );
\reg_data_rd[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[22]\,
      I2 => \reg_data_rd_reg[22]_0\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(4),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[22]_i_4_n_0\
    );
\reg_data_rd[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0D0000000D00"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \reg_data_rd[23]_i_2_n_0\,
      I3 => \reg_data_rd_reg[23]\,
      I4 => \^regacc_int_read_reg_0\,
      I5 => \reg_data_rd_reg[31]_0\(5),
      O => regacc_int_read_reg_3(17)
    );
\reg_data_rd[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA200A2A2"
    )
        port map (
      I0 => \^regacc_int_read_reg_2\,
      I1 => \tcp_ctrl_stat[base_seqno]\(10),
      I2 => \reg_data_rd[31]_i_9_n_0\,
      I3 => \reg_data_rd[31]_i_10_n_0\,
      I4 => \reg_data_rd_reg[31]\(21),
      I5 => \^regacc_pre2_addr_reg[8]_0\(4),
      O => \reg_data_rd[23]_i_2_n_0\
    );
\reg_data_rd[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0808080808AA"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[30]_i_6_n_0\,
      I2 => \reg_data_rd[24]_i_4_n_0\,
      I3 => \reg_data_rd[22]_i_2_n_0\,
      I4 => \^regacc_pre2_addr_reg[8]_0\(1),
      I5 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => regacc_int_read_reg_8
    );
\reg_data_rd[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFDFFFFFFFDF"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(11),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(22),
      O => \reg_data_rd[24]_i_4_n_0\
    );
\reg_data_rd[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[30]_i_6_n_0\,
      I2 => \reg_data_rd[25]_i_6_n_0\,
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      I5 => \reg_data_rd[22]_i_2_n_0\,
      O => regacc_int_read_reg_7
    );
\reg_data_rd[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFDFFFFFFFDF"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(12),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(23),
      O => \reg_data_rd[25]_i_6_n_0\
    );
\reg_data_rd[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFACAFACAFAC"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(6),
      I1 => \reg_data_rd[26]_i_2_n_0\,
      I2 => \^regacc_int_read_reg_0\,
      I3 => \reg_data_rd[26]_i_3_n_0\,
      I4 => \reg_data_rd[30]_i_4_n_0\,
      I5 => \reg_data_rd[26]_i_4_n_0\,
      O => regacc_int_read_reg_3(18)
    );
\reg_data_rd[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000444400000"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^reg_int_read\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      I4 => \^regacc_pre2_addr_reg[8]_0\(2),
      I5 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[26]_i_2_n_0\
    );
\reg_data_rd[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[26]\,
      I2 => \reg_data_rd_reg[26]_0\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(6),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[26]_i_3_n_0\
    );
\reg_data_rd[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A00000C0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(24),
      I1 => \tcp_ctrl_stat[base_seqno]\(13),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[26]_i_4_n_0\
    );
\reg_data_rd[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(7),
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd[27]_i_2_n_0\,
      I3 => \^reg_int_read\,
      I4 => \reg_data_rd[27]_i_3_n_0\,
      O => regacc_int_read_reg_3(19)
    );
\reg_data_rd[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB0BFFFF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_10_n_0\,
      I1 => \reg_data_rd_reg[31]\(25),
      I2 => \tcp_ctrl_stat[base_seqno]\(14),
      I3 => \reg_data_rd[31]_i_9_n_0\,
      I4 => \reg_data_rd[30]_i_6_n_0\,
      I5 => \reg_data_rd[27]_i_4_n_0\,
      O => \reg_data_rd[27]_i_2_n_0\
    );
\reg_data_rd[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0027FF27"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[27]\,
      I2 => \reg_data_rd_reg[27]_0\,
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \reg_data_rd_reg[31]_1\(7),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[27]_i_3_n_0\
    );
\reg_data_rd[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \reg_data_rd[22]_i_2_n_0\,
      O => \reg_data_rd[27]_i_4_n_0\
    );
\reg_data_rd[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(8),
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd_reg[28]\,
      I3 => \reg_data_rd[28]_i_3_n_0\,
      I4 => \^reg_int_read\,
      O => regacc_int_read_reg_3(20)
    );
\reg_data_rd[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770777777777077"
    )
        port map (
      I0 => \reg_data_rd[28]_i_6_n_0\,
      I1 => \reg_data_rd[30]_i_6_n_0\,
      I2 => \reg_data_rd[31]_i_7_n_0\,
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd[11]_i_2_n_0\,
      O => \reg_data_rd[28]_i_3_n_0\
    );
\reg_data_rd[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A00000C0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(26),
      I1 => \tcp_ctrl_stat[base_seqno]\(15),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[28]_i_6_n_0\
    );
\reg_data_rd[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(9),
      I1 => \^regacc_int_read_reg_0\,
      I2 => \reg_data_rd[29]_i_2_n_0\,
      I3 => \^reg_int_read\,
      I4 => \reg_data_rd_reg[29]\,
      O => regacc_int_read_reg_3(21)
    );
\reg_data_rd[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2AAAAAAAA"
    )
        port map (
      I0 => \reg_data_rd[22]_i_2_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(16),
      I2 => \reg_data_rd[31]_i_9_n_0\,
      I3 => \reg_data_rd[31]_i_10_n_0\,
      I4 => \reg_data_rd_reg[31]\(27),
      I5 => \reg_data_rd[30]_i_6_n_0\,
      O => \reg_data_rd[29]_i_2_n_0\
    );
\reg_data_rd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \reg_data_rd_reg[2]\,
      I1 => \reg_data_rd[18]_i_3_n_0\,
      I2 => \reg_data_rd[2]_i_3_n_0\,
      O => \regacc_pre2_addr_reg[2]_2\
    );
\reg_data_rd[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C7F4F7FFFFFFFF"
    )
        port map (
      I0 => \reg_data_rd_reg[2]_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \reg_data_rd_reg[2]_1\,
      I4 => \reg_data_rd[2]_i_8_n_0\,
      I5 => \reg_data_rd[30]_i_4_n_0\,
      O => \reg_data_rd[2]_i_3_n_0\
    );
\reg_data_rd[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(0),
      I1 => \reg_data_rd[11]_i_5_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(0),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[2]_i_8_n_0\
    );
\reg_data_rd[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAACFCC"
    )
        port map (
      I0 => \reg_data_rd_reg[31]_0\(10),
      I1 => \reg_data_rd[30]_i_2_n_0\,
      I2 => \reg_data_rd[30]_i_3_n_0\,
      I3 => \reg_data_rd[30]_i_4_n_0\,
      I4 => \^regacc_int_read_reg_0\,
      I5 => \reg_data_rd_reg[30]\,
      O => regacc_int_read_reg_3(22)
    );
\reg_data_rd[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044600000000"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(3),
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \reg_data_rd[31]_i_7_n_0\,
      I5 => \^reg_int_read\,
      O => \reg_data_rd[30]_i_2_n_0\
    );
\reg_data_rd[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFDFFFFFFFDF"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(17),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd_reg[31]\(28),
      O => \reg_data_rd[30]_i_3_n_0\
    );
\reg_data_rd[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_data_rd[30]_i_6_n_0\,
      I1 => \^reg_int_read\,
      O => \reg_data_rd[30]_i_4_n_0\
    );
\reg_data_rd[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[0]_i_3_n_0\,
      O => \reg_data_rd[30]_i_6_n_0\
    );
\reg_data_rd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[11]_0\,
      I1 => \^regacc_int_read_reg_0\,
      I2 => \^regacc_int_read_reg_6\,
      I3 => \^reg_int_read\,
      I4 => \reg_data_rd[31]_i_5_n_0\,
      O => \^regacc_int_read_reg_5\(1)
    );
\reg_data_rd[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[31]_i_10_n_0\
    );
\reg_data_rd[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_int_addr(9),
      I1 => \^regacc_pre2_addr_reg[8]_0\(8),
      O => \reg_data_rd[31]_i_11_n_0\
    );
\reg_data_rd[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_int_addr(11),
      I1 => reg_int_addr(10),
      O => \reg_data_rd[31]_i_12_n_0\
    );
\reg_data_rd[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_8_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \reg_data_rd[31]_i_8_1\,
      O => \reg_data_rd[31]_i_13_n_0\
    );
\reg_data_rd[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \reg_data_rd[31]_i_8_2\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \reg_data_rd[31]_i_8_3\(1),
      I4 => \reg_data_rd[31]_i_16_n_0\,
      O => \reg_data_rd[31]_i_14_n_0\
    );
\reg_data_rd[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5F5D555"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd[31]_i_14_1\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      I4 => \reg_data_rd[31]_i_14_0\(1),
      O => \reg_data_rd[31]_i_16_n_0\
    );
\reg_data_rd[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF510000005100"
    )
        port map (
      I0 => \reg_data_rd[31]_i_6_n_0\,
      I1 => \^reg_int_read\,
      I2 => \reg_data_rd[31]_i_7_n_0\,
      I3 => \reg_data_rd[31]_i_8_n_0\,
      I4 => \^regacc_int_read_reg_0\,
      I5 => \reg_data_rd_reg[31]_0\(11),
      O => regacc_int_read_reg_3(23)
    );
\reg_data_rd[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => reg_int_addr(11),
      I1 => reg_int_addr(10),
      I2 => reg_int_addr(9),
      I3 => reg_int_cnt(1),
      I4 => \^regacc_pre2_cnt_reg[0]_0\(0),
      I5 => reg_read_prev2,
      O => \^regacc_pre2_addr_reg[11]_0\
    );
\reg_data_rd[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^regacc_int_read_reg_2\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \^reg_int_read\,
      O => \^regacc_int_read_reg_6\
    );
\reg_data_rd[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => access_done_i_2_n_0,
      I1 => \^regacc_pre2_addr_reg[8]_0\(6),
      I2 => \^regacc_pre2_addr_reg[8]_0\(5),
      I3 => \^regacc_pre2_addr_reg[8]_0\(7),
      I4 => \^regacc_pre2_addr_reg[8]_0\(8),
      O => \reg_data_rd[31]_i_5_n_0\
    );
\reg_data_rd[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA200A2A2"
    )
        port map (
      I0 => \^regacc_int_read_reg_2\,
      I1 => \tcp_ctrl_stat[base_seqno]\(18),
      I2 => \reg_data_rd[31]_i_9_n_0\,
      I3 => \reg_data_rd[31]_i_10_n_0\,
      I4 => \reg_data_rd_reg[31]\(29),
      I5 => \^regacc_pre2_addr_reg[8]_0\(4),
      O => \reg_data_rd[31]_i_6_n_0\
    );
\reg_data_rd[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \reg_data_rd[31]_i_11_n_0\,
      I1 => \reg_data_rd[31]_i_12_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(5),
      I3 => \^regacc_pre2_addr_reg[8]_0\(4),
      I4 => \^regacc_pre2_addr_reg[8]_0\(6),
      I5 => \^regacc_pre2_addr_reg[8]_0\(7),
      O => \reg_data_rd[31]_i_7_n_0\
    );
\reg_data_rd[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF044"
    )
        port map (
      I0 => \reg_data_rd[31]_i_13_n_0\,
      I1 => \reg_data_rd[31]_i_14_n_0\,
      I2 => \reg_data_rd_reg[31]_1\(8),
      I3 => \^regacc_pre2_addr_reg[11]_0\,
      I4 => \^regacc_int_read_reg_2\,
      O => \reg_data_rd[31]_i_8_n_0\
    );
\reg_data_rd[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(3),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[31]_i_9_n_0\
    );
\reg_data_rd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDDDD0D0D0"
    )
        port map (
      I0 => \^reg_int_read\,
      I1 => \reg_data_rd[3]_i_2_n_0\,
      I2 => \^regacc_int_read_reg_6\,
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \reg_data_rd_reg[31]_1\(2),
      I5 => \reg_data_rd_reg[3]\,
      O => regacc_int_read_reg_3(2)
    );
\reg_data_rd[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \reg_data_rd_reg[15]\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd[11]_i_5_0\(1),
      I4 => \reg_data_rd_reg[31]\(1),
      I5 => \reg_data_rd[9]_i_3_n_0\,
      O => \reg_data_rd[3]_i_10_n_0\
    );
\reg_data_rd[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA8A8A8"
    )
        port map (
      I0 => \reg_data_rd[3]_i_4_n_0\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \reg_data_rd[3]_i_5_n_0\,
      I3 => \reg_data_rd[12]_i_5_n_0\,
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      I5 => \mdio_req_d[31]_i_2_n_0\,
      O => \reg_data_rd[3]_i_2_n_0\
    );
\reg_data_rd[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFEA"
    )
        port map (
      I0 => \reg_data_rd[0]_i_3_n_0\,
      I1 => \reg_data_rd[3]_i_2_0\,
      I2 => \reg_data_rd[12]_i_5_n_0\,
      I3 => \reg_data_rd[3]_i_9_n_0\,
      I4 => \reg_data_rd[3]_i_10_n_0\,
      I5 => \^regacc_pre2_addr_reg[8]_0\(4),
      O => \reg_data_rd[3]_i_4_n_0\
    );
\reg_data_rd[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(1),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[3]_i_5_n_0\
    );
\reg_data_rd[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \tcp_ctrl_stat[base_seqno]\(0),
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd[16]_i_4_1\(0),
      I4 => \rawregs_reg[3]_11\(1),
      I5 => \reg_data_rd[12]_i_10_n_0\,
      O => \reg_data_rd[3]_i_9_n_0\
    );
\reg_data_rd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFFFFF"
    )
        port map (
      I0 => \reg_data_rd[4]_i_2_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(0),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^reg_int_read\,
      I4 => \reg_data_rd[22]_i_2_n_0\,
      I5 => \reg_data_rd[4]_i_3_n_0\,
      O => \regacc_pre2_addr_reg[0]_0\
    );
\reg_data_rd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \reg_data_rd_reg[4]_1\,
      I2 => \reg_data_rd_reg[4]_2\,
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \reg_data_rd_reg[31]_1\(3),
      I5 => \^regacc_int_read_reg_6\,
      O => \reg_data_rd[4]_i_2_n_0\
    );
\reg_data_rd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \reg_data_rd[30]_i_4_n_0\,
      I1 => \reg_data_rd_reg[4]\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \reg_data_rd_reg[4]_0\,
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      I5 => \reg_data_rd[4]_i_8_n_0\,
      O => \reg_data_rd[4]_i_3_n_0\
    );
\reg_data_rd[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \reg_data_rd_reg[15]\(2),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd[11]_i_5_0\(2),
      I4 => \reg_data_rd_reg[31]\(2),
      I5 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[4]_i_8_n_0\
    );
\reg_data_rd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \reg_data_rd_reg[5]\,
      I1 => \reg_data_rd[26]_i_2_n_0\,
      I2 => \reg_data_rd[5]_i_3_n_0\,
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \reg_data_rd_reg[5]_0\,
      I5 => \reg_data_rd[30]_i_4_n_0\,
      O => \regacc_pre2_addr_reg[3]_0\
    );
\reg_data_rd[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(0),
      I1 => \reg_data_rd_reg[15]\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd[11]_i_5_0\(3),
      I4 => \reg_data_rd_reg[31]\(3),
      I5 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[5]_i_3_n_0\
    );
\reg_data_rd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFF1F100FF"
    )
        port map (
      I0 => \reg_data_rd[22]_i_2_n_0\,
      I1 => \reg_data_rd[13]_i_3_n_0\,
      I2 => \reg_data_rd[6]_i_2_n_0\,
      I3 => \reg_data_rd_reg[6]\,
      I4 => \^reg_int_read\,
      I5 => \mdio_req_d[31]_i_2_n_0\,
      O => regacc_int_read_reg_3(3)
    );
\reg_data_rd[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \reg_data_rd[6]_i_4_n_0\,
      I2 => \reg_data_rd[0]_i_3_n_0\,
      I3 => \reg_data_rd_reg[6]\,
      O => \reg_data_rd[6]_i_2_n_0\
    );
\reg_data_rd[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBAFFBFAFBFF"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[6]_i_7_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \reg_data_rd[6]_i_2_0\,
      I5 => \reg_data_rd[6]_i_2_1\,
      O => \reg_data_rd[6]_i_4_n_0\
    );
\reg_data_rd[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(4),
      I1 => \reg_data_rd[11]_i_5_0\(4),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(4),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[6]_i_7_n_0\
    );
\reg_data_rd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAF0CC"
    )
        port map (
      I0 => \reg_data_rd[7]_i_2_n_0\,
      I1 => \reg_data_rd_reg[7]_1\,
      I2 => \reg_data_rd_reg[31]_1\(5),
      I3 => \^regacc_pre2_addr_reg[11]_1\,
      I4 => \^regacc_int_read_reg_2\,
      I5 => \reg_data_rd[7]_i_4_n_0\,
      O => regacc_int_read_reg_3(4)
    );
\reg_data_rd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545054000450040"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd_reg[7]\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \reg_data_rd_reg[7]_0\,
      I5 => \reg_data_rd[7]_i_7_n_0\,
      O => \reg_data_rd[7]_i_2_n_0\
    );
\reg_data_rd[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^regacc_int_read_reg_0\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \^reg_int_read\,
      O => \reg_data_rd[7]_i_4_n_0\
    );
\reg_data_rd[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(5),
      I1 => \reg_data_rd[11]_i_5_0\(5),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(5),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[7]_i_7_n_0\
    );
\reg_data_rd[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \reg_data_rd[8]_i_2_n_0\,
      I1 => \reg_data_rd_reg[8]\,
      I2 => \^reg_int_read\,
      I3 => \mdio_req_d[31]_i_2_n_0\,
      O => regacc_int_read_reg_3(5)
    );
\reg_data_rd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4700FFFF"
    )
        port map (
      I0 => \reg_data_rd_reg[8]\,
      I1 => \reg_data_rd[0]_i_3_n_0\,
      I2 => \reg_data_rd[8]_i_4_n_0\,
      I3 => \reg_data_rd[31]_i_7_n_0\,
      I4 => \^reg_int_read\,
      I5 => \reg_data_rd[8]_i_5_n_0\,
      O => \reg_data_rd[8]_i_2_n_0\
    );
\reg_data_rd[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBAFFBFAFBFF"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(4),
      I1 => \reg_data_rd[8]_i_8_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \^regacc_pre2_addr_reg[8]_0\(3),
      I4 => \reg_data_rd[8]_i_2_0\,
      I5 => \reg_data_rd[8]_i_2_1\,
      O => \reg_data_rd[8]_i_4_n_0\
    );
\reg_data_rd[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011500"
    )
        port map (
      I0 => \reg_data_rd[31]_i_7_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      I4 => \^regacc_pre2_addr_reg[8]_0\(3),
      O => \reg_data_rd[8]_i_5_n_0\
    );
\reg_data_rd[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(6),
      I1 => \reg_data_rd[11]_i_5_0\(6),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(6),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[8]_i_8_n_0\
    );
\reg_data_rd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAFFFFFFFF"
    )
        port map (
      I0 => \reg_data_rd_reg[9]\,
      I1 => \reg_data_rd[31]_i_7_n_0\,
      I2 => \reg_data_rd[11]_i_2_n_0\,
      I3 => \reg_data_rd[9]_i_3_n_0\,
      I4 => \^reg_int_read\,
      I5 => \reg_data_rd[9]_i_4_n_0\,
      O => regacc_int_read_reg_1
    );
\reg_data_rd[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(3),
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \reg_data_rd[9]_i_3_n_0\
    );
\reg_data_rd[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1CDF1FDFFFFFFFF"
    )
        port map (
      I0 => \reg_data_rd_reg[9]_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(2),
      I3 => \reg_data_rd[9]_i_8_n_0\,
      I4 => \reg_data_rd_reg[9]_1\,
      I5 => \reg_data_rd[30]_i_4_n_0\,
      O => \reg_data_rd[9]_i_4_n_0\
    );
\reg_data_rd[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \reg_data_rd_reg[31]\(7),
      I1 => \reg_data_rd[11]_i_5_0\(7),
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \reg_data_rd_reg[15]\(7),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \reg_data_rd[9]_i_8_n_0\
    );
\regacc_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(0),
      Q => regacc_addr_o(0),
      R => '0'
    );
\regacc_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reg_int_addr(10),
      Q => regacc_addr_o(10),
      R => '0'
    );
\regacc_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reg_int_addr(11),
      Q => regacc_addr_o(11),
      R => '0'
    );
\regacc_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[12]\,
      Q => regacc_addr_o(12),
      R => '0'
    );
\regacc_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[13]\,
      Q => regacc_addr_o(13),
      R => '0'
    );
\regacc_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[14]\,
      Q => regacc_addr_o(14),
      R => '0'
    );
\regacc_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[15]\,
      Q => regacc_addr_o(15),
      R => '0'
    );
\regacc_addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[16]\,
      Q => regacc_addr_o(16),
      R => '0'
    );
\regacc_addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[17]\,
      Q => regacc_addr_o(17),
      R => '0'
    );
\regacc_addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[18]\,
      Q => regacc_addr_o(18),
      R => '0'
    );
\regacc_addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[19]\,
      Q => regacc_addr_o(19),
      R => '0'
    );
\regacc_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(1),
      Q => regacc_addr_o(1),
      R => '0'
    );
\regacc_addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[20]\,
      Q => regacc_addr_o(20),
      R => '0'
    );
\regacc_addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[21]\,
      Q => regacc_addr_o(21),
      R => '0'
    );
\regacc_addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[22]\,
      Q => regacc_addr_o(22),
      R => '0'
    );
\regacc_addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[23]\,
      Q => regacc_addr_o(23),
      R => '0'
    );
\regacc_addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre2_addr_reg_n_0_[24]\,
      Q => regacc_addr_o(24),
      R => '0'
    );
\regacc_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(2),
      Q => regacc_addr_o(2),
      R => '0'
    );
\regacc_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(3),
      Q => regacc_addr_o(3),
      R => '0'
    );
\regacc_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(4),
      Q => regacc_addr_o(4),
      R => '0'
    );
\regacc_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(5),
      Q => regacc_addr_o(5),
      R => '0'
    );
\regacc_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(6),
      Q => regacc_addr_o(6),
      R => '0'
    );
\regacc_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(7),
      Q => regacc_addr_o(7),
      R => '0'
    );
\regacc_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_addr_reg[8]_0\(8),
      Q => regacc_addr_o(8),
      R => '0'
    );
\regacc_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reg_int_addr(9),
      Q => regacc_addr_o(9),
      R => '0'
    );
\regacc_data_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(0),
      Q => regacc_data_wr_o(0),
      R => '0'
    );
\regacc_data_wr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(10),
      Q => regacc_data_wr_o(10),
      R => '0'
    );
\regacc_data_wr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(11),
      Q => regacc_data_wr_o(11),
      R => '0'
    );
\regacc_data_wr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(12),
      Q => regacc_data_wr_o(12),
      R => '0'
    );
\regacc_data_wr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(13),
      Q => regacc_data_wr_o(13),
      R => '0'
    );
\regacc_data_wr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(14),
      Q => regacc_data_wr_o(14),
      R => '0'
    );
\regacc_data_wr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(15),
      Q => regacc_data_wr_o(15),
      R => '0'
    );
\regacc_data_wr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(16),
      Q => regacc_data_wr_o(16),
      R => '0'
    );
\regacc_data_wr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(17),
      Q => regacc_data_wr_o(17),
      R => '0'
    );
\regacc_data_wr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(18),
      Q => regacc_data_wr_o(18),
      R => '0'
    );
\regacc_data_wr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(19),
      Q => regacc_data_wr_o(19),
      R => '0'
    );
\regacc_data_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(1),
      Q => regacc_data_wr_o(1),
      R => '0'
    );
\regacc_data_wr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(20),
      Q => regacc_data_wr_o(20),
      R => '0'
    );
\regacc_data_wr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(21),
      Q => regacc_data_wr_o(21),
      R => '0'
    );
\regacc_data_wr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(22),
      Q => regacc_data_wr_o(22),
      R => '0'
    );
\regacc_data_wr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(23),
      Q => regacc_data_wr_o(23),
      R => '0'
    );
\regacc_data_wr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(24),
      Q => regacc_data_wr_o(24),
      R => '0'
    );
\regacc_data_wr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(25),
      Q => regacc_data_wr_o(25),
      R => '0'
    );
\regacc_data_wr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(26),
      Q => regacc_data_wr_o(26),
      R => '0'
    );
\regacc_data_wr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(27),
      Q => regacc_data_wr_o(27),
      R => '0'
    );
\regacc_data_wr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(28),
      Q => regacc_data_wr_o(28),
      R => '0'
    );
\regacc_data_wr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(29),
      Q => regacc_data_wr_o(29),
      R => '0'
    );
\regacc_data_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(2),
      Q => regacc_data_wr_o(2),
      R => '0'
    );
\regacc_data_wr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(30),
      Q => regacc_data_wr_o(30),
      R => '0'
    );
\regacc_data_wr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(31),
      Q => regacc_data_wr_o(31),
      R => '0'
    );
\regacc_data_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(3),
      Q => regacc_data_wr_o(3),
      R => '0'
    );
\regacc_data_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(4),
      Q => regacc_data_wr_o(4),
      R => '0'
    );
\regacc_data_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(5),
      Q => regacc_data_wr_o(5),
      R => '0'
    );
\regacc_data_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(6),
      Q => regacc_data_wr_o(6),
      R => '0'
    );
\regacc_data_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(7),
      Q => regacc_data_wr_o(7),
      R => '0'
    );
\regacc_data_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(8),
      Q => regacc_data_wr_o(8),
      R => '0'
    );
\regacc_data_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^regacc_pre2_data_wr_reg[31]_0\(9),
      Q => regacc_data_wr_o(9),
      R => '0'
    );
regacc_int_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre_int_read,
      Q => \^reg_int_read\,
      R => '0'
    );
regacc_int_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre_int_write,
      Q => reg_int_write,
      R => '0'
    );
\regacc_pre2_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[0]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(0),
      R => '0'
    );
\regacc_pre2_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[10]\,
      Q => reg_int_addr(10),
      R => '0'
    );
\regacc_pre2_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[11]\,
      Q => reg_int_addr(11),
      R => '0'
    );
\regacc_pre2_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[12]\,
      Q => \regacc_pre2_addr_reg_n_0_[12]\,
      R => '0'
    );
\regacc_pre2_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[13]\,
      Q => \regacc_pre2_addr_reg_n_0_[13]\,
      R => '0'
    );
\regacc_pre2_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[14]\,
      Q => \regacc_pre2_addr_reg_n_0_[14]\,
      R => '0'
    );
\regacc_pre2_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[15]\,
      Q => \regacc_pre2_addr_reg_n_0_[15]\,
      R => '0'
    );
\regacc_pre2_addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[16]\,
      Q => \regacc_pre2_addr_reg_n_0_[16]\,
      R => '0'
    );
\regacc_pre2_addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[17]\,
      Q => \regacc_pre2_addr_reg_n_0_[17]\,
      R => '0'
    );
\regacc_pre2_addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[18]\,
      Q => \regacc_pre2_addr_reg_n_0_[18]\,
      R => '0'
    );
\regacc_pre2_addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[19]\,
      Q => \regacc_pre2_addr_reg_n_0_[19]\,
      R => '0'
    );
\regacc_pre2_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[1]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(1),
      R => '0'
    );
\regacc_pre2_addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[20]\,
      Q => \regacc_pre2_addr_reg_n_0_[20]\,
      R => '0'
    );
\regacc_pre2_addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[21]\,
      Q => \regacc_pre2_addr_reg_n_0_[21]\,
      R => '0'
    );
\regacc_pre2_addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[22]\,
      Q => \regacc_pre2_addr_reg_n_0_[22]\,
      R => '0'
    );
\regacc_pre2_addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[23]\,
      Q => \regacc_pre2_addr_reg_n_0_[23]\,
      R => '0'
    );
\regacc_pre2_addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[24]\,
      Q => \regacc_pre2_addr_reg_n_0_[24]\,
      R => '0'
    );
\regacc_pre2_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[2]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(2),
      R => '0'
    );
\regacc_pre2_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[3]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(3),
      R => '0'
    );
\regacc_pre2_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[4]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(4),
      R => '0'
    );
\regacc_pre2_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[5]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(5),
      R => '0'
    );
\regacc_pre2_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[6]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(6),
      R => '0'
    );
\regacc_pre2_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[7]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(7),
      R => '0'
    );
\regacc_pre2_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[8]\,
      Q => \^regacc_pre2_addr_reg[8]_0\(8),
      R => '0'
    );
\regacc_pre2_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_addr_reg_n_0_[9]\,
      Q => reg_int_addr(9),
      R => '0'
    );
\regacc_pre2_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => cnt_reg(0),
      Q => \^regacc_pre2_cnt_reg[0]_0\(0),
      R => '0'
    );
\regacc_pre2_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => cnt_reg(1),
      Q => reg_int_cnt(1),
      R => '0'
    );
\regacc_pre2_data_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[0]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(0),
      R => '0'
    );
\regacc_pre2_data_wr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[10]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(10),
      R => '0'
    );
\regacc_pre2_data_wr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[11]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(11),
      R => '0'
    );
\regacc_pre2_data_wr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[12]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(12),
      R => '0'
    );
\regacc_pre2_data_wr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[13]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(13),
      R => '0'
    );
\regacc_pre2_data_wr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[14]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(14),
      R => '0'
    );
\regacc_pre2_data_wr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[15]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(15),
      R => '0'
    );
\regacc_pre2_data_wr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[16]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(16),
      R => '0'
    );
\regacc_pre2_data_wr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[17]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(17),
      R => '0'
    );
\regacc_pre2_data_wr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[18]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(18),
      R => '0'
    );
\regacc_pre2_data_wr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[19]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(19),
      R => '0'
    );
\regacc_pre2_data_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[1]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(1),
      R => '0'
    );
\regacc_pre2_data_wr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[20]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(20),
      R => '0'
    );
\regacc_pre2_data_wr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[21]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(21),
      R => '0'
    );
\regacc_pre2_data_wr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[22]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(22),
      R => '0'
    );
\regacc_pre2_data_wr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[23]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(23),
      R => '0'
    );
\regacc_pre2_data_wr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[24]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(24),
      R => '0'
    );
\regacc_pre2_data_wr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[25]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(25),
      R => '0'
    );
\regacc_pre2_data_wr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[26]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(26),
      R => '0'
    );
\regacc_pre2_data_wr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[27]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(27),
      R => '0'
    );
\regacc_pre2_data_wr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[28]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(28),
      R => '0'
    );
\regacc_pre2_data_wr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[29]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(29),
      R => '0'
    );
\regacc_pre2_data_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[2]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(2),
      R => '0'
    );
\regacc_pre2_data_wr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[30]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(30),
      R => '0'
    );
\regacc_pre2_data_wr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[31]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(31),
      R => '0'
    );
\regacc_pre2_data_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[3]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(3),
      R => '0'
    );
\regacc_pre2_data_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[4]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(4),
      R => '0'
    );
\regacc_pre2_data_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[5]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(5),
      R => '0'
    );
\regacc_pre2_data_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[6]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(6),
      R => '0'
    );
\regacc_pre2_data_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[7]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(7),
      R => '0'
    );
\regacc_pre2_data_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[8]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(8),
      R => '0'
    );
\regacc_pre2_data_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \regacc_pre_data_wr_reg_n_0_[9]\,
      Q => \^regacc_pre2_data_wr_reg[31]_0\(9),
      R => '0'
    );
regacc_pre2_ext_read_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => regacc_pre_ext_read0,
      Q => regacc_pre2_ext_read_reg_srl2_n_0
    );
regacc_pre2_ext_read_reg_srl2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => int_op_reg_n_0,
      I1 => \s_reg[state]\(0),
      I2 => wr_op,
      I3 => \s_reg[state]\(1),
      I4 => regacc_pre_int_read_i_2_n_0,
      O => regacc_pre_ext_read0
    );
regacc_pre2_ext_write_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_in,
      D => regacc_pre_ext_write0,
      Q => regacc_pre2_ext_write_reg_srl2_n_0
    );
regacc_pre2_ext_write_reg_srl2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(1),
      I5 => int_op_reg_n_0,
      O => regacc_pre_ext_write0
    );
\regacc_pre_addr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(0),
      O => regacc_pre_addr(11)
    );
\regacc_pre_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(0),
      Q => \regacc_pre_addr_reg_n_0_[0]\,
      R => '0'
    );
\regacc_pre_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(10),
      Q => \regacc_pre_addr_reg_n_0_[10]\,
      R => '0'
    );
\regacc_pre_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(11),
      Q => \regacc_pre_addr_reg_n_0_[11]\,
      R => '0'
    );
\regacc_pre_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(12),
      Q => \regacc_pre_addr_reg_n_0_[12]\,
      R => '0'
    );
\regacc_pre_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(13),
      Q => \regacc_pre_addr_reg_n_0_[13]\,
      R => '0'
    );
\regacc_pre_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(14),
      Q => \regacc_pre_addr_reg_n_0_[14]\,
      R => '0'
    );
\regacc_pre_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(15),
      Q => \regacc_pre_addr_reg_n_0_[15]\,
      R => '0'
    );
\regacc_pre_addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(0),
      Q => \regacc_pre_addr_reg_n_0_[16]\,
      R => '0'
    );
\regacc_pre_addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(1),
      Q => \regacc_pre_addr_reg_n_0_[17]\,
      R => '0'
    );
\regacc_pre_addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(2),
      Q => \regacc_pre_addr_reg_n_0_[18]\,
      R => '0'
    );
\regacc_pre_addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(3),
      Q => \regacc_pre_addr_reg_n_0_[19]\,
      R => '0'
    );
\regacc_pre_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(1),
      Q => \regacc_pre_addr_reg_n_0_[1]\,
      R => '0'
    );
\regacc_pre_addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(4),
      Q => \regacc_pre_addr_reg_n_0_[20]\,
      R => '0'
    );
\regacc_pre_addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(5),
      Q => \regacc_pre_addr_reg_n_0_[21]\,
      R => '0'
    );
\regacc_pre_addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(6),
      Q => \regacc_pre_addr_reg_n_0_[22]\,
      R => '0'
    );
\regacc_pre_addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(7),
      Q => \regacc_pre_addr_reg_n_0_[23]\,
      R => '0'
    );
\regacc_pre_addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(8),
      Q => \regacc_pre_addr_reg_n_0_[24]\,
      R => '0'
    );
\regacc_pre_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(2),
      Q => \regacc_pre_addr_reg_n_0_[2]\,
      R => '0'
    );
\regacc_pre_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(3),
      Q => \regacc_pre_addr_reg_n_0_[3]\,
      R => '0'
    );
\regacc_pre_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(4),
      Q => \regacc_pre_addr_reg_n_0_[4]\,
      R => '0'
    );
\regacc_pre_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(5),
      Q => \regacc_pre_addr_reg_n_0_[5]\,
      R => '0'
    );
\regacc_pre_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(6),
      Q => \regacc_pre_addr_reg_n_0_[6]\,
      R => '0'
    );
\regacc_pre_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(7),
      Q => \regacc_pre_addr_reg_n_0_[7]\,
      R => '0'
    );
\regacc_pre_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(8),
      Q => \regacc_pre_addr_reg_n_0_[8]\,
      R => '0'
    );
\regacc_pre_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(11),
      D => DOUTBDOUT(9),
      Q => \regacc_pre_addr_reg_n_0_[9]\,
      R => '0'
    );
\regacc_pre_data_wr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(3),
      I3 => \s_reg[state]\(0),
      I4 => \s_reg[state]\(1),
      O => regacc_pre_data_wr(15)
    );
\regacc_pre_data_wr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \s_reg[state]\(1),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(0),
      O => regacc_pre_data_wr(31)
    );
\regacc_pre_data_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(0),
      Q => \regacc_pre_data_wr_reg_n_0_[0]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(10),
      Q => \regacc_pre_data_wr_reg_n_0_[10]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(11),
      Q => \regacc_pre_data_wr_reg_n_0_[11]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(12),
      Q => \regacc_pre_data_wr_reg_n_0_[12]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(13),
      Q => \regacc_pre_data_wr_reg_n_0_[13]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(14),
      Q => \regacc_pre_data_wr_reg_n_0_[14]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(15),
      Q => \regacc_pre_data_wr_reg_n_0_[15]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(0),
      Q => \regacc_pre_data_wr_reg_n_0_[16]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(1),
      Q => \regacc_pre_data_wr_reg_n_0_[17]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(2),
      Q => \regacc_pre_data_wr_reg_n_0_[18]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(3),
      Q => \regacc_pre_data_wr_reg_n_0_[19]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(1),
      Q => \regacc_pre_data_wr_reg_n_0_[1]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(4),
      Q => \regacc_pre_data_wr_reg_n_0_[20]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(5),
      Q => \regacc_pre_data_wr_reg_n_0_[21]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(6),
      Q => \regacc_pre_data_wr_reg_n_0_[22]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(7),
      Q => \regacc_pre_data_wr_reg_n_0_[23]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(8),
      Q => \regacc_pre_data_wr_reg_n_0_[24]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(9),
      Q => \regacc_pre_data_wr_reg_n_0_[25]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(10),
      Q => \regacc_pre_data_wr_reg_n_0_[26]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(11),
      Q => \regacc_pre_data_wr_reg_n_0_[27]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(12),
      Q => \regacc_pre_data_wr_reg_n_0_[28]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(13),
      Q => \regacc_pre_data_wr_reg_n_0_[29]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(2),
      Q => \regacc_pre_data_wr_reg_n_0_[2]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(14),
      Q => \regacc_pre_data_wr_reg_n_0_[30]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(31),
      D => DOUTBDOUT(15),
      Q => \regacc_pre_data_wr_reg_n_0_[31]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(3),
      Q => \regacc_pre_data_wr_reg_n_0_[3]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(4),
      Q => \regacc_pre_data_wr_reg_n_0_[4]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(5),
      Q => \regacc_pre_data_wr_reg_n_0_[5]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(6),
      Q => \regacc_pre_data_wr_reg_n_0_[6]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(7),
      Q => \regacc_pre_data_wr_reg_n_0_[7]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(8),
      Q => \regacc_pre_data_wr_reg_n_0_[8]\,
      R => '0'
    );
\regacc_pre_data_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_data_wr(15),
      D => DOUTBDOUT(9),
      Q => \regacc_pre_data_wr_reg_n_0_[9]\,
      R => '0'
    );
regacc_pre_int_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => wr_op,
      I2 => int_op_reg_n_0,
      I3 => \s_reg[state]\(1),
      I4 => regacc_pre_int_read_i_2_n_0,
      O => regacc_pre_int_read0
    );
regacc_pre_int_read_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \s_reg[state]\(4),
      I1 => \s_reg[state]\(2),
      I2 => \s_reg[state]\(3),
      O => regacc_pre_int_read_i_2_n_0
    );
regacc_pre_int_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre_int_read0,
      Q => regacc_pre_int_read,
      R => '0'
    );
regacc_pre_int_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => int_op_reg_n_0,
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(2),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(0),
      I5 => \s_reg[state]\(1),
      O => regacc_pre_int_write0
    );
regacc_pre_int_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre_int_write0,
      Q => regacc_pre_int_write,
      R => '0'
    );
regacc_pst2_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_done_i,
      Q => regacc_pst2_done,
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(0),
      Q => regacc_pst2_ext_data_rd(0),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(10),
      Q => regacc_pst2_ext_data_rd(10),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(11),
      Q => regacc_pst2_ext_data_rd(11),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(12),
      Q => regacc_pst2_ext_data_rd(12),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(13),
      Q => regacc_pst2_ext_data_rd(13),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(14),
      Q => regacc_pst2_ext_data_rd(14),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(15),
      Q => regacc_pst2_ext_data_rd(15),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(16),
      Q => regacc_pst2_ext_data_rd(16),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(17),
      Q => regacc_pst2_ext_data_rd(17),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(18),
      Q => regacc_pst2_ext_data_rd(18),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(19),
      Q => regacc_pst2_ext_data_rd(19),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(1),
      Q => regacc_pst2_ext_data_rd(1),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(20),
      Q => regacc_pst2_ext_data_rd(20),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(21),
      Q => regacc_pst2_ext_data_rd(21),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(22),
      Q => regacc_pst2_ext_data_rd(22),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(23),
      Q => regacc_pst2_ext_data_rd(23),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(24),
      Q => regacc_pst2_ext_data_rd(24),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(25),
      Q => regacc_pst2_ext_data_rd(25),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(26),
      Q => regacc_pst2_ext_data_rd(26),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(27),
      Q => regacc_pst2_ext_data_rd(27),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(28),
      Q => regacc_pst2_ext_data_rd(28),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(29),
      Q => regacc_pst2_ext_data_rd(29),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(2),
      Q => regacc_pst2_ext_data_rd(2),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(30),
      Q => regacc_pst2_ext_data_rd(30),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(31),
      Q => regacc_pst2_ext_data_rd(31),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(3),
      Q => regacc_pst2_ext_data_rd(3),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(4),
      Q => regacc_pst2_ext_data_rd(4),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(5),
      Q => regacc_pst2_ext_data_rd(5),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(6),
      Q => regacc_pst2_ext_data_rd(6),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(7),
      Q => regacc_pst2_ext_data_rd(7),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(8),
      Q => regacc_pst2_ext_data_rd(8),
      R => '0'
    );
\regacc_pst2_ext_data_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_data_rd_i(9),
      Q => regacc_pst2_ext_data_rd(9),
      R => '0'
    );
regacc_pst_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_int_done,
      I1 => int_op_reg_n_0,
      I2 => regacc_pst2_done,
      O => regacc_pst_done0
    );
regacc_pst_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst_done0,
      Q => regacc_pst_done,
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(0),
      Q => regacc_pst_ext_data_rd(0),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(10),
      Q => regacc_pst_ext_data_rd(10),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(11),
      Q => regacc_pst_ext_data_rd(11),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(12),
      Q => regacc_pst_ext_data_rd(12),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(13),
      Q => regacc_pst_ext_data_rd(13),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(14),
      Q => regacc_pst_ext_data_rd(14),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(15),
      Q => regacc_pst_ext_data_rd(15),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(16),
      Q => regacc_pst_ext_data_rd(16),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(17),
      Q => regacc_pst_ext_data_rd(17),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(18),
      Q => regacc_pst_ext_data_rd(18),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(19),
      Q => regacc_pst_ext_data_rd(19),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(1),
      Q => regacc_pst_ext_data_rd(1),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(20),
      Q => regacc_pst_ext_data_rd(20),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(21),
      Q => regacc_pst_ext_data_rd(21),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(22),
      Q => regacc_pst_ext_data_rd(22),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(23),
      Q => regacc_pst_ext_data_rd(23),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(24),
      Q => regacc_pst_ext_data_rd(24),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(25),
      Q => regacc_pst_ext_data_rd(25),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(26),
      Q => regacc_pst_ext_data_rd(26),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(27),
      Q => regacc_pst_ext_data_rd(27),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(28),
      Q => regacc_pst_ext_data_rd(28),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(29),
      Q => regacc_pst_ext_data_rd(29),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(2),
      Q => regacc_pst_ext_data_rd(2),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(30),
      Q => regacc_pst_ext_data_rd(30),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(31),
      Q => regacc_pst_ext_data_rd(31),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(3),
      Q => regacc_pst_ext_data_rd(3),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(4),
      Q => regacc_pst_ext_data_rd(4),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(5),
      Q => regacc_pst_ext_data_rd(5),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(6),
      Q => regacc_pst_ext_data_rd(6),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(7),
      Q => regacc_pst_ext_data_rd(7),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(8),
      Q => regacc_pst_ext_data_rd(8),
      R => '0'
    );
\regacc_pst_ext_data_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pst2_ext_data_rd(9),
      Q => regacc_pst_ext_data_rd(9),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(0),
      Q => regacc_pst_int_data_rd(0),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(10),
      Q => regacc_pst_int_data_rd(10),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(11),
      Q => regacc_pst_int_data_rd(11),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(12),
      Q => regacc_pst_int_data_rd(12),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(13),
      Q => regacc_pst_int_data_rd(13),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(14),
      Q => regacc_pst_int_data_rd(14),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(15),
      Q => regacc_pst_int_data_rd(15),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(16),
      Q => regacc_pst_int_data_rd(16),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(17),
      Q => regacc_pst_int_data_rd(17),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(18),
      Q => regacc_pst_int_data_rd(18),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(19),
      Q => regacc_pst_int_data_rd(19),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(1),
      Q => regacc_pst_int_data_rd(1),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(20),
      Q => regacc_pst_int_data_rd(20),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(21),
      Q => regacc_pst_int_data_rd(21),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(22),
      Q => regacc_pst_int_data_rd(22),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(23),
      Q => regacc_pst_int_data_rd(23),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(24),
      Q => regacc_pst_int_data_rd(24),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(25),
      Q => regacc_pst_int_data_rd(25),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(26),
      Q => regacc_pst_int_data_rd(26),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(27),
      Q => regacc_pst_int_data_rd(27),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(28),
      Q => regacc_pst_int_data_rd(28),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(29),
      Q => regacc_pst_int_data_rd(29),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(2),
      Q => regacc_pst_int_data_rd(2),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(30),
      Q => regacc_pst_int_data_rd(30),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(31),
      Q => regacc_pst_int_data_rd(31),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(3),
      Q => regacc_pst_int_data_rd(3),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(4),
      Q => regacc_pst_int_data_rd(4),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(5),
      Q => regacc_pst_int_data_rd(5),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(6),
      Q => regacc_pst_int_data_rd(6),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(7),
      Q => regacc_pst_int_data_rd(7),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(8),
      Q => regacc_pst_int_data_rd(8),
      R => '0'
    );
\regacc_pst_int_data_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(9),
      Q => regacc_pst_int_data_rd(9),
      R => '0'
    );
\regacc_read_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre2_ext_read_reg_srl2_n_0,
      Q => regacc_read_o,
      R => '0'
    );
\regacc_write_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => regacc_pre2_ext_write_reg_srl2_n_0,
      Q => regacc_write_o,
      R => '0'
    );
\s[accum_cksum]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"330400C8"
    )
        port map (
      I0 => \s_reg[state]\(0),
      I1 => \s_reg[state]\(4),
      I2 => \s_reg[state]\(1),
      I3 => \s_reg[state]\(3),
      I4 => \s_reg[state]\(2),
      O => \a[next_accum_cksum]\
    );
\s[wcksum][15]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(15),
      I2 => \s_reg[wcksum][16]_0\(15),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_8\,
      O => \s[wcksum][15]_i_10__0_n_0\
    );
\s[wcksum][15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(14),
      I2 => \s_reg[wcksum][16]_0\(14),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_9\,
      O => \s[wcksum][15]_i_11__0_n_0\
    );
\s[wcksum][15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(13),
      I2 => \s_reg[wcksum][16]_0\(13),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_10\,
      O => \s[wcksum][15]_i_12__0_n_0\
    );
\s[wcksum][15]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(12),
      I2 => \s_reg[wcksum][16]_0\(12),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_11\,
      O => \s[wcksum][15]_i_13__0_n_0\
    );
\s[wcksum][15]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(11),
      I2 => \s_reg[wcksum][16]_0\(11),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_12\,
      O => \s[wcksum][15]_i_14__0_n_0\
    );
\s[wcksum][15]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(10),
      I2 => \s_reg[wcksum][16]_0\(10),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_13\,
      O => \s[wcksum][15]_i_15__0_n_0\
    );
\s[wcksum][15]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(9),
      I2 => \s_reg[wcksum][16]_0\(9),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_14\,
      O => \s[wcksum][15]_i_16__0_n_0\
    );
\s[wcksum][15]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(8),
      I2 => \s_reg[wcksum][16]_0\(8),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \actual_wdata_reg[12]_i_3_n_15\,
      O => \s[wcksum][15]_i_17__0_n_0\
    );
\s[wcksum][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(15),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_2__0_n_0\
    );
\s[wcksum][15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(14),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_3__1_n_0\
    );
\s[wcksum][15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(13),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_4__1_n_0\
    );
\s[wcksum][15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(12),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_5__1_n_0\
    );
\s[wcksum][15]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(11),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_6__1_n_0\
    );
\s[wcksum][15]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_7__1_n_0\
    );
\s[wcksum][15]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(9),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_8__1_n_0\
    );
\s[wcksum][15]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(8),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][15]_i_9__1_n_0\
    );
\s[wcksum][16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_reg[wcksum][16]_i_3__0_n_7\,
      I1 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I2 => \s_reg[wcksum][16]_0\(16),
      O => \s[wcksum][16]_i_2__0_n_0\
    );
\s[wcksum][7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(7),
      I2 => \s_reg[wcksum][16]_0\(7),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_8\,
      O => \s[wcksum][7]_i_10__0_n_0\
    );
\s[wcksum][7]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(6),
      I2 => \s_reg[wcksum][16]_0\(6),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_9\,
      O => \s[wcksum][7]_i_11__0_n_0\
    );
\s[wcksum][7]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(5),
      I2 => \s_reg[wcksum][16]_0\(5),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_10\,
      O => \s[wcksum][7]_i_12__0_n_0\
    );
\s[wcksum][7]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(4),
      I2 => \s_reg[wcksum][16]_0\(4),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_11\,
      O => \s[wcksum][7]_i_13__0_n_0\
    );
\s[wcksum][7]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(3),
      I2 => \s_reg[wcksum][16]_0\(3),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_12\,
      O => \s[wcksum][7]_i_14__0_n_0\
    );
\s[wcksum][7]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(2),
      I2 => \s_reg[wcksum][16]_0\(2),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_13\,
      O => \s[wcksum][7]_i_15__0_n_0\
    );
\s[wcksum][7]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(1),
      I2 => \s_reg[wcksum][16]_0\(1),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_14\,
      O => \s[wcksum][7]_i_16__0_n_0\
    );
\s[wcksum][7]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => \s_reg[accum_cksum]__0\,
      I1 => \^q\(0),
      I2 => \s_reg[wcksum][16]_0\(0),
      I3 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      I4 => \s_reg[wcksum][7]_i_18_n_15\,
      O => \s[wcksum][7]_i_17__0_n_0\
    );
\s[wcksum][7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[wcksum_n_0_][0]\,
      I1 => R,
      O => \s[wcksum][7]_i_19_n_0\
    );
\s[wcksum][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(7),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_2__0_n_0\
    );
\s[wcksum][7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_3__0_n_0\
    );
\s[wcksum][7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_4__0_n_0\
    );
\s[wcksum][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_5__0_n_0\
    );
\s[wcksum][7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_6__0_n_0\
    );
\s[wcksum][7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_7__0_n_0\
    );
\s[wcksum][7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_8__0_n_0\
    );
\s[wcksum][7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_reg[accum_cksum]__0\,
      I2 => \^dp_ram_udp_regacc[port_b][o][rd]\,
      O => \s[wcksum][7]_i_9__0_n_0\
    );
\s_reg[accum_cksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[next_accum_cksum]\,
      Q => \s_reg[accum_cksum]__0\,
      R => '0'
    );
\s_reg[wcksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_15\,
      Q => \s_reg[wcksum_n_0_][0]\,
      R => '0'
    );
\s_reg[wcksum][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_13\,
      Q => \s_reg[wcksum_n_0_][10]\,
      R => '0'
    );
\s_reg[wcksum][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_12\,
      Q => \s_reg[wcksum_n_0_][11]\,
      R => '0'
    );
\s_reg[wcksum][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_11\,
      Q => \s_reg[wcksum_n_0_][12]\,
      R => '0'
    );
\s_reg[wcksum][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_10\,
      Q => \s_reg[wcksum_n_0_][13]\,
      R => '0'
    );
\s_reg[wcksum][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_9\,
      Q => \s_reg[wcksum_n_0_][14]\,
      R => '0'
    );
\s_reg[wcksum][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_8\,
      Q => \s_reg[wcksum_n_0_][15]\,
      R => '0'
    );
\s_reg[wcksum][15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][15]_i_1__0_n_0\,
      CO(6) => \s_reg[wcksum][15]_i_1__0_n_1\,
      CO(5) => \s_reg[wcksum][15]_i_1__0_n_2\,
      CO(4) => \s_reg[wcksum][15]_i_1__0_n_3\,
      CO(3) => \s_reg[wcksum][15]_i_1__0_n_4\,
      CO(2) => \s_reg[wcksum][15]_i_1__0_n_5\,
      CO(1) => \s_reg[wcksum][15]_i_1__0_n_6\,
      CO(0) => \s_reg[wcksum][15]_i_1__0_n_7\,
      DI(7) => \s[wcksum][15]_i_2__0_n_0\,
      DI(6) => \s[wcksum][15]_i_3__1_n_0\,
      DI(5) => \s[wcksum][15]_i_4__1_n_0\,
      DI(4) => \s[wcksum][15]_i_5__1_n_0\,
      DI(3) => \s[wcksum][15]_i_6__1_n_0\,
      DI(2) => \s[wcksum][15]_i_7__1_n_0\,
      DI(1) => \s[wcksum][15]_i_8__1_n_0\,
      DI(0) => \s[wcksum][15]_i_9__1_n_0\,
      O(7) => \s_reg[wcksum][15]_i_1__0_n_8\,
      O(6) => \s_reg[wcksum][15]_i_1__0_n_9\,
      O(5) => \s_reg[wcksum][15]_i_1__0_n_10\,
      O(4) => \s_reg[wcksum][15]_i_1__0_n_11\,
      O(3) => \s_reg[wcksum][15]_i_1__0_n_12\,
      O(2) => \s_reg[wcksum][15]_i_1__0_n_13\,
      O(1) => \s_reg[wcksum][15]_i_1__0_n_14\,
      O(0) => \s_reg[wcksum][15]_i_1__0_n_15\,
      S(7) => \s[wcksum][15]_i_10__0_n_0\,
      S(6) => \s[wcksum][15]_i_11__0_n_0\,
      S(5) => \s[wcksum][15]_i_12__0_n_0\,
      S(4) => \s[wcksum][15]_i_13__0_n_0\,
      S(3) => \s[wcksum][15]_i_14__0_n_0\,
      S(2) => \s[wcksum][15]_i_15__0_n_0\,
      S(1) => \s[wcksum][15]_i_16__0_n_0\,
      S(0) => \s[wcksum][15]_i_17__0_n_0\
    );
\s_reg[wcksum][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][16]_i_1__0_n_15\,
      Q => R,
      R => '0'
    );
\s_reg[wcksum][16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_s_reg[wcksum][16]_i_1__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_s_reg[wcksum][16]_i_1__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \s_reg[wcksum][16]_i_1__0_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \s[wcksum][16]_i_2__0_n_0\
    );
\s_reg[wcksum][16]_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \actual_wdata_reg[12]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_s_reg[wcksum][16]_i_3__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \s_reg[wcksum][16]_i_3__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_s_reg[wcksum][16]_i_3__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\s_reg[wcksum][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_14\,
      Q => \s_reg[wcksum_n_0_][1]\,
      R => '0'
    );
\s_reg[wcksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_13\,
      Q => \s_reg[wcksum_n_0_][2]\,
      R => '0'
    );
\s_reg[wcksum][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_12\,
      Q => \s_reg[wcksum_n_0_][3]\,
      R => '0'
    );
\s_reg[wcksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_11\,
      Q => \s_reg[wcksum_n_0_][4]\,
      R => '0'
    );
\s_reg[wcksum][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_10\,
      Q => \s_reg[wcksum_n_0_][5]\,
      R => '0'
    );
\s_reg[wcksum][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_9\,
      Q => \s_reg[wcksum_n_0_][6]\,
      R => '0'
    );
\s_reg[wcksum][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][7]_i_1__0_n_8\,
      Q => \s_reg[wcksum_n_0_][7]\,
      R => '0'
    );
\s_reg[wcksum][7]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][7]_i_18_n_0\,
      CO(6) => \s_reg[wcksum][7]_i_18_n_1\,
      CO(5) => \s_reg[wcksum][7]_i_18_n_2\,
      CO(4) => \s_reg[wcksum][7]_i_18_n_3\,
      CO(3) => \s_reg[wcksum][7]_i_18_n_4\,
      CO(2) => \s_reg[wcksum][7]_i_18_n_5\,
      CO(1) => \s_reg[wcksum][7]_i_18_n_6\,
      CO(0) => \s_reg[wcksum][7]_i_18_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \s_reg[wcksum_n_0_][0]\,
      O(7) => \s_reg[wcksum][7]_i_18_n_8\,
      O(6) => \s_reg[wcksum][7]_i_18_n_9\,
      O(5) => \s_reg[wcksum][7]_i_18_n_10\,
      O(4) => \s_reg[wcksum][7]_i_18_n_11\,
      O(3) => \s_reg[wcksum][7]_i_18_n_12\,
      O(2) => \s_reg[wcksum][7]_i_18_n_13\,
      O(1) => \s_reg[wcksum][7]_i_18_n_14\,
      O(0) => \s_reg[wcksum][7]_i_18_n_15\,
      S(7) => \s_reg[wcksum_n_0_][7]\,
      S(6) => \s_reg[wcksum_n_0_][6]\,
      S(5) => \s_reg[wcksum_n_0_][5]\,
      S(4) => \s_reg[wcksum_n_0_][4]\,
      S(3) => \s_reg[wcksum_n_0_][3]\,
      S(2) => \s_reg[wcksum_n_0_][2]\,
      S(1) => \s_reg[wcksum_n_0_][1]\,
      S(0) => \s[wcksum][7]_i_19_n_0\
    );
\s_reg[wcksum][7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][7]_i_1__0_n_0\,
      CO(6) => \s_reg[wcksum][7]_i_1__0_n_1\,
      CO(5) => \s_reg[wcksum][7]_i_1__0_n_2\,
      CO(4) => \s_reg[wcksum][7]_i_1__0_n_3\,
      CO(3) => \s_reg[wcksum][7]_i_1__0_n_4\,
      CO(2) => \s_reg[wcksum][7]_i_1__0_n_5\,
      CO(1) => \s_reg[wcksum][7]_i_1__0_n_6\,
      CO(0) => \s_reg[wcksum][7]_i_1__0_n_7\,
      DI(7) => \s[wcksum][7]_i_2__0_n_0\,
      DI(6) => \s[wcksum][7]_i_3__0_n_0\,
      DI(5) => \s[wcksum][7]_i_4__0_n_0\,
      DI(4) => \s[wcksum][7]_i_5__0_n_0\,
      DI(3) => \s[wcksum][7]_i_6__0_n_0\,
      DI(2) => \s[wcksum][7]_i_7__0_n_0\,
      DI(1) => \s[wcksum][7]_i_8__0_n_0\,
      DI(0) => \s[wcksum][7]_i_9__0_n_0\,
      O(7) => \s_reg[wcksum][7]_i_1__0_n_8\,
      O(6) => \s_reg[wcksum][7]_i_1__0_n_9\,
      O(5) => \s_reg[wcksum][7]_i_1__0_n_10\,
      O(4) => \s_reg[wcksum][7]_i_1__0_n_11\,
      O(3) => \s_reg[wcksum][7]_i_1__0_n_12\,
      O(2) => \s_reg[wcksum][7]_i_1__0_n_13\,
      O(1) => \s_reg[wcksum][7]_i_1__0_n_14\,
      O(0) => \s_reg[wcksum][7]_i_1__0_n_15\,
      S(7) => \s[wcksum][7]_i_10__0_n_0\,
      S(6) => \s[wcksum][7]_i_11__0_n_0\,
      S(5) => \s[wcksum][7]_i_12__0_n_0\,
      S(4) => \s[wcksum][7]_i_13__0_n_0\,
      S(3) => \s[wcksum][7]_i_14__0_n_0\,
      S(2) => \s[wcksum][7]_i_15__0_n_0\,
      S(1) => \s[wcksum][7]_i_16__0_n_0\,
      S(0) => \s[wcksum][7]_i_17__0_n_0\
    );
\s_reg[wcksum][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_15\,
      Q => \s_reg[wcksum_n_0_][8]\,
      R => '0'
    );
\s_reg[wcksum][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[wcksum][15]_i_1__0_n_14\,
      Q => \s_reg[wcksum_n_0_][9]\,
      R => '0'
    );
\s_stat[words][10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \s_reg[state]\(3),
      I1 => \s_reg[state]\(1),
      I2 => \s_reg[state]\(0),
      I3 => \s_reg[state]\(2),
      I4 => \s_reg[state]\(4),
      I5 => \regacc_aux_info[stat][reg_idp]\,
      O => E(0)
    );
tcp_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => tcp_reset_i_2_n_0,
      I1 => \^regacc_pre2_addr_reg[8]_0\(8),
      I2 => reg_int_addr(9),
      I3 => reg_int_addr(11),
      I4 => reg_int_addr(10),
      I5 => tcp_reset_i_3_n_0,
      O => \^access_done0\
    );
tcp_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => reg_int_write,
      I1 => \^regacc_pre2_addr_reg[8]_0\(6),
      I2 => \^regacc_pre2_addr_reg[8]_0\(5),
      I3 => \^regacc_pre2_addr_reg[8]_0\(7),
      O => tcp_reset_i_2_n_0
    );
tcp_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \^regacc_pre2_addr_reg[8]_0\(3),
      I2 => \^regacc_pre2_addr_reg[8]_0\(4),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      I4 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => tcp_reset_i_3_n_0
    );
\testctrl_reg[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \testctrl_reg[0][31]_i_2_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(2),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \regacc_pre2_addr_reg[2]_7\(0)
    );
\testctrl_reg[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => reg_int_write,
      I1 => \^regacc_pre2_addr_reg[8]_0\(8),
      I2 => \^regacc_pre2_addr_reg[8]_0\(7),
      I3 => \^regacc_pre2_addr_reg[8]_0\(5),
      I4 => \^regacc_pre2_addr_reg[8]_0\(6),
      I5 => access_done_i_2_n_0,
      O => \testctrl_reg[0][31]_i_2_n_0\
    );
\testctrl_reg[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \testctrl_reg[0][31]_i_2_n_0\,
      I1 => \^regacc_pre2_addr_reg[8]_0\(1),
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(2),
      O => \regacc_pre2_addr_reg[1]_1\(0)
    );
\testctrl_reg[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \regacc_pre2_addr_reg[2]_1\(0)
    );
\testctrl_reg[3][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \regacc_pre2_addr_reg[2]_8\(0)
    );
\testctrl_reg[4][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \regacc_pre2_addr_reg[2]_6\(0)
    );
\testctrl_reg[5][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \regacc_pre2_addr_reg[2]_5\(0)
    );
\testctrl_reg[6][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(0),
      I3 => \^regacc_pre2_addr_reg[8]_0\(1),
      O => \regacc_pre2_addr_reg[2]_3\(0)
    );
\testctrl_reg[7][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^regacc_pre2_addr_reg[8]_0\(2),
      I1 => \testctrl_reg[0][31]_i_2_n_0\,
      I2 => \^regacc_pre2_addr_reg[8]_0\(1),
      I3 => \^regacc_pre2_addr_reg[8]_0\(0),
      O => \regacc_pre2_addr_reg[2]_4\(0)
    );
wr_op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => regacc_pre_addr(24),
      D => DOUTBDOUT(15),
      Q => wr_op,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_tcp_buffer is
  port (
    user_data_free : out STD_LOGIC;
    data_port_a_wr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    data_port_a_wr_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_port_a_addr_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_port_a_addr_reg[12]_1\ : out STD_LOGIC;
    data_port_a_wr_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_port_a_wr_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_port_a_wr_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_port_a_addr_reg[12]_2\ : out STD_LOGIC;
    \data_port_a_addr_reg[11]_0\ : out STD_LOGIC;
    \data_port_a_addr_reg[12]_3\ : out STD_LOGIC;
    data_port_a_wr_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \astat[filled]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \tcp_buf_stat[write_overrun]\ : out STD_LOGIC;
    \tcp_buf_stat[commit_overrun]\ : out STD_LOGIC;
    \data_port_a_wdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_pst_free0 : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    data_pre_write_reg_0 : in STD_LOGIC;
    data_pre_commit_reg_0 : in STD_LOGIC;
    tcp_reset : in STD_LOGIC;
    data_pst_free30 : in STD_LOGIC;
    \tcp_ctrl_stat[base_seqno]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \rawregs_reg[3][8]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_pre_offset_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_pre_word_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_tcp_buffer : entity is "fnet_tcp_buffer";
end top_block_fakernet_top_0_0_fnet_tcp_buffer;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_tcp_buffer is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal R : STD_LOGIC_VECTOR ( 2 to 9 );
  signal base_fill : STD_LOGIC;
  signal \base_fill[8]_i_2_n_0\ : STD_LOGIC;
  signal \base_fill[8]_i_3_n_0\ : STD_LOGIC;
  signal \base_fill[8]_i_4_n_0\ : STD_LOGIC;
  signal \base_fill[8]_i_5_n_0\ : STD_LOGIC;
  signal \base_fill[8]_i_6_n_0\ : STD_LOGIC;
  signal \base_fill[8]_i_7_n_0\ : STD_LOGIC;
  signal \base_fill_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \base_fill_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \base_fill_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \base_fill_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \base_fill_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \base_fill_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal commit_overrun_i_1_n_0 : STD_LOGIC;
  signal \data_port_a_addr[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_port_a_addr[6]_i_8_n_0\ : STD_LOGIC;
  signal \^data_port_a_addr_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \data_port_a_addr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_port_a_addr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \data_port_a_addr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \data_port_a_addr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \data_port_a_addr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \data_port_a_addr_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \^data_port_a_wr\ : STD_LOGIC;
  signal data_port_a_wr0 : STD_LOGIC;
  signal data_pre_commit : STD_LOGIC;
  signal data_pre_word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_pre_write : STD_LOGIC;
  signal data_pst_free : STD_LOGIC;
  signal data_pst_free3 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \rawregs[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[3][14]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[3][14]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[3][14]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[3][14]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[3][14]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_8_n_0\ : STD_LOGIC;
  signal \rawregs[3][8]_i_9_n_0\ : STD_LOGIC;
  signal \rawregs_reg[3][14]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[3][14]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[3][14]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[3][14]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[3][14]_i_1_n_7\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \^tcp_buf_stat[commit_overrun]\ : STD_LOGIC;
  signal \^tcp_buf_stat[write_overrun]\ : STD_LOGIC;
  signal write_overrun_i_1_n_0 : STD_LOGIC;
  signal \NLW_base_fill_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_base_fill_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_base_fill_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_port_a_addr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_data_port_a_addr_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_data_port_a_addr_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_rawregs_reg[3][14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_rawregs_reg[3][14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \base_fill_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \base_fill_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of commit_overrun_i_1 : label is "soft_lutpair536";
  attribute ADDER_THRESHOLD of \data_port_a_addr_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \data_port_a_addr_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__8\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_1 : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_3 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_1 : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of ram_reg_bram_3_i_1 : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of ram_reg_bram_3_i_3 : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of ram_reg_bram_4_i_1 : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of ram_reg_bram_5_i_1 : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of ram_reg_bram_5_i_3 : label is "soft_lutpair537";
  attribute ADDER_THRESHOLD of \rawregs_reg[3][14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rawregs_reg[3][8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of write_overrun_i_1 : label is "soft_lutpair536";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_port_a_addr_reg[12]_0\(12 downto 0) <= \^data_port_a_addr_reg[12]_0\(12 downto 0);
  data_port_a_wr <= \^data_port_a_wr\;
  \tcp_buf_stat[commit_overrun]\ <= \^tcp_buf_stat[commit_overrun]\;
  \tcp_buf_stat[write_overrun]\ <= \^tcp_buf_stat[write_overrun]\;
\base_fill[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => data_pst_free,
      I1 => data_pre_commit,
      I2 => \^tcp_buf_stat[write_overrun]\,
      I3 => \^tcp_buf_stat[commit_overrun]\,
      O => base_fill
    );
\base_fill[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \in\(7),
      O => \base_fill[8]_i_2_n_0\
    );
\base_fill[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \in\(6),
      O => \base_fill[8]_i_3_n_0\
    );
\base_fill[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \in\(5),
      O => \base_fill[8]_i_4_n_0\
    );
\base_fill[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \in\(4),
      O => \base_fill[8]_i_5_n_0\
    );
\base_fill[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \in\(3),
      O => \base_fill[8]_i_6_n_0\
    );
\base_fill[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \in\(2),
      O => \base_fill[8]_i_7_n_0\
    );
\base_fill_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(10),
      Q => \^q\(8),
      R => tcp_reset
    );
\base_fill_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(11),
      Q => \^q\(9),
      R => tcp_reset
    );
\base_fill_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(12),
      Q => \^q\(10),
      R => tcp_reset
    );
\base_fill_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(13),
      Q => \^q\(11),
      R => tcp_reset
    );
\base_fill_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(14),
      Q => \^q\(12),
      R => tcp_reset
    );
\base_fill_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \base_fill_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_base_fill_reg[14]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \base_fill_reg[14]_i_2_n_3\,
      CO(3) => \base_fill_reg[14]_i_2_n_4\,
      CO(2) => \base_fill_reg[14]_i_2_n_5\,
      CO(1) => \base_fill_reg[14]_i_2_n_6\,
      CO(0) => \base_fill_reg[14]_i_2_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => \^q\(10 downto 7),
      O(7 downto 6) => \NLW_base_fill_reg[14]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => plusOp(14 downto 9),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \^q\(12 downto 7)
    );
\base_fill_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(2),
      Q => \^q\(0),
      S => tcp_reset
    );
\base_fill_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(3),
      Q => \^q\(1),
      R => tcp_reset
    );
\base_fill_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(4),
      Q => \^q\(2),
      R => tcp_reset
    );
\base_fill_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(5),
      Q => \^q\(3),
      R => tcp_reset
    );
\base_fill_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(6),
      Q => \^q\(4),
      R => tcp_reset
    );
\base_fill_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(7),
      Q => \^q\(5),
      R => tcp_reset
    );
\base_fill_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(8),
      Q => \^q\(6),
      R => tcp_reset
    );
\base_fill_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \base_fill_reg[8]_i_1_n_0\,
      CO(6) => \base_fill_reg[8]_i_1_n_1\,
      CO(5) => \base_fill_reg[8]_i_1_n_2\,
      CO(4) => \base_fill_reg[8]_i_1_n_3\,
      CO(3) => \base_fill_reg[8]_i_1_n_4\,
      CO(2) => \base_fill_reg[8]_i_1_n_5\,
      CO(1) => \base_fill_reg[8]_i_1_n_6\,
      CO(0) => \base_fill_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => '0',
      O(7 downto 1) => plusOp(8 downto 2),
      O(0) => \NLW_base_fill_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \^q\(6),
      S(6) => \base_fill[8]_i_2_n_0\,
      S(5) => \base_fill[8]_i_3_n_0\,
      S(4) => \base_fill[8]_i_4_n_0\,
      S(3) => \base_fill[8]_i_5_n_0\,
      S(2) => \base_fill[8]_i_6_n_0\,
      S(1) => \base_fill[8]_i_7_n_0\,
      S(0) => '0'
    );
\base_fill_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => base_fill,
      D => plusOp(9),
      Q => \^q\(7),
      R => tcp_reset
    );
commit_overrun_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => data_pst_free,
      I1 => data_pre_commit,
      I2 => \^tcp_buf_stat[commit_overrun]\,
      O => commit_overrun_i_1_n_0
    );
commit_overrun_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => commit_overrun_i_1_n_0,
      Q => \^tcp_buf_stat[commit_overrun]\,
      R => tcp_reset
    );
data_free_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pst_free3,
      Q => user_data_free,
      R => '0'
    );
\data_port_a_addr[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => R(2),
      O => \data_port_a_addr[12]_i_2_n_0\
    );
\data_port_a_addr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => R(3),
      O => \data_port_a_addr[6]_i_2_n_0\
    );
\data_port_a_addr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => R(4),
      O => \data_port_a_addr[6]_i_3_n_0\
    );
\data_port_a_addr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => R(5),
      O => \data_port_a_addr[6]_i_4_n_0\
    );
\data_port_a_addr[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => R(6),
      O => \data_port_a_addr[6]_i_5_n_0\
    );
\data_port_a_addr[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => R(7),
      O => \data_port_a_addr[6]_i_6_n_0\
    );
\data_port_a_addr[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => R(8),
      O => \data_port_a_addr[6]_i_7_n_0\
    );
\data_port_a_addr[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => R(9),
      O => \data_port_a_addr[6]_i_8_n_0\
    );
\data_port_a_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(0),
      Q => \^data_port_a_addr_reg[12]_0\(0),
      R => '0'
    );
\data_port_a_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(10),
      Q => \^data_port_a_addr_reg[12]_0\(10),
      R => '0'
    );
\data_port_a_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(11),
      Q => \^data_port_a_addr_reg[12]_0\(11),
      R => '0'
    );
\data_port_a_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(12),
      Q => \^data_port_a_addr_reg[12]_0\(12),
      R => '0'
    );
\data_port_a_addr_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_port_a_addr_reg[6]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_data_port_a_addr_reg[12]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \data_port_a_addr_reg[12]_i_1_n_3\,
      CO(3) => \data_port_a_addr_reg[12]_i_1_n_4\,
      CO(2) => \data_port_a_addr_reg[12]_i_1_n_5\,
      CO(1) => \data_port_a_addr_reg[12]_i_1_n_6\,
      CO(0) => \data_port_a_addr_reg[12]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \^q\(9 downto 7),
      O(7 downto 6) => \NLW_data_port_a_addr_reg[12]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => p_0_in(12 downto 7),
      S(7 downto 6) => B"00",
      S(5 downto 1) => \^q\(12 downto 8),
      S(0) => \data_port_a_addr[12]_i_2_n_0\
    );
\data_port_a_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(1),
      Q => \^data_port_a_addr_reg[12]_0\(1),
      R => '0'
    );
\data_port_a_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(2),
      Q => \^data_port_a_addr_reg[12]_0\(2),
      R => '0'
    );
\data_port_a_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(3),
      Q => \^data_port_a_addr_reg[12]_0\(3),
      R => '0'
    );
\data_port_a_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(4),
      Q => \^data_port_a_addr_reg[12]_0\(4),
      R => '0'
    );
\data_port_a_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(5),
      Q => \^data_port_a_addr_reg[12]_0\(5),
      R => '0'
    );
\data_port_a_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(6),
      Q => \^data_port_a_addr_reg[12]_0\(6),
      R => '0'
    );
\data_port_a_addr_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_port_a_addr_reg[6]_i_1_n_0\,
      CO(6) => \data_port_a_addr_reg[6]_i_1_n_1\,
      CO(5) => \data_port_a_addr_reg[6]_i_1_n_2\,
      CO(4) => \data_port_a_addr_reg[6]_i_1_n_3\,
      CO(3) => \data_port_a_addr_reg[6]_i_1_n_4\,
      CO(2) => \data_port_a_addr_reg[6]_i_1_n_5\,
      CO(1) => \data_port_a_addr_reg[6]_i_1_n_6\,
      CO(0) => \data_port_a_addr_reg[6]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => '0',
      O(7 downto 1) => p_0_in(6 downto 0),
      O(0) => \NLW_data_port_a_addr_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => \data_port_a_addr[6]_i_2_n_0\,
      S(6) => \data_port_a_addr[6]_i_3_n_0\,
      S(5) => \data_port_a_addr[6]_i_4_n_0\,
      S(4) => \data_port_a_addr[6]_i_5_n_0\,
      S(3) => \data_port_a_addr[6]_i_6_n_0\,
      S(2) => \data_port_a_addr[6]_i_7_n_0\,
      S(1) => \data_port_a_addr[6]_i_8_n_0\,
      S(0) => '0'
    );
\data_port_a_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(7),
      Q => \^data_port_a_addr_reg[12]_0\(7),
      R => '0'
    );
\data_port_a_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(8),
      Q => \^data_port_a_addr_reg[12]_0\(8),
      R => '0'
    );
\data_port_a_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(9),
      Q => \^data_port_a_addr_reg[12]_0\(9),
      R => '0'
    );
\data_port_a_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(0),
      Q => \data_port_a_wdata_reg[31]_0\(0),
      R => '0'
    );
\data_port_a_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(10),
      Q => \data_port_a_wdata_reg[31]_0\(10),
      R => '0'
    );
\data_port_a_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(11),
      Q => \data_port_a_wdata_reg[31]_0\(11),
      R => '0'
    );
\data_port_a_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(12),
      Q => \data_port_a_wdata_reg[31]_0\(12),
      R => '0'
    );
\data_port_a_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(13),
      Q => \data_port_a_wdata_reg[31]_0\(13),
      R => '0'
    );
\data_port_a_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(14),
      Q => \data_port_a_wdata_reg[31]_0\(14),
      R => '0'
    );
\data_port_a_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(15),
      Q => \data_port_a_wdata_reg[31]_0\(15),
      R => '0'
    );
\data_port_a_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(16),
      Q => \data_port_a_wdata_reg[31]_0\(16),
      R => '0'
    );
\data_port_a_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(17),
      Q => \data_port_a_wdata_reg[31]_0\(17),
      R => '0'
    );
\data_port_a_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(18),
      Q => \data_port_a_wdata_reg[31]_0\(18),
      R => '0'
    );
\data_port_a_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(19),
      Q => \data_port_a_wdata_reg[31]_0\(19),
      R => '0'
    );
\data_port_a_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(1),
      Q => \data_port_a_wdata_reg[31]_0\(1),
      R => '0'
    );
\data_port_a_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(20),
      Q => \data_port_a_wdata_reg[31]_0\(20),
      R => '0'
    );
\data_port_a_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(21),
      Q => \data_port_a_wdata_reg[31]_0\(21),
      R => '0'
    );
\data_port_a_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(22),
      Q => \data_port_a_wdata_reg[31]_0\(22),
      R => '0'
    );
\data_port_a_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(23),
      Q => \data_port_a_wdata_reg[31]_0\(23),
      R => '0'
    );
\data_port_a_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(24),
      Q => \data_port_a_wdata_reg[31]_0\(24),
      R => '0'
    );
\data_port_a_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(25),
      Q => \data_port_a_wdata_reg[31]_0\(25),
      R => '0'
    );
\data_port_a_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(26),
      Q => \data_port_a_wdata_reg[31]_0\(26),
      R => '0'
    );
\data_port_a_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(27),
      Q => \data_port_a_wdata_reg[31]_0\(27),
      R => '0'
    );
\data_port_a_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(28),
      Q => \data_port_a_wdata_reg[31]_0\(28),
      R => '0'
    );
\data_port_a_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(29),
      Q => \data_port_a_wdata_reg[31]_0\(29),
      R => '0'
    );
\data_port_a_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(2),
      Q => \data_port_a_wdata_reg[31]_0\(2),
      R => '0'
    );
\data_port_a_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(30),
      Q => \data_port_a_wdata_reg[31]_0\(30),
      R => '0'
    );
\data_port_a_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(31),
      Q => \data_port_a_wdata_reg[31]_0\(31),
      R => '0'
    );
\data_port_a_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(3),
      Q => \data_port_a_wdata_reg[31]_0\(3),
      R => '0'
    );
\data_port_a_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(4),
      Q => \data_port_a_wdata_reg[31]_0\(4),
      R => '0'
    );
\data_port_a_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(5),
      Q => \data_port_a_wdata_reg[31]_0\(5),
      R => '0'
    );
\data_port_a_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(6),
      Q => \data_port_a_wdata_reg[31]_0\(6),
      R => '0'
    );
\data_port_a_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(7),
      Q => \data_port_a_wdata_reg[31]_0\(7),
      R => '0'
    );
\data_port_a_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(8),
      Q => \data_port_a_wdata_reg[31]_0\(8),
      R => '0'
    );
\data_port_a_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_pre_word(9),
      Q => \data_port_a_wdata_reg[31]_0\(9),
      R => '0'
    );
data_port_a_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_pre_write,
      I1 => data_pst_free,
      O => data_port_a_wr0
    );
data_port_a_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_port_a_wr0,
      Q => \^data_port_a_wr\,
      R => '0'
    );
data_pre_commit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_pre_commit_reg_0,
      Q => data_pre_commit,
      R => '0'
    );
\data_pre_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(0),
      Q => \in\(2),
      R => '0'
    );
\data_pre_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(1),
      Q => \in\(3),
      R => '0'
    );
\data_pre_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(2),
      Q => \in\(4),
      R => '0'
    );
\data_pre_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(3),
      Q => \in\(5),
      R => '0'
    );
\data_pre_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(4),
      Q => \in\(6),
      R => '0'
    );
\data_pre_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => D(5),
      Q => \in\(7),
      R => '0'
    );
\data_pre_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(0),
      Q => R(9),
      R => '0'
    );
\data_pre_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(1),
      Q => R(8),
      R => '0'
    );
\data_pre_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(2),
      Q => R(7),
      R => '0'
    );
\data_pre_offset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(3),
      Q => R(6),
      R => '0'
    );
\data_pre_offset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(4),
      Q => R(5),
      R => '0'
    );
\data_pre_offset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(5),
      Q => R(4),
      R => '0'
    );
\data_pre_offset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(6),
      Q => R(3),
      R => '0'
    );
\data_pre_offset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_offset_reg[7]_0\(7),
      Q => R(2),
      R => '0'
    );
\data_pre_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(0),
      Q => data_pre_word(0),
      R => '0'
    );
\data_pre_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(10),
      Q => data_pre_word(10),
      R => '0'
    );
\data_pre_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(11),
      Q => data_pre_word(11),
      R => '0'
    );
\data_pre_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(12),
      Q => data_pre_word(12),
      R => '0'
    );
\data_pre_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(13),
      Q => data_pre_word(13),
      R => '0'
    );
\data_pre_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(14),
      Q => data_pre_word(14),
      R => '0'
    );
\data_pre_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(15),
      Q => data_pre_word(15),
      R => '0'
    );
\data_pre_word_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(16),
      Q => data_pre_word(16),
      R => '0'
    );
\data_pre_word_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(17),
      Q => data_pre_word(17),
      R => '0'
    );
\data_pre_word_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(18),
      Q => data_pre_word(18),
      R => '0'
    );
\data_pre_word_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(19),
      Q => data_pre_word(19),
      R => '0'
    );
\data_pre_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(1),
      Q => data_pre_word(1),
      R => '0'
    );
\data_pre_word_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(20),
      Q => data_pre_word(20),
      R => '0'
    );
\data_pre_word_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(21),
      Q => data_pre_word(21),
      R => '0'
    );
\data_pre_word_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(22),
      Q => data_pre_word(22),
      R => '0'
    );
\data_pre_word_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(23),
      Q => data_pre_word(23),
      R => '0'
    );
\data_pre_word_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(24),
      Q => data_pre_word(24),
      R => '0'
    );
\data_pre_word_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(25),
      Q => data_pre_word(25),
      R => '0'
    );
\data_pre_word_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(26),
      Q => data_pre_word(26),
      R => '0'
    );
\data_pre_word_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(27),
      Q => data_pre_word(27),
      R => '0'
    );
\data_pre_word_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(28),
      Q => data_pre_word(28),
      R => '0'
    );
\data_pre_word_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(29),
      Q => data_pre_word(29),
      R => '0'
    );
\data_pre_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(2),
      Q => data_pre_word(2),
      R => '0'
    );
\data_pre_word_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(30),
      Q => data_pre_word(30),
      R => '0'
    );
\data_pre_word_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(31),
      Q => data_pre_word(31),
      R => '0'
    );
\data_pre_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(3),
      Q => data_pre_word(3),
      R => '0'
    );
\data_pre_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(4),
      Q => data_pre_word(4),
      R => '0'
    );
\data_pre_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(5),
      Q => data_pre_word(5),
      R => '0'
    );
\data_pre_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(6),
      Q => data_pre_word(6),
      R => '0'
    );
\data_pre_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(7),
      Q => data_pre_word(7),
      R => '0'
    );
\data_pre_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(8),
      Q => data_pre_word(8),
      R => '0'
    );
\data_pre_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_pre_word_reg[31]_0\(9),
      Q => data_pre_word(9),
      R => '0'
    );
data_pre_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_pre_write_reg_0,
      Q => data_pre_write,
      R => '0'
    );
data_pst_free3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_pst_free30,
      Q => data_pst_free3,
      R => tcp_reset
    );
data_pst_free_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_pst_free0,
      Q => data_pst_free,
      R => '0'
    );
\ram_reg_bram_0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      I2 => \^data_port_a_addr_reg[12]_0\(11),
      O => WEA(0)
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_port_a_addr_reg[12]_0\(12),
      I1 => \^data_port_a_addr_reg[12]_0\(11),
      O => \data_port_a_addr_reg[12]_2\
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      I2 => \^data_port_a_addr_reg[12]_0\(11),
      O => data_port_a_wr_reg_2(0)
    );
ram_reg_bram_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_port_a_addr_reg[12]_0\(11),
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      O => \data_port_a_addr_reg[11]_0\
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(11),
      I2 => \^data_port_a_addr_reg[12]_0\(12),
      O => data_port_a_wr_reg_3(0)
    );
ram_reg_bram_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_port_a_addr_reg[12]_0\(12),
      I1 => \^data_port_a_addr_reg[12]_0\(11),
      O => \data_port_a_addr_reg[12]_1\
    );
ram_reg_bram_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      I2 => \^data_port_a_addr_reg[12]_0\(11),
      O => data_port_a_wr_reg_1(0)
    );
ram_reg_bram_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      O => data_port_a_wr_reg_0(0)
    );
ram_reg_bram_5_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_port_a_addr_reg[12]_0\(12),
      O => \data_port_a_addr_reg[12]_3\
    );
ram_reg_bram_5_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_port_a_wr\,
      I1 => \^data_port_a_addr_reg[12]_0\(12),
      O => data_port_a_wr_reg_4(0)
    );
\rawregs[3][14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \tcp_ctrl_stat[base_seqno]\(12),
      O => \rawregs[3][14]_i_2_n_0\
    );
\rawregs[3][14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \tcp_ctrl_stat[base_seqno]\(11),
      O => \rawregs[3][14]_i_3_n_0\
    );
\rawregs[3][14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \tcp_ctrl_stat[base_seqno]\(10),
      O => \rawregs[3][14]_i_4_n_0\
    );
\rawregs[3][14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \tcp_ctrl_stat[base_seqno]\(9),
      O => \rawregs[3][14]_i_5_n_0\
    );
\rawregs[3][14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \tcp_ctrl_stat[base_seqno]\(8),
      O => \rawregs[3][14]_i_6_n_0\
    );
\rawregs[3][14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tcp_ctrl_stat[base_seqno]\(7),
      O => \rawregs[3][14]_i_7_n_0\
    );
\rawregs[3][8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \tcp_ctrl_stat[base_seqno]\(6),
      O => \rawregs[3][8]_i_3_n_0\
    );
\rawregs[3][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \tcp_ctrl_stat[base_seqno]\(5),
      O => \rawregs[3][8]_i_4_n_0\
    );
\rawregs[3][8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \tcp_ctrl_stat[base_seqno]\(4),
      O => \rawregs[3][8]_i_5_n_0\
    );
\rawregs[3][8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tcp_ctrl_stat[base_seqno]\(3),
      O => \rawregs[3][8]_i_6_n_0\
    );
\rawregs[3][8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \tcp_ctrl_stat[base_seqno]\(2),
      O => \rawregs[3][8]_i_7_n_0\
    );
\rawregs[3][8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tcp_ctrl_stat[base_seqno]\(1),
      O => \rawregs[3][8]_i_8_n_0\
    );
\rawregs[3][8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs[3][8]_i_9_n_0\
    );
\rawregs_reg[3][14]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rawregs_reg[3][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_rawregs_reg[3][14]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \rawregs_reg[3][14]_i_1_n_3\,
      CO(3) => \rawregs_reg[3][14]_i_1_n_4\,
      CO(2) => \rawregs_reg[3][14]_i_1_n_5\,
      CO(1) => \rawregs_reg[3][14]_i_1_n_6\,
      CO(0) => \rawregs_reg[3][14]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \^q\(11 downto 7),
      O(7 downto 6) => \NLW_rawregs_reg[3][14]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \astat[filled]\(13 downto 8),
      S(7 downto 6) => B"00",
      S(5) => \rawregs[3][14]_i_2_n_0\,
      S(4) => \rawregs[3][14]_i_3_n_0\,
      S(3) => \rawregs[3][14]_i_4_n_0\,
      S(2) => \rawregs[3][14]_i_5_n_0\,
      S(1) => \rawregs[3][14]_i_6_n_0\,
      S(0) => \rawregs[3][14]_i_7_n_0\
    );
\rawregs_reg[3][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rawregs_reg[3][8]\,
      CI_TOP => '0',
      CO(7) => \rawregs_reg[3][8]_i_1_n_0\,
      CO(6) => \rawregs_reg[3][8]_i_1_n_1\,
      CO(5) => \rawregs_reg[3][8]_i_1_n_2\,
      CO(4) => \rawregs_reg[3][8]_i_1_n_3\,
      CO(3) => \rawregs_reg[3][8]_i_1_n_4\,
      CO(2) => \rawregs_reg[3][8]_i_1_n_5\,
      CO(1) => \rawregs_reg[3][8]_i_1_n_6\,
      CO(0) => \rawregs_reg[3][8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => '0',
      O(7 downto 0) => \astat[filled]\(7 downto 0),
      S(7) => \rawregs[3][8]_i_3_n_0\,
      S(6) => \rawregs[3][8]_i_4_n_0\,
      S(5) => \rawregs[3][8]_i_5_n_0\,
      S(4) => \rawregs[3][8]_i_6_n_0\,
      S(3) => \rawregs[3][8]_i_7_n_0\,
      S(2) => \rawregs[3][8]_i_8_n_0\,
      S(1) => \rawregs[3][8]_i_9_n_0\,
      S(0) => S(0)
    );
write_overrun_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => data_pst_free,
      I1 => data_pre_write,
      I2 => \^tcp_buf_stat[write_overrun]\,
      O => write_overrun_i_1_n_0
    );
write_overrun_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => write_overrun_i_1_n_0,
      Q => \^tcp_buf_stat[write_overrun]\,
      R => tcp_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_tcp_control is
  port (
    \tcp_ctrl_stat[base_seqno]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_stat_reg[base_seqno][29]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \tcp_ctrl_stat[same_ack]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \packet_req[send_small]\ : out STD_LOGIC;
    \FSM_sequential_s_stat_reg[conn_state][1]_0\ : out STD_LOGIC;
    \packet_req[send_keepalive]\ : out STD_LOGIC;
    \packet_req[discard_cur_prepare]\ : out STD_LOGIC;
    \ts_info_counts[did_repeat]\ : out STD_LOGIC;
    \ts_info_counts[did_keepalive]\ : out STD_LOGIC;
    \ts_info_counts[got_syn]\ : out STD_LOGIC;
    \ts_info_counts[got_ack]\ : out STD_LOGIC;
    \ts_info_counts[got_meas_rtt]\ : out STD_LOGIC;
    meas_rtt_reg_0 : out STD_LOGIC;
    need_repeat_reg_0 : out STD_LOGIC;
    \packet_req[send_syn]\ : out STD_LOGIC;
    \packet_req[send_data]\ : out STD_LOGIC;
    \packet_req[send_repeat]\ : out STD_LOGIC;
    \ts_info_counts[same_ack]\ : out STD_LOGIC;
    \ts_info_counts[twice_same_ack]\ : out STD_LOGIC;
    \ts_info_counts[abort_repeat]\ : out STD_LOGIC;
    \ts_info_counts[connect]\ : out STD_LOGIC;
    \ts_info_counts[start_meas_rtt]\ : out STD_LOGIC;
    \ts_info_counts[new_rtt_est]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_stat_reg[max_sent][16]_0\ : out STD_LOGIC;
    \s_stat_reg[max_sent][16]_1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \astat[cur_off]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \base_fill_reg[13]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \s_stat_reg[rtt_trip][16]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_s_stat_reg[conn_state][1]_1\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \w_reg[15]\ : out STD_LOGIC;
    \w_reg[15]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][21]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \astat[unsent]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \regacc_pre2_addr_reg[2]\ : out STD_LOGIC;
    \s_stat_reg[window_sz][15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \regacc_pre2_addr_reg[2]_0\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][12]_0\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][11]_0\ : out STD_LOGIC;
    \rawregs_reg[3][11]\ : out STD_LOGIC;
    \rawregs_reg[3][10]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][10]_0\ : out STD_LOGIC;
    \rawregs_reg[3][9]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][9]_0\ : out STD_LOGIC;
    \rawregs_reg[3][8]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][8]_0\ : out STD_LOGIC;
    \rawregs_reg[3][7]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][7]_0\ : out STD_LOGIC;
    \rawregs_reg[3][6]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][6]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_1\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][4]_0\ : out STD_LOGIC;
    \rawregs_reg[3][4]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][3]_0\ : out STD_LOGIC;
    \rawregs_reg[3][2]\ : out STD_LOGIC;
    \s_stat_reg[rtt_trip][2]_0\ : out STD_LOGIC;
    \info_counts_reg[b_ip0123][1]\ : out STD_LOGIC;
    \s_stat_reg[rtt_est][11]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \s_stat_reg[rtt_trip][1]_0\ : out STD_LOGIC;
    \rawregs_reg[3][1]\ : out STD_LOGIC;
    \rawregs_reg[3][0]\ : out STD_LOGIC;
    \info_counts_reg[b_ip0123][0]\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[max_sent][15]_0\ : out STD_LOGIC;
    \packet_req_reg[send_syn]_0\ : out STD_LOGIC;
    \FSM_onehot_s_reg[state][37]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_stat_reg[base_seqno][16]_1\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][2]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][3]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][4]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][5]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][6]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][12]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][14]_0\ : out STD_LOGIC;
    \s_reg[repeat]\ : out STD_LOGIC;
    \s_stat_reg[window_sz][15]_1\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_stat_reg[max_sent][15]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_pst_free0 : out STD_LOGIC;
    data_pst_free30 : out STD_LOGIC;
    \s_stat_reg[base_seqno][0]_0\ : out STD_LOGIC;
    \s_stat_reg[base_seqno][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[base_seqno][28]_0\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    tcp_reset : in STD_LOGIC;
    \tcp_ctrl_recv[got_ack]\ : in STD_LOGIC;
    \tcp_ctrl_recv[ack_seqno]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_stat_reg[base_seqno][2]_1\ : in STD_LOGIC;
    \info_counts_reg[did_repeat]_0\ : in STD_LOGIC;
    \info_counts_reg[did_keepalive]_0\ : in STD_LOGIC;
    \tcp_ctrl_recv[got_syn]\ : in STD_LOGIC;
    \s_stat_reg[same_ack][0]_0\ : in STD_LOGIC;
    \packet_req_reg[send_data]_0\ : in STD_LOGIC;
    \info_counts_reg[same_ack]_0\ : in STD_LOGIC;
    \info_counts_reg[twice_same_ack]_0\ : in STD_LOGIC;
    \info_counts_reg[abort_repeat]_0\ : in STD_LOGIC;
    \packet_done[done]\ : in STD_LOGIC;
    slow_counter_tick : in STD_LOGIC;
    \astat[filled]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_reg[seqno_hi_same]\ : in STD_LOGIC;
    \s_reg[seqno_hi_same]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \s_reg[seqno_hi_next]\ : in STD_LOGIC;
    is_w_le_tcp_stat_max_sent_lo_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_data_rd_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rawregs_reg[3]_11\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_data_rd_reg[14]_i_7_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_data_rd_reg[14]_i_7_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_data_rd[1]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \need_keepalive_reg[1]_0\ : in STD_LOGIC;
    \s_stat[max_sent]\ : in STD_LOGIC;
    \packet_done[keepalive]\ : in STD_LOGIC;
    \packet_done[repeated]\ : in STD_LOGIC;
    \packet_req_reg[discard_cur_prepare]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_s_stat_reg[conn_state][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_done[payload_limited]\ : in STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : in STD_LOGIC;
    cur_tcp_prep : in STD_LOGIC;
    \ram_tcp_prep2[1][stat][hasdata]\ : in STD_LOGIC;
    in61 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_reg[cur_address][0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_window_left_reg[7]\ : in STD_LOGIC;
    \x_window_left_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_window_left_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_pst_free_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[max_sent][16]_2\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \rtt_count_meas_reg[2]_0\ : in STD_LOGIC;
    \rtt_counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rtt_small_counter_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[window_sz][15]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rawregs_reg[4][14]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_tcp_control : entity is "fnet_tcp_control";
end top_block_fakernet_top_0_0_fnet_tcp_control;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_tcp_control is
  signal \^fsm_sequential_s_stat_reg[conn_state][1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal allow_small_i_1_n_0 : STD_LOGIC;
  signal allow_small_reg_n_0 : STD_LOGIC;
  signal \already_sent[10]_i_2_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_3_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_4_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_5_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_6_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_7_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_8_n_0\ : STD_LOGIC;
  signal \already_sent[10]_i_9_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_2_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_3_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_4_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_5_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_6_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_7_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_8_n_0\ : STD_LOGIC;
  signal \already_sent[7]_i_9_n_0\ : STD_LOGIC;
  signal already_sent_over_2k_i_3_n_0 : STD_LOGIC;
  signal already_sent_over_2k_reg_i_2_n_15 : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_10\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \already_sent_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \already_sent_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^astat[cur_off]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^base_fill_reg[13]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal data_pst_free3_i_10_n_0 : STD_LOGIC;
  signal data_pst_free3_i_11_n_0 : STD_LOGIC;
  signal data_pst_free3_i_12_n_0 : STD_LOGIC;
  signal data_pst_free3_i_13_n_0 : STD_LOGIC;
  signal data_pst_free3_i_14_n_0 : STD_LOGIC;
  signal data_pst_free3_i_15_n_0 : STD_LOGIC;
  signal data_pst_free3_i_16_n_0 : STD_LOGIC;
  signal data_pst_free3_i_17_n_0 : STD_LOGIC;
  signal data_pst_free3_i_18_n_0 : STD_LOGIC;
  signal data_pst_free3_i_19_n_0 : STD_LOGIC;
  signal data_pst_free3_i_20_n_0 : STD_LOGIC;
  signal data_pst_free3_i_21_n_0 : STD_LOGIC;
  signal data_pst_free3_i_22_n_0 : STD_LOGIC;
  signal data_pst_free3_i_23_n_0 : STD_LOGIC;
  signal data_pst_free3_i_24_n_0 : STD_LOGIC;
  signal data_pst_free3_i_25_n_0 : STD_LOGIC;
  signal data_pst_free3_i_26_n_0 : STD_LOGIC;
  signal data_pst_free3_i_27_n_0 : STD_LOGIC;
  signal data_pst_free3_i_28_n_0 : STD_LOGIC;
  signal data_pst_free3_i_29_n_0 : STD_LOGIC;
  signal data_pst_free3_i_30_n_0 : STD_LOGIC;
  signal data_pst_free3_i_31_n_0 : STD_LOGIC;
  signal data_pst_free3_i_32_n_0 : STD_LOGIC;
  signal data_pst_free3_i_4_n_0 : STD_LOGIC;
  signal data_pst_free3_i_5_n_0 : STD_LOGIC;
  signal data_pst_free3_i_6_n_0 : STD_LOGIC;
  signal data_pst_free3_i_7_n_0 : STD_LOGIC;
  signal data_pst_free3_i_8_n_0 : STD_LOGIC;
  signal data_pst_free3_i_9_n_0 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_1 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_2 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_3 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_4 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_5 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_6 : STD_LOGIC;
  signal data_pst_free3_reg_i_2_n_7 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_1 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_2 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_3 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_4 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_5 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_6 : STD_LOGIC;
  signal data_pst_free3_reg_i_3_n_7 : STD_LOGIC;
  signal data_pst_free_i_10_n_0 : STD_LOGIC;
  signal data_pst_free_i_11_n_0 : STD_LOGIC;
  signal data_pst_free_i_12_n_0 : STD_LOGIC;
  signal data_pst_free_i_13_n_0 : STD_LOGIC;
  signal data_pst_free_i_14_n_0 : STD_LOGIC;
  signal data_pst_free_i_15_n_0 : STD_LOGIC;
  signal data_pst_free_i_16_n_0 : STD_LOGIC;
  signal data_pst_free_i_17_n_0 : STD_LOGIC;
  signal data_pst_free_i_18_n_0 : STD_LOGIC;
  signal data_pst_free_i_19_n_0 : STD_LOGIC;
  signal data_pst_free_i_20_n_0 : STD_LOGIC;
  signal data_pst_free_i_21_n_0 : STD_LOGIC;
  signal data_pst_free_i_22_n_0 : STD_LOGIC;
  signal data_pst_free_i_23_n_0 : STD_LOGIC;
  signal data_pst_free_i_24_n_0 : STD_LOGIC;
  signal data_pst_free_i_25_n_0 : STD_LOGIC;
  signal data_pst_free_i_26_n_0 : STD_LOGIC;
  signal data_pst_free_i_27_n_0 : STD_LOGIC;
  signal data_pst_free_i_28_n_0 : STD_LOGIC;
  signal data_pst_free_i_29_n_0 : STD_LOGIC;
  signal data_pst_free_i_30_n_0 : STD_LOGIC;
  signal data_pst_free_i_31_n_0 : STD_LOGIC;
  signal data_pst_free_i_32_n_0 : STD_LOGIC;
  signal data_pst_free_i_33_n_0 : STD_LOGIC;
  signal data_pst_free_i_34_n_0 : STD_LOGIC;
  signal data_pst_free_i_4_n_0 : STD_LOGIC;
  signal data_pst_free_i_5_n_0 : STD_LOGIC;
  signal data_pst_free_i_6_n_0 : STD_LOGIC;
  signal data_pst_free_i_7_n_0 : STD_LOGIC;
  signal data_pst_free_i_8_n_0 : STD_LOGIC;
  signal data_pst_free_i_9_n_0 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_1 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_2 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_3 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_4 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_5 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_6 : STD_LOGIC;
  signal data_pst_free_reg_i_2_n_7 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_1 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_2 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_3 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_4 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_5 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_6 : STD_LOGIC;
  signal data_pst_free_reg_i_3_n_7 : STD_LOGIC;
  signal \info_counts[connect]_i_1_n_0\ : STD_LOGIC;
  signal \info_counts[new_rtt_est]_i_1_n_0\ : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_2_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_3_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_4_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_5_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_6_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_7_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_8_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_i_9_n_0 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_1 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_2 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_3 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_4 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_5 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_6 : STD_LOGIC;
  signal is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_7 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal meas_rtt_i_1_n_0 : STD_LOGIC;
  signal \^meas_rtt_reg_0\ : STD_LOGIC;
  signal \need_keepalive[0]_i_1_n_0\ : STD_LOGIC;
  signal \need_keepalive[1]_i_1_n_0\ : STD_LOGIC;
  signal \need_keepalive_reg_n_0_[1]\ : STD_LOGIC;
  signal need_repeat_i_1_n_0 : STD_LOGIC;
  signal need_repeat_i_2_n_0 : STD_LOGIC;
  signal need_repeat_i_3_n_0 : STD_LOGIC;
  signal \^need_repeat_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in22_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 30 downto 28 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \packet_req[discard_cur_prepare]_i_1_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_2_n_0\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]_i_4_n_0\ : STD_LOGIC;
  signal \^packet_req[send_data]\ : STD_LOGIC;
  signal \^packet_req[send_repeat]\ : STD_LOGIC;
  signal \packet_req[send_repeat]_i_1_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_2_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_4_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_5_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_6_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_7_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_8_n_0\ : STD_LOGIC;
  signal \packet_req[send_small]_i_9_n_0\ : STD_LOGIC;
  signal \^packet_req[send_syn]\ : STD_LOGIC;
  signal \packet_req[send_syn]_i_1_n_0\ : STD_LOGIC;
  signal \packet_req_reg[send_small]_i_3_n_3\ : STD_LOGIC;
  signal \packet_req_reg[send_small]_i_3_n_4\ : STD_LOGIC;
  signal \packet_req_reg[send_small]_i_3_n_5\ : STD_LOGIC;
  signal \packet_req_reg[send_small]_i_3_n_6\ : STD_LOGIC;
  signal \packet_req_reg[send_small]_i_3_n_7\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rawregs[4][14]_i_10_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_11_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_12_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_13_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_14_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_8_n_0\ : STD_LOGIC;
  signal \rawregs[4][14]_i_9_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_10_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_11_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_12_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_13_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_14_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_15_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_16_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_8_n_0\ : STD_LOGIC;
  signal \rawregs[4][7]_i_9_n_0\ : STD_LOGIC;
  signal \rawregs[5][10]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[5][15]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_8_n_0\ : STD_LOGIC;
  signal \rawregs[8][15]_i_9_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_3_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_4_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_5_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_6_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_7_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_8_n_0\ : STD_LOGIC;
  signal \rawregs[8][7]_i_9_n_0\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_2\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[4][14]_i_1_n_7\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_1\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_2\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[4][7]_i_1_n_7\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_1\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_2\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[8][15]_i_1_n_7\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_1\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_2\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_3\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_4\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_5\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_6\ : STD_LOGIC;
  signal \rawregs_reg[8][7]_i_1_n_7\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_rd[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[5]_i_8_n_0\ : STD_LOGIC;
  signal rtt_count_meas : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rtt_count_meas[0]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[10]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[10]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[11]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[11]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[11]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[1]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[2]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[8]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_count_meas[9]_i_1_n_0\ : STD_LOGIC;
  signal rtt_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rtt_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \rtt_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \rtt_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_estimate[11]_i_1_n_0\ : STD_LOGIC;
  signal \rtt_estimate[11]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_estimate[11]_i_4_n_0\ : STD_LOGIC;
  signal \rtt_estimate[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_estimate[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_estimate[8]_i_2_n_0\ : STD_LOGIC;
  signal rtt_estimate_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rtt_max4 : STD_LOGIC;
  signal \rtt_max4[11]_i_10_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_11_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_12_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_13_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_14_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_4_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_5_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_6_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_7_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_8_n_0\ : STD_LOGIC;
  signal \rtt_max4[11]_i_9_n_0\ : STD_LOGIC;
  signal rtt_max4_min4 : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_10_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_11_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_12_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_13_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_14_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_4_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_5_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_6_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_7_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_8_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4[11]_i_9_n_0\ : STD_LOGIC;
  signal \rtt_max4_min4_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rtt_max4_min4_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \rtt_max4_min4_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \rtt_max4_min4_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \rtt_max4_min4_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[0]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[10]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[11]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[1]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[2]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[3]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[4]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[5]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[6]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[7]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[8]\ : STD_LOGIC;
  signal \rtt_max4_min4_reg_n_0_[9]\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \rtt_max4_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[0]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[10]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[11]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[1]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[2]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[3]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[4]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[5]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[6]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[7]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[8]\ : STD_LOGIC;
  signal \rtt_max4_reg_n_0_[9]\ : STD_LOGIC;
  signal rtt_small_counter : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rtt_small_counter[10]_i_3_n_0\ : STD_LOGIC;
  signal \rtt_small_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_small_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_small_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_small_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rtt_small_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rtt_taken_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s[seqno_hi_next]_i_2_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_next]_i_4_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_next]_i_5_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_next]_i_6_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_next]_i_7_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_next]_i_8_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_4_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_5_n_0\ : STD_LOGIC;
  signal \s[seqno_hi_same]_i_7_n_0\ : STD_LOGIC;
  signal \s_stat[base_seqno][20]_i_1_n_0\ : STD_LOGIC;
  signal \s_stat[base_seqno][31]_i_2_n_0\ : STD_LOGIC;
  signal \s_stat[conn_state]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \s_stat[rtt_trip]\ : STD_LOGIC;
  signal \^s_stat_reg[base_seqno][21]_0\ : STD_LOGIC;
  signal \^s_stat_reg[base_seqno][29]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s_stat_reg[max_sent][16]_1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^s_stat_reg[rtt_trip][16]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_stat_reg[window_sz][15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal take_rtt : STD_LOGIC;
  signal take_rtt_i_10_n_0 : STD_LOGIC;
  signal take_rtt_i_11_n_0 : STD_LOGIC;
  signal take_rtt_i_12_n_0 : STD_LOGIC;
  signal take_rtt_i_13_n_0 : STD_LOGIC;
  signal take_rtt_i_14_n_0 : STD_LOGIC;
  signal take_rtt_i_15_n_0 : STD_LOGIC;
  signal take_rtt_i_16_n_0 : STD_LOGIC;
  signal take_rtt_i_17_n_0 : STD_LOGIC;
  signal take_rtt_i_18_n_0 : STD_LOGIC;
  signal take_rtt_i_19_n_0 : STD_LOGIC;
  signal take_rtt_i_1_n_0 : STD_LOGIC;
  signal take_rtt_i_20_n_0 : STD_LOGIC;
  signal take_rtt_i_21_n_0 : STD_LOGIC;
  signal take_rtt_i_6_n_0 : STD_LOGIC;
  signal take_rtt_i_7_n_0 : STD_LOGIC;
  signal take_rtt_i_8_n_0 : STD_LOGIC;
  signal take_rtt_i_9_n_0 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_0 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_1 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_2 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_3 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_4 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_5 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_6 : STD_LOGIC;
  signal take_rtt_reg_i_3_n_7 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_0 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_1 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_2 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_3 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_4 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_5 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_6 : STD_LOGIC;
  signal take_rtt_reg_i_5_n_7 : STD_LOGIC;
  signal \tcp_buffer/geqOp\ : STD_LOGIC;
  signal \tcp_buffer/geqOp2_in\ : STD_LOGIC;
  signal \tcp_buffer/geqOp4_in\ : STD_LOGIC;
  signal \tcp_buffer/geqOp5_in\ : STD_LOGIC;
  signal \^tcp_ctrl_stat[base_seqno]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tcp_ctrl_stat[rtt_est]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tcp_ctrl_stat[rtt_trip]\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^tcp_ctrl_stat[same_ack]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tcp_ctrl_stat[window_sz]\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \tcp_state_stat[base_seqno_hi_plus_1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tcp_state_stat[some_sent]\ : STD_LOGIC;
  signal \x_window_left[15]_i_2_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_3_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_4_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_5_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_6_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_7_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_8_n_0\ : STD_LOGIC;
  signal \x_window_left[15]_i_9_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_6_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_7_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_8_n_0\ : STD_LOGIC;
  signal \x_window_left[7]_i_9_n_0\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \x_window_left_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \x_window_left_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal NLW_already_sent_over_2k_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_already_sent_over_2k_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_data_pst_free3_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_pst_free3_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_pst_free_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_pst_free_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_is_w_le_tcp_stat_max_sent_lo_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_packet_req_reg[send_small]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_packet_req_reg[send_small]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rawregs_reg[4][14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rawregs_reg[4][14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rawregs_reg[8][15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rtt_max4_min4_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rtt_max4_min4_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rtt_max4_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rtt_max4_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_take_rtt_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_take_rtt_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_take_rtt_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_take_rtt_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_window_left_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_window_left_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_s_stat[conn_state][1]_i_2\ : label is "soft_lutpair552";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_stat_reg[conn_state][0]\ : label is "iSTATE:10,iSTATE0:01,iSTATE1:00,iSTATE2:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_s_stat_reg[conn_state][1]\ : label is "iSTATE:10,iSTATE0:01,iSTATE1:00,iSTATE2:11";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_5__0\ : label is "soft_lutpair561";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of already_sent_over_2k_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \already_sent_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \already_sent_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of data_pst_free3_i_1 : label is "soft_lutpair567";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of data_pst_free3_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of data_pst_free3_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of data_pst_free_i_1 : label is "soft_lutpair567";
  attribute COMPARATOR_THRESHOLD of data_pst_free_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of data_pst_free_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of \info_counts[connect]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \info_counts[new_rtt_est]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of is_tcp_stat_max_sent16_eq_base_seqno16_i_1 : label is "soft_lutpair561";
  attribute COMPARATOR_THRESHOLD of is_w_le_tcp_stat_max_sent_lo_reg_i_1 : label is 14;
  attribute SOFT_HLUTNM of need_repeat_i_2 : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of need_repeat_i_3 : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \packet_req[discard_cur_prepare]_i_4\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \packet_req[send_repeat]_i_1\ : label is "soft_lutpair557";
  attribute HLUTNM : string;
  attribute HLUTNM of \rawregs[4][14]_i_11\ : label is "lutpair3";
  attribute HLUTNM of \rawregs[4][14]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \rawregs[4][14]_i_7\ : label is "lutpair2";
  attribute HLUTNM of \rawregs[4][7]_i_13\ : label is "lutpair1";
  attribute HLUTNM of \rawregs[4][7]_i_14\ : label is "lutpair0";
  attribute HLUTNM of \rawregs[4][7]_i_15\ : label is "lutpair4";
  attribute HLUTNM of \rawregs[4][7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \rawregs[4][7]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \rawregs[4][7]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \rawregs[4][7]_i_9\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \rawregs[5][12]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rawregs[5][13]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rawregs[5][14]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \rawregs[5][15]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \rawregs[5][1]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \rawregs[5][2]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \rawregs[5][3]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \rawregs[5][4]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \rawregs[5][6]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \rawregs[5][7]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \rawregs[5][8]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \rawregs[5][9]_i_1\ : label is "soft_lutpair544";
  attribute ADDER_THRESHOLD of \rawregs_reg[4][14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rawregs_reg[4][7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rawregs_reg[8][15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rawregs_reg[8][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rtt_count_meas[0]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rtt_count_meas[11]_i_2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \rtt_count_meas[3]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \rtt_count_meas[4]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \rtt_count_meas[6]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \rtt_count_meas[7]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \rtt_count_meas[8]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rtt_count_meas[9]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rtt_counter[10]_i_2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \rtt_counter[12]_i_3\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \rtt_counter[7]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \rtt_estimate[0]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \rtt_estimate[1]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \rtt_estimate[2]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \rtt_estimate[4]_i_2\ : label is "soft_lutpair548";
  attribute COMPARATOR_THRESHOLD of \rtt_max4_min4_reg[11]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rtt_max4_reg[11]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \rtt_small_counter[10]_i_3\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rtt_small_counter[4]_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \rtt_small_counter[5]_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \rtt_small_counter[9]_i_2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rtt_taken[1]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \rtt_taken[2]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \rtt_taken[3]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \s[fill_ram_tcp_template]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \s[seqno_hi_next]_i_8\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][17]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][18]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][19]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][20]_i_2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][23]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][24]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][25]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][27]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][28]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][28]_i_2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][29]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][29]_i_2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \s_stat[base_seqno][30]_i_3\ : label is "soft_lutpair553";
  attribute ADDER_THRESHOLD of take_rtt_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of take_rtt_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of take_rtt_reg_i_5 : label is 35;
  attribute ADDER_THRESHOLD of \x_window_left_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_window_left_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_window_left_reg[7]_i_1\ : label is 35;
begin
  \FSM_sequential_s_stat_reg[conn_state][1]_0\ <= \^fsm_sequential_s_stat_reg[conn_state][1]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \astat[cur_off]\(15 downto 0) <= \^astat[cur_off]\(15 downto 0);
  \base_fill_reg[13]\(14 downto 0) <= \^base_fill_reg[13]\(14 downto 0);
  meas_rtt_reg_0 <= \^meas_rtt_reg_0\;
  need_repeat_reg_0 <= \^need_repeat_reg_0\;
  \packet_req[send_data]\ <= \^packet_req[send_data]\;
  \packet_req[send_repeat]\ <= \^packet_req[send_repeat]\;
  \packet_req[send_syn]\ <= \^packet_req[send_syn]\;
  \s_stat_reg[base_seqno][21]_0\ <= \^s_stat_reg[base_seqno][21]_0\;
  \s_stat_reg[base_seqno][29]_0\(12 downto 0) <= \^s_stat_reg[base_seqno][29]_0\(12 downto 0);
  \s_stat_reg[max_sent][16]_1\(16 downto 0) <= \^s_stat_reg[max_sent][16]_1\(16 downto 0);
  \s_stat_reg[rtt_trip][16]_0\(2 downto 0) <= \^s_stat_reg[rtt_trip][16]_0\(2 downto 0);
  \s_stat_reg[window_sz][15]_0\(0) <= \^s_stat_reg[window_sz][15]_0\(0);
  \tcp_ctrl_stat[base_seqno]\(31 downto 0) <= \^tcp_ctrl_stat[base_seqno]\(31 downto 0);
  \tcp_ctrl_stat[same_ack]\(1 downto 0) <= \^tcp_ctrl_stat[same_ack]\(1 downto 0);
\FSM_onehot_s[state][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF111F1"
    )
        port map (
      I0 => \^packet_req[send_syn]\,
      I1 => \^packet_req[send_data]\,
      I2 => \ram_tcp_prep2[0][stat][hasdata]\,
      I3 => cur_tcp_prep,
      I4 => \ram_tcp_prep2[1][stat][hasdata]\,
      O => \packet_req_reg[send_syn]_0\
    );
\FSM_sequential_s_stat[conn_state][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \packet_done[done]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \tcp_ctrl_recv[got_syn]\,
      I4 => \tcp_ctrl_recv[got_ack]\,
      O => \s_stat[conn_state]__0\(1)
    );
\FSM_sequential_s_stat_reg[conn_state][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \FSM_sequential_s_stat_reg[conn_state][0]_0\(0),
      Q => \^q\(0),
      R => tcp_reset
    );
\FSM_sequential_s_stat_reg[conn_state][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \s_stat[conn_state]__0\(1),
      Q => \^q\(1),
      R => tcp_reset
    );
\actual_wdata[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(16),
      I1 => \^s_stat_reg[max_sent][16]_1\(16),
      I2 => \packet_done[repeated]\,
      I3 => \s_reg[cur_address][0]\(1),
      O => \s_stat_reg[base_seqno][16]_1\
    );
\actual_wdata[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E400"
    )
        port map (
      I0 => \packet_done[repeated]\,
      I1 => \^s_stat_reg[max_sent][16]_1\(0),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \^packet_req[send_syn]\,
      O => \s_reg[repeat]\
    );
\actual_wdata[12]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(12),
      I1 => \^s_stat_reg[max_sent][16]_1\(12),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][12]_0\
    );
\actual_wdata[14]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(14),
      I1 => \^s_stat_reg[max_sent][16]_1\(14),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][14]_0\
    );
\actual_wdata[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(2),
      I1 => \^s_stat_reg[max_sent][16]_1\(2),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][2]_0\
    );
\actual_wdata[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(3),
      I1 => \^s_stat_reg[max_sent][16]_1\(3),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][3]_0\
    );
\actual_wdata[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(4),
      I1 => \^s_stat_reg[max_sent][16]_1\(4),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][4]_0\
    );
\actual_wdata[5]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(5),
      I1 => \^s_stat_reg[max_sent][16]_1\(5),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][5]_0\
    );
\actual_wdata[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(6),
      I1 => \^s_stat_reg[max_sent][16]_1\(6),
      I2 => \^packet_req[send_syn]\,
      I3 => \s_reg[cur_address][0]\(2),
      I4 => \packet_done[repeated]\,
      O => \s_stat_reg[base_seqno][6]_0\
    );
allow_small_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => \packet_done[payload_limited]\,
      I1 => slow_counter_tick,
      I2 => \rtt_small_counter[10]_i_3_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[10]\,
      I4 => \s_stat[max_sent]\,
      I5 => allow_small_reg_n_0,
      O => allow_small_i_1_n_0
    );
allow_small_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => allow_small_i_1_n_0,
      Q => allow_small_reg_n_0,
      R => '0'
    );
\already_sent[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(15),
      I1 => \^tcp_ctrl_stat[base_seqno]\(15),
      O => \already_sent[10]_i_2_n_0\
    );
\already_sent[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(14),
      I1 => \^tcp_ctrl_stat[base_seqno]\(14),
      O => \already_sent[10]_i_3_n_0\
    );
\already_sent[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(13),
      I1 => \^tcp_ctrl_stat[base_seqno]\(13),
      O => \already_sent[10]_i_4_n_0\
    );
\already_sent[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(12),
      I1 => \^tcp_ctrl_stat[base_seqno]\(12),
      O => \already_sent[10]_i_5_n_0\
    );
\already_sent[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(11),
      I1 => \^tcp_ctrl_stat[base_seqno]\(11),
      O => \already_sent[10]_i_6_n_0\
    );
\already_sent[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(10),
      I1 => \^tcp_ctrl_stat[base_seqno]\(10),
      O => \already_sent[10]_i_7_n_0\
    );
\already_sent[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(9),
      I1 => \^tcp_ctrl_stat[base_seqno]\(9),
      O => \already_sent[10]_i_8_n_0\
    );
\already_sent[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(8),
      I1 => \^tcp_ctrl_stat[base_seqno]\(8),
      O => \already_sent[10]_i_9_n_0\
    );
\already_sent[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(7),
      I1 => \^tcp_ctrl_stat[base_seqno]\(7),
      O => \already_sent[7]_i_2_n_0\
    );
\already_sent[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(6),
      I1 => \^tcp_ctrl_stat[base_seqno]\(6),
      O => \already_sent[7]_i_3_n_0\
    );
\already_sent[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(5),
      I1 => \^tcp_ctrl_stat[base_seqno]\(5),
      O => \already_sent[7]_i_4_n_0\
    );
\already_sent[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(4),
      I1 => \^tcp_ctrl_stat[base_seqno]\(4),
      O => \already_sent[7]_i_5_n_0\
    );
\already_sent[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(3),
      I1 => \^tcp_ctrl_stat[base_seqno]\(3),
      O => \already_sent[7]_i_6_n_0\
    );
\already_sent[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(2),
      O => \already_sent[7]_i_7_n_0\
    );
\already_sent[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(1),
      I1 => \^tcp_ctrl_stat[base_seqno]\(1),
      O => \already_sent[7]_i_8_n_0\
    );
\already_sent[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \already_sent[7]_i_9_n_0\
    );
already_sent_over_2k_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \already_sent_reg[10]_i_1_n_8\,
      I1 => already_sent_over_2k_reg_i_2_n_15,
      I2 => \already_sent_reg[10]_i_1_n_10\,
      I3 => \already_sent_reg[10]_i_1_n_9\,
      I4 => \already_sent_reg[10]_i_1_n_11\,
      I5 => \already_sent_reg[10]_i_1_n_12\,
      O => \s_stat_reg[max_sent][15]_0\
    );
already_sent_over_2k_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(16),
      I1 => \^tcp_ctrl_stat[base_seqno]\(16),
      O => already_sent_over_2k_i_3_n_0
    );
already_sent_over_2k_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => \already_sent_reg[10]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_already_sent_over_2k_reg_i_2_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_already_sent_over_2k_reg_i_2_O_UNCONNECTED(7 downto 1),
      O(0) => already_sent_over_2k_reg_i_2_n_15,
      S(7 downto 1) => B"0000000",
      S(0) => already_sent_over_2k_i_3_n_0
    );
\already_sent_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \already_sent_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \already_sent_reg[10]_i_1_n_0\,
      CO(6) => \already_sent_reg[10]_i_1_n_1\,
      CO(5) => \already_sent_reg[10]_i_1_n_2\,
      CO(4) => \already_sent_reg[10]_i_1_n_3\,
      CO(3) => \already_sent_reg[10]_i_1_n_4\,
      CO(2) => \already_sent_reg[10]_i_1_n_5\,
      CO(1) => \already_sent_reg[10]_i_1_n_6\,
      CO(0) => \already_sent_reg[10]_i_1_n_7\,
      DI(7 downto 0) => \^s_stat_reg[max_sent][16]_1\(15 downto 8),
      O(7) => \already_sent_reg[10]_i_1_n_8\,
      O(6) => \already_sent_reg[10]_i_1_n_9\,
      O(5) => \already_sent_reg[10]_i_1_n_10\,
      O(4) => \already_sent_reg[10]_i_1_n_11\,
      O(3) => \already_sent_reg[10]_i_1_n_12\,
      O(2 downto 0) => \s_stat_reg[max_sent][15]_1\(10 downto 8),
      S(7) => \already_sent[10]_i_2_n_0\,
      S(6) => \already_sent[10]_i_3_n_0\,
      S(5) => \already_sent[10]_i_4_n_0\,
      S(4) => \already_sent[10]_i_5_n_0\,
      S(3) => \already_sent[10]_i_6_n_0\,
      S(2) => \already_sent[10]_i_7_n_0\,
      S(1) => \already_sent[10]_i_8_n_0\,
      S(0) => \already_sent[10]_i_9_n_0\
    );
\already_sent_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \already_sent_reg[7]_i_1_n_0\,
      CO(6) => \already_sent_reg[7]_i_1_n_1\,
      CO(5) => \already_sent_reg[7]_i_1_n_2\,
      CO(4) => \already_sent_reg[7]_i_1_n_3\,
      CO(3) => \already_sent_reg[7]_i_1_n_4\,
      CO(2) => \already_sent_reg[7]_i_1_n_5\,
      CO(1) => \already_sent_reg[7]_i_1_n_6\,
      CO(0) => \already_sent_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^s_stat_reg[max_sent][16]_1\(7 downto 0),
      O(7 downto 0) => \s_stat_reg[max_sent][15]_1\(7 downto 0),
      S(7) => \already_sent[7]_i_2_n_0\,
      S(6) => \already_sent[7]_i_3_n_0\,
      S(5) => \already_sent[7]_i_4_n_0\,
      S(4) => \already_sent[7]_i_5_n_0\,
      S(3) => \already_sent[7]_i_6_n_0\,
      S(2) => \already_sent[7]_i_7_n_0\,
      S(1) => \already_sent[7]_i_8_n_0\,
      S(0) => \already_sent[7]_i_9_n_0\
    );
data_pst_free3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tcp_buffer/geqOp2_in\,
      I1 => data_pst_free_reg(0),
      I2 => \tcp_buffer/geqOp\,
      O => data_pst_free30
    );
data_pst_free3_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free3_i_10_n_0
    );
data_pst_free3_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A204"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free3_i_11_n_0
    );
data_pst_free3_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free3_i_12_n_0
    );
data_pst_free3_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0010"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free3_i_13_n_0
    );
data_pst_free3_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free3_i_14_n_0
    );
data_pst_free3_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \astat[filled]\(4),
      I1 => \astat[filled]\(2),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(0),
      I4 => \astat[filled]\(1),
      I5 => \astat[filled]\(3),
      O => data_pst_free3_i_15_n_0
    );
data_pst_free3_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free3_i_16_n_0
    );
data_pst_free3_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free3_i_17_n_0
    );
data_pst_free3_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \astat[filled]\(12),
      I1 => \astat[filled]\(10),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(11),
      I4 => \astat[filled]\(13),
      O => data_pst_free3_i_18_n_0
    );
data_pst_free3_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free3_i_19_n_0
    );
data_pst_free3_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free3_i_20_n_0
    );
data_pst_free3_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FFEF"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free3_i_21_n_0
    );
data_pst_free3_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free3_i_22_n_0
    );
data_pst_free3_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FE"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free3_i_23_n_0
    );
data_pst_free3_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free3_i_24_n_0
    );
data_pst_free3_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555565"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free3_i_25_n_0
    );
data_pst_free3_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A2"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free3_i_26_n_0
    );
data_pst_free3_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free3_i_27_n_0
    );
data_pst_free3_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0010"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free3_i_28_n_0
    );
data_pst_free3_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free3_i_29_n_0
    );
data_pst_free3_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \astat[filled]\(4),
      I1 => \astat[filled]\(2),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(0),
      I4 => \astat[filled]\(1),
      I5 => \astat[filled]\(3),
      O => data_pst_free3_i_30_n_0
    );
data_pst_free3_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free3_i_31_n_0
    );
data_pst_free3_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free3_i_32_n_0
    );
data_pst_free3_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555575"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free3_i_4_n_0
    );
data_pst_free3_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFB"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free3_i_5_n_0
    );
data_pst_free3_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FFEF"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free3_i_6_n_0
    );
data_pst_free3_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free3_i_7_n_0
    );
data_pst_free3_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FE"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free3_i_8_n_0
    );
data_pst_free3_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free3_i_9_n_0
    );
data_pst_free3_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tcp_buffer/geqOp2_in\,
      CO(6) => data_pst_free3_reg_i_2_n_1,
      CO(5) => data_pst_free3_reg_i_2_n_2,
      CO(4) => data_pst_free3_reg_i_2_n_3,
      CO(3) => data_pst_free3_reg_i_2_n_4,
      CO(2) => data_pst_free3_reg_i_2_n_5,
      CO(1) => data_pst_free3_reg_i_2_n_6,
      CO(0) => data_pst_free3_reg_i_2_n_7,
      DI(7) => data_pst_free3_i_4_n_0,
      DI(6) => data_pst_free3_i_5_n_0,
      DI(5) => '0',
      DI(4) => data_pst_free3_i_6_n_0,
      DI(3) => data_pst_free3_i_7_n_0,
      DI(2) => data_pst_free_i_9_n_0,
      DI(1) => data_pst_free3_i_8_n_0,
      DI(0) => data_pst_free3_i_9_n_0,
      O(7 downto 0) => NLW_data_pst_free3_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => data_pst_free3_i_10_n_0,
      S(6) => data_pst_free3_i_11_n_0,
      S(5) => data_pst_free3_i_12_n_0,
      S(4) => data_pst_free3_i_13_n_0,
      S(3) => data_pst_free3_i_14_n_0,
      S(2) => data_pst_free3_i_15_n_0,
      S(1) => data_pst_free3_i_16_n_0,
      S(0) => data_pst_free3_i_17_n_0
    );
data_pst_free3_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tcp_buffer/geqOp\,
      CO(6) => data_pst_free3_reg_i_3_n_1,
      CO(5) => data_pst_free3_reg_i_3_n_2,
      CO(4) => data_pst_free3_reg_i_3_n_3,
      CO(3) => data_pst_free3_reg_i_3_n_4,
      CO(2) => data_pst_free3_reg_i_3_n_5,
      CO(1) => data_pst_free3_reg_i_3_n_6,
      CO(0) => data_pst_free3_reg_i_3_n_7,
      DI(7) => data_pst_free3_i_18_n_0,
      DI(6) => data_pst_free3_i_19_n_0,
      DI(5) => data_pst_free3_i_20_n_0,
      DI(4) => data_pst_free3_i_21_n_0,
      DI(3) => data_pst_free3_i_22_n_0,
      DI(2) => data_pst_free_i_9_n_0,
      DI(1) => data_pst_free3_i_23_n_0,
      DI(0) => data_pst_free3_i_24_n_0,
      O(7 downto 0) => NLW_data_pst_free3_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => data_pst_free3_i_25_n_0,
      S(6) => data_pst_free3_i_26_n_0,
      S(5) => data_pst_free3_i_27_n_0,
      S(4) => data_pst_free3_i_28_n_0,
      S(3) => data_pst_free3_i_29_n_0,
      S(2) => data_pst_free3_i_30_n_0,
      S(1) => data_pst_free3_i_31_n_0,
      S(0) => data_pst_free3_i_32_n_0
    );
data_pst_free_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tcp_buffer/geqOp5_in\,
      I1 => data_pst_free_reg(0),
      I2 => \tcp_buffer/geqOp4_in\,
      O => data_pst_free0
    );
data_pst_free_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FE"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free_i_10_n_0
    );
data_pst_free_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free_i_11_n_0
    );
data_pst_free_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free_i_12_n_0
    );
data_pst_free_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A204"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free_i_13_n_0
    );
data_pst_free_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free_i_14_n_0
    );
data_pst_free_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0010"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free_i_15_n_0
    );
data_pst_free_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free_i_16_n_0
    );
data_pst_free_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \astat[filled]\(4),
      I1 => \astat[filled]\(2),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(0),
      I4 => \astat[filled]\(1),
      I5 => \astat[filled]\(3),
      O => data_pst_free_i_17_n_0
    );
data_pst_free_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free_i_18_n_0
    );
data_pst_free_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free_i_19_n_0
    );
data_pst_free_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555575"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free_i_20_n_0
    );
data_pst_free_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free_i_21_n_0
    );
data_pst_free_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free_i_22_n_0
    );
data_pst_free_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FFEF"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free_i_23_n_0
    );
data_pst_free_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free_i_24_n_0
    );
data_pst_free_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FE"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free_i_25_n_0
    );
data_pst_free_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free_i_26_n_0
    );
data_pst_free_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free_i_27_n_0
    );
data_pst_free_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A2"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free_i_28_n_0
    );
data_pst_free_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      I2 => \^base_fill_reg[13]\(9),
      O => data_pst_free_i_29_n_0
    );
data_pst_free_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0010"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free_i_30_n_0
    );
data_pst_free_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free_i_31_n_0
    );
data_pst_free_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \astat[filled]\(4),
      I1 => \astat[filled]\(2),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(0),
      I4 => \astat[filled]\(1),
      I5 => \astat[filled]\(3),
      O => data_pst_free_i_32_n_0
    );
data_pst_free_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      O => data_pst_free_i_33_n_0
    );
data_pst_free_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \astat[filled]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => data_pst_free_i_34_n_0
    );
data_pst_free_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555575"
    )
        port map (
      I0 => \astat[filled]\(13),
      I1 => \astat[filled]\(11),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(10),
      I4 => \astat[filled]\(12),
      O => data_pst_free_i_4_n_0
    );
data_pst_free_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFB"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => data_pst_free_i_5_n_0
    );
data_pst_free_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      O => data_pst_free_i_6_n_0
    );
data_pst_free_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5575FFEF"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      O => data_pst_free_i_7_n_0
    );
data_pst_free_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      O => data_pst_free_i_8_n_0
    );
data_pst_free_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFE"
    )
        port map (
      I0 => \astat[filled]\(4),
      I1 => \astat[filled]\(2),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(0),
      I4 => \astat[filled]\(1),
      I5 => \astat[filled]\(3),
      O => data_pst_free_i_9_n_0
    );
data_pst_free_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tcp_buffer/geqOp5_in\,
      CO(6) => data_pst_free_reg_i_2_n_1,
      CO(5) => data_pst_free_reg_i_2_n_2,
      CO(4) => data_pst_free_reg_i_2_n_3,
      CO(3) => data_pst_free_reg_i_2_n_4,
      CO(2) => data_pst_free_reg_i_2_n_5,
      CO(1) => data_pst_free_reg_i_2_n_6,
      CO(0) => data_pst_free_reg_i_2_n_7,
      DI(7) => data_pst_free_i_4_n_0,
      DI(6) => data_pst_free_i_5_n_0,
      DI(5) => data_pst_free_i_6_n_0,
      DI(4) => data_pst_free_i_7_n_0,
      DI(3) => data_pst_free_i_8_n_0,
      DI(2) => data_pst_free_i_9_n_0,
      DI(1) => data_pst_free_i_10_n_0,
      DI(0) => data_pst_free_i_11_n_0,
      O(7 downto 0) => NLW_data_pst_free_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => data_pst_free_i_12_n_0,
      S(6) => data_pst_free_i_13_n_0,
      S(5) => data_pst_free_i_14_n_0,
      S(4) => data_pst_free_i_15_n_0,
      S(3) => data_pst_free_i_16_n_0,
      S(2) => data_pst_free_i_17_n_0,
      S(1) => data_pst_free_i_18_n_0,
      S(0) => data_pst_free_i_19_n_0
    );
data_pst_free_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tcp_buffer/geqOp4_in\,
      CO(6) => data_pst_free_reg_i_3_n_1,
      CO(5) => data_pst_free_reg_i_3_n_2,
      CO(4) => data_pst_free_reg_i_3_n_3,
      CO(3) => data_pst_free_reg_i_3_n_4,
      CO(2) => data_pst_free_reg_i_3_n_5,
      CO(1) => data_pst_free_reg_i_3_n_6,
      CO(0) => data_pst_free_reg_i_3_n_7,
      DI(7) => data_pst_free_i_20_n_0,
      DI(6) => data_pst_free_i_21_n_0,
      DI(5) => data_pst_free_i_22_n_0,
      DI(4) => data_pst_free_i_23_n_0,
      DI(3) => data_pst_free_i_24_n_0,
      DI(2) => data_pst_free_i_9_n_0,
      DI(1) => data_pst_free_i_25_n_0,
      DI(0) => data_pst_free_i_26_n_0,
      O(7 downto 0) => NLW_data_pst_free_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => data_pst_free_i_27_n_0,
      S(6) => data_pst_free_i_28_n_0,
      S(5) => data_pst_free_i_29_n_0,
      S(4) => data_pst_free_i_30_n_0,
      S(3) => data_pst_free_i_31_n_0,
      S(2) => data_pst_free_i_32_n_0,
      S(1) => data_pst_free_i_33_n_0,
      S(0) => data_pst_free_i_34_n_0
    );
\info_counts[connect]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \tcp_ctrl_recv[got_ack]\,
      O => \info_counts[connect]_i_1_n_0\
    );
\info_counts[new_rtt_est]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => rtt_taken_reg(0),
      I1 => rtt_taken_reg(1),
      I2 => take_rtt,
      I3 => rtt_taken_reg(3),
      I4 => rtt_taken_reg(2),
      O => \info_counts[new_rtt_est]_i_1_n_0\
    );
\info_counts_reg[abort_repeat]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[abort_repeat]_0\,
      Q => \ts_info_counts[abort_repeat]\,
      R => '0'
    );
\info_counts_reg[connect]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[connect]_i_1_n_0\,
      Q => \ts_info_counts[connect]\,
      R => '0'
    );
\info_counts_reg[did_keepalive]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[did_keepalive]_0\,
      Q => \ts_info_counts[did_keepalive]\,
      R => '0'
    );
\info_counts_reg[did_repeat]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[did_repeat]_0\,
      Q => \ts_info_counts[did_repeat]\,
      R => '0'
    );
\info_counts_reg[got_ack]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \tcp_ctrl_recv[got_ack]\,
      Q => \ts_info_counts[got_ack]\,
      R => '0'
    );
\info_counts_reg[got_meas_rtt]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => take_rtt_i_1_n_0,
      Q => \ts_info_counts[got_meas_rtt]\,
      R => '0'
    );
\info_counts_reg[got_syn]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \tcp_ctrl_recv[got_syn]\,
      Q => \ts_info_counts[got_syn]\,
      R => '0'
    );
\info_counts_reg[new_rtt_est]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts[new_rtt_est]_i_1_n_0\,
      Q => \ts_info_counts[new_rtt_est]\,
      R => '0'
    );
\info_counts_reg[same_ack]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[same_ack]_0\,
      Q => \ts_info_counts[same_ack]\,
      R => '0'
    );
\info_counts_reg[start_meas_rtt]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[rtt_trip]\,
      Q => \ts_info_counts[start_meas_rtt]\,
      R => '0'
    );
\info_counts_reg[twice_same_ack]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \info_counts_reg[twice_same_ack]_0\,
      Q => \ts_info_counts[twice_same_ack]\,
      R => '0'
    );
is_tcp_stat_max_sent16_eq_base_seqno16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(16),
      I1 => \^tcp_ctrl_stat[base_seqno]\(16),
      O => \s_stat_reg[max_sent][16]_0\
    );
is_w_ge_tcp_stat_base_seqno_lo_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(15),
      I1 => D(15),
      I2 => \^tcp_ctrl_stat[base_seqno]\(14),
      I3 => D(14),
      O => \s_stat_reg[base_seqno][15]_0\(7)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(13),
      I1 => D(13),
      I2 => \^tcp_ctrl_stat[base_seqno]\(12),
      I3 => D(12),
      O => \s_stat_reg[base_seqno][15]_0\(6)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(11),
      I1 => D(11),
      I2 => \^tcp_ctrl_stat[base_seqno]\(10),
      I3 => D(10),
      O => \s_stat_reg[base_seqno][15]_0\(5)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(9),
      I1 => D(9),
      I2 => \^tcp_ctrl_stat[base_seqno]\(8),
      I3 => D(8),
      O => \s_stat_reg[base_seqno][15]_0\(4)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(7),
      I1 => D(7),
      I2 => \^tcp_ctrl_stat[base_seqno]\(6),
      I3 => D(6),
      O => \s_stat_reg[base_seqno][15]_0\(3)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(5),
      I1 => D(5),
      I2 => \^tcp_ctrl_stat[base_seqno]\(4),
      I3 => D(4),
      O => \s_stat_reg[base_seqno][15]_0\(2)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(3),
      I1 => D(3),
      I2 => \^tcp_ctrl_stat[base_seqno]\(2),
      I3 => D(2),
      O => \s_stat_reg[base_seqno][15]_0\(1)
    );
is_w_ge_tcp_stat_base_seqno_lo_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(1),
      I1 => D(1),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => D(0),
      O => \s_stat_reg[base_seqno][15]_0\(0)
    );
is_w_le_tcp_stat_max_sent_lo_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(15),
      I1 => D(15),
      I2 => \^s_stat_reg[max_sent][16]_1\(14),
      I3 => D(14),
      O => is_w_le_tcp_stat_max_sent_lo_i_2_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(13),
      I1 => D(13),
      I2 => \^s_stat_reg[max_sent][16]_1\(12),
      I3 => D(12),
      O => is_w_le_tcp_stat_max_sent_lo_i_3_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(11),
      I1 => D(11),
      I2 => \^s_stat_reg[max_sent][16]_1\(10),
      I3 => D(10),
      O => is_w_le_tcp_stat_max_sent_lo_i_4_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(9),
      I1 => D(9),
      I2 => \^s_stat_reg[max_sent][16]_1\(8),
      I3 => D(8),
      O => is_w_le_tcp_stat_max_sent_lo_i_5_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(7),
      I1 => D(7),
      I2 => \^s_stat_reg[max_sent][16]_1\(6),
      I3 => D(6),
      O => is_w_le_tcp_stat_max_sent_lo_i_6_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(5),
      I1 => D(5),
      I2 => \^s_stat_reg[max_sent][16]_1\(4),
      I3 => D(4),
      O => is_w_le_tcp_stat_max_sent_lo_i_7_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(3),
      I1 => D(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(2),
      I3 => D(2),
      O => is_w_le_tcp_stat_max_sent_lo_i_8_n_0
    );
is_w_le_tcp_stat_max_sent_lo_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(1),
      I1 => D(1),
      I2 => \^s_stat_reg[max_sent][16]_1\(0),
      I3 => D(0),
      O => is_w_le_tcp_stat_max_sent_lo_i_9_n_0
    );
is_w_le_tcp_stat_max_sent_lo_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_1,
      CO(5) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_2,
      CO(4) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_3,
      CO(3) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_4,
      CO(2) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_5,
      CO(1) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_6,
      CO(0) => is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_7,
      DI(7) => is_w_le_tcp_stat_max_sent_lo_i_2_n_0,
      DI(6) => is_w_le_tcp_stat_max_sent_lo_i_3_n_0,
      DI(5) => is_w_le_tcp_stat_max_sent_lo_i_4_n_0,
      DI(4) => is_w_le_tcp_stat_max_sent_lo_i_5_n_0,
      DI(3) => is_w_le_tcp_stat_max_sent_lo_i_6_n_0,
      DI(2) => is_w_le_tcp_stat_max_sent_lo_i_7_n_0,
      DI(1) => is_w_le_tcp_stat_max_sent_lo_i_8_n_0,
      DI(0) => is_w_le_tcp_stat_max_sent_lo_i_9_n_0,
      O(7 downto 0) => NLW_is_w_le_tcp_stat_max_sent_lo_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => is_w_le_tcp_stat_max_sent_lo_reg(7 downto 0)
    );
meas_rtt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100454445444544"
    )
        port map (
      I0 => \packet_req[discard_cur_prepare]_i_2_n_0\,
      I1 => \^meas_rtt_reg_0\,
      I2 => \packet_done[keepalive]\,
      I3 => \s_stat[max_sent]\,
      I4 => \tcp_ctrl_recv[got_ack]\,
      I5 => p_0_in22_in,
      O => meas_rtt_i_1_n_0
    );
meas_rtt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => meas_rtt_i_1_n_0,
      Q => \^meas_rtt_reg_0\,
      R => '0'
    );
\need_keepalive[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \need_keepalive_reg[1]_0\,
      I1 => \packet_done[done]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => p_2_in(1),
      O => \need_keepalive[0]_i_1_n_0\
    );
\need_keepalive[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => need_repeat_i_3_n_0,
      I1 => p_2_in(1),
      I2 => \need_keepalive_reg[1]_0\,
      I3 => \need_keepalive_reg_n_0_[1]\,
      I4 => tcp_reset,
      O => \need_keepalive[1]_i_1_n_0\
    );
\need_keepalive_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \need_keepalive[0]_i_1_n_0\,
      Q => p_2_in(1),
      R => tcp_reset
    );
\need_keepalive_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \need_keepalive[1]_i_1_n_0\,
      Q => \need_keepalive_reg_n_0_[1]\,
      R => '0'
    );
need_repeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAA888"
    )
        port map (
      I0 => need_repeat_i_2_n_0,
      I1 => \packet_req[discard_cur_prepare]_i_1_n_0\,
      I2 => \packet_done[repeated]\,
      I3 => need_repeat_i_3_n_0,
      I4 => \info_counts[connect]_i_1_n_0\,
      I5 => \^need_repeat_reg_0\,
      O => need_repeat_i_1_n_0
    );
need_repeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40445555"
    )
        port map (
      I0 => tcp_reset,
      I1 => \info_counts_reg[twice_same_ack]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \packet_req[discard_cur_prepare]_i_4_n_0\,
      O => need_repeat_i_2_n_0
    );
need_repeat_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \packet_done[done]\,
      O => need_repeat_i_3_n_0
    );
need_repeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => need_repeat_i_1_n_0,
      Q => \^need_repeat_reg_0\,
      R => '0'
    );
\packet_req[discard_cur_prepare]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \packet_req[discard_cur_prepare]_i_2_n_0\,
      I1 => \packet_req_reg[discard_cur_prepare]_0\(0),
      I2 => \^need_repeat_reg_0\,
      I3 => \tcp_ctrl_recv[got_ack]\,
      O => \packet_req[discard_cur_prepare]_i_1_n_0\
    );
\packet_req[discard_cur_prepare]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => \packet_req_reg[discard_cur_prepare]_0\(0),
      I1 => \tcp_ctrl_recv[got_ack]\,
      I2 => \^tcp_ctrl_stat[same_ack]\(0),
      I3 => \^tcp_ctrl_stat[same_ack]\(1),
      I4 => tcp_reset,
      I5 => \packet_req[discard_cur_prepare]_i_4_n_0\,
      O => \packet_req[discard_cur_prepare]_i_2_n_0\
    );
\packet_req[discard_cur_prepare]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \rtt_counter[8]_i_2_n_0\,
      I1 => rtt_counter(6),
      I2 => \rtt_counter[12]_i_5_n_0\,
      I3 => slow_counter_tick,
      I4 => \tcp_ctrl_recv[got_ack]\,
      O => \packet_req[discard_cur_prepare]_i_4_n_0\
    );
\packet_req[discard_cur_prepare]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(16),
      I1 => \tcp_ctrl_recv[ack_seqno]\(16),
      I2 => \tcp_ctrl_recv[ack_seqno]\(15),
      I3 => \^tcp_ctrl_stat[base_seqno]\(15),
      O => \s_stat_reg[base_seqno][16]_0\(0)
    );
\packet_req[send_repeat]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^need_repeat_reg_0\,
      I3 => \tcp_state_stat[some_sent]\,
      O => \packet_req[send_repeat]_i_1_n_0\
    );
\packet_req[send_small]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^fsm_sequential_s_stat_reg[conn_state][1]_0\
    );
\packet_req[send_small]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => allow_small_reg_n_0,
      I1 => \tcp_state_stat[some_sent]\,
      O => \packet_req[send_small]_i_2_n_0\
    );
\packet_req[send_small]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(15),
      I1 => \^tcp_ctrl_stat[base_seqno]\(15),
      I2 => \^s_stat_reg[max_sent][16]_1\(16),
      I3 => \^tcp_ctrl_stat[base_seqno]\(16),
      O => \packet_req[send_small]_i_4_n_0\
    );
\packet_req[send_small]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(12),
      I1 => \^tcp_ctrl_stat[base_seqno]\(12),
      I2 => \^tcp_ctrl_stat[base_seqno]\(14),
      I3 => \^s_stat_reg[max_sent][16]_1\(14),
      I4 => \^tcp_ctrl_stat[base_seqno]\(13),
      I5 => \^s_stat_reg[max_sent][16]_1\(13),
      O => \packet_req[send_small]_i_5_n_0\
    );
\packet_req[send_small]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(9),
      I1 => \^tcp_ctrl_stat[base_seqno]\(9),
      I2 => \^tcp_ctrl_stat[base_seqno]\(11),
      I3 => \^s_stat_reg[max_sent][16]_1\(11),
      I4 => \^tcp_ctrl_stat[base_seqno]\(10),
      I5 => \^s_stat_reg[max_sent][16]_1\(10),
      O => \packet_req[send_small]_i_6_n_0\
    );
\packet_req[send_small]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(6),
      I1 => \^tcp_ctrl_stat[base_seqno]\(6),
      I2 => \^tcp_ctrl_stat[base_seqno]\(8),
      I3 => \^s_stat_reg[max_sent][16]_1\(8),
      I4 => \^tcp_ctrl_stat[base_seqno]\(7),
      I5 => \^s_stat_reg[max_sent][16]_1\(7),
      O => \packet_req[send_small]_i_7_n_0\
    );
\packet_req[send_small]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(3),
      I1 => \^tcp_ctrl_stat[base_seqno]\(3),
      I2 => \^tcp_ctrl_stat[base_seqno]\(5),
      I3 => \^s_stat_reg[max_sent][16]_1\(5),
      I4 => \^tcp_ctrl_stat[base_seqno]\(4),
      I5 => \^s_stat_reg[max_sent][16]_1\(4),
      O => \packet_req[send_small]_i_8_n_0\
    );
\packet_req[send_small]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \^tcp_ctrl_stat[base_seqno]\(2),
      I3 => \^s_stat_reg[max_sent][16]_1\(2),
      I4 => \^tcp_ctrl_stat[base_seqno]\(1),
      I5 => \^s_stat_reg[max_sent][16]_1\(1),
      O => \packet_req[send_small]_i_9_n_0\
    );
\packet_req[send_syn]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \packet_req[send_syn]_i_1_n_0\
    );
\packet_req_reg[discard_cur_prepare]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \packet_req[discard_cur_prepare]_i_1_n_0\,
      Q => \packet_req[discard_cur_prepare]\,
      R => '0'
    );
\packet_req_reg[send_data]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \packet_req_reg[send_data]_0\,
      Q => \^packet_req[send_data]\,
      R => '0'
    );
\packet_req_reg[send_keepalive]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \need_keepalive_reg_n_0_[1]\,
      Q => \packet_req[send_keepalive]\,
      R => \^fsm_sequential_s_stat_reg[conn_state][1]_0\
    );
\packet_req_reg[send_repeat]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \packet_req[send_repeat]_i_1_n_0\,
      Q => \^packet_req[send_repeat]\,
      R => '0'
    );
\packet_req_reg[send_small]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \packet_req[send_small]_i_2_n_0\,
      Q => \packet_req[send_small]\,
      R => \^fsm_sequential_s_stat_reg[conn_state][1]_0\
    );
\packet_req_reg[send_small]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_packet_req_reg[send_small]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \tcp_state_stat[some_sent]\,
      CO(4) => \packet_req_reg[send_small]_i_3_n_3\,
      CO(3) => \packet_req_reg[send_small]_i_3_n_4\,
      CO(2) => \packet_req_reg[send_small]_i_3_n_5\,
      CO(1) => \packet_req_reg[send_small]_i_3_n_6\,
      CO(0) => \packet_req_reg[send_small]_i_3_n_7\,
      DI(7 downto 0) => B"00111111",
      O(7 downto 0) => \NLW_packet_req_reg[send_small]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \packet_req[send_small]_i_4_n_0\,
      S(4) => \packet_req[send_small]_i_5_n_0\,
      S(3) => \packet_req[send_small]_i_6_n_0\,
      S(2) => \packet_req[send_small]_i_7_n_0\,
      S(1) => \packet_req[send_small]_i_8_n_0\,
      S(0) => \packet_req[send_small]_i_9_n_0\
    );
\packet_req_reg[send_syn]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \packet_req[send_syn]_i_1_n_0\,
      Q => \^packet_req[send_syn]\,
      R => '0'
    );
\rawregs[3][8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(1),
      O => \s_stat_reg[base_seqno][1]_0\(0)
    );
\rawregs[3][8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \s_stat_reg[base_seqno][0]_0\
    );
\rawregs[4][14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(12),
      I1 => \^astat[cur_off]\(12),
      I2 => \rawregs_reg[4][14]\(10),
      I3 => \rawregs[4][14]_i_3_n_0\,
      O => \rawregs[4][14]_i_10_n_0\
    );
\rawregs[4][14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(11),
      I1 => \^astat[cur_off]\(11),
      I2 => \rawregs_reg[4][14]\(9),
      I3 => \rawregs[4][14]_i_4_n_0\,
      O => \rawregs[4][14]_i_11_n_0\
    );
\rawregs[4][14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(10),
      I1 => \^astat[cur_off]\(10),
      I2 => \rawregs_reg[4][14]\(8),
      I3 => \rawregs[4][14]_i_5_n_0\,
      O => \rawregs[4][14]_i_12_n_0\
    );
\rawregs[4][14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(9),
      I1 => \^astat[cur_off]\(9),
      I2 => \rawregs_reg[4][14]\(7),
      I3 => \rawregs[4][14]_i_6_n_0\,
      O => \rawregs[4][14]_i_13_n_0\
    );
\rawregs[4][14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(8),
      I1 => \^astat[cur_off]\(8),
      I2 => \rawregs_reg[4][14]\(6),
      I3 => \rawregs[4][14]_i_7_n_0\,
      O => \rawregs[4][14]_i_14_n_0\
    );
\rawregs[4][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(12),
      I1 => \^astat[cur_off]\(12),
      I2 => \rawregs_reg[4][14]\(10),
      O => \rawregs[4][14]_i_2_n_0\
    );
\rawregs[4][14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(11),
      I1 => \^astat[cur_off]\(11),
      I2 => \rawregs_reg[4][14]\(9),
      O => \rawregs[4][14]_i_3_n_0\
    );
\rawregs[4][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(10),
      I1 => \^astat[cur_off]\(10),
      I2 => \rawregs_reg[4][14]\(8),
      O => \rawregs[4][14]_i_4_n_0\
    );
\rawregs[4][14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(9),
      I1 => \^astat[cur_off]\(9),
      I2 => \rawregs_reg[4][14]\(7),
      O => \rawregs[4][14]_i_5_n_0\
    );
\rawregs[4][14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(8),
      I1 => \^astat[cur_off]\(8),
      I2 => \rawregs_reg[4][14]\(6),
      O => \rawregs[4][14]_i_6_n_0\
    );
\rawregs[4][14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(7),
      I1 => \^astat[cur_off]\(7),
      I2 => \rawregs_reg[4][14]\(5),
      O => \rawregs[4][14]_i_7_n_0\
    );
\rawregs[4][14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \rawregs_reg[4][14]\(11),
      I1 => \^astat[cur_off]\(13),
      I2 => \^tcp_ctrl_stat[base_seqno]\(13),
      I3 => \^astat[cur_off]\(14),
      I4 => \^tcp_ctrl_stat[base_seqno]\(14),
      I5 => \rawregs_reg[4][14]\(12),
      O => \rawregs[4][14]_i_8_n_0\
    );
\rawregs[4][14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \rawregs[4][14]_i_2_n_0\,
      I1 => \^astat[cur_off]\(13),
      I2 => \^tcp_ctrl_stat[base_seqno]\(13),
      I3 => \rawregs_reg[4][14]\(11),
      O => \rawregs[4][14]_i_9_n_0\
    );
\rawregs[4][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(6),
      I1 => \^astat[cur_off]\(6),
      I2 => \rawregs_reg[4][14]\(4),
      I3 => \rawregs[4][7]_i_3_n_0\,
      O => \rawregs[4][7]_i_10_n_0\
    );
\rawregs[4][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(5),
      I1 => \^astat[cur_off]\(5),
      I2 => \rawregs_reg[4][14]\(3),
      I3 => \rawregs[4][7]_i_4_n_0\,
      O => \rawregs[4][7]_i_11_n_0\
    );
\rawregs[4][7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(4),
      I1 => \^astat[cur_off]\(4),
      I2 => \rawregs_reg[4][14]\(2),
      I3 => \rawregs[4][7]_i_5_n_0\,
      O => \rawregs[4][7]_i_12_n_0\
    );
\rawregs[4][7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(3),
      I1 => \^astat[cur_off]\(3),
      I2 => \rawregs_reg[4][14]\(1),
      I3 => \rawregs[4][7]_i_6_n_0\,
      O => \rawregs[4][7]_i_13_n_0\
    );
\rawregs[4][7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(2),
      I1 => \^astat[cur_off]\(2),
      I2 => \rawregs_reg[4][14]\(0),
      I3 => \rawregs[4][7]_i_7_n_0\,
      O => \rawregs[4][7]_i_14_n_0\
    );
\rawregs[4][7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(1),
      I1 => \^astat[cur_off]\(1),
      I2 => \^astat[cur_off]\(0),
      I3 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs[4][7]_i_15_n_0\
    );
\rawregs[4][7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^astat[cur_off]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs[4][7]_i_16_n_0\
    );
\rawregs[4][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(6),
      I1 => \^astat[cur_off]\(6),
      I2 => \rawregs_reg[4][14]\(4),
      O => \rawregs[4][7]_i_2_n_0\
    );
\rawregs[4][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(5),
      I1 => \^astat[cur_off]\(5),
      I2 => \rawregs_reg[4][14]\(3),
      O => \rawregs[4][7]_i_3_n_0\
    );
\rawregs[4][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(4),
      I1 => \^astat[cur_off]\(4),
      I2 => \rawregs_reg[4][14]\(2),
      O => \rawregs[4][7]_i_4_n_0\
    );
\rawregs[4][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(3),
      I1 => \^astat[cur_off]\(3),
      I2 => \rawregs_reg[4][14]\(1),
      O => \rawregs[4][7]_i_5_n_0\
    );
\rawregs[4][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(2),
      I1 => \^astat[cur_off]\(2),
      I2 => \rawregs_reg[4][14]\(0),
      O => \rawregs[4][7]_i_6_n_0\
    );
\rawregs[4][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(1),
      I1 => \^astat[cur_off]\(1),
      O => \rawregs[4][7]_i_7_n_0\
    );
\rawregs[4][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^astat[cur_off]\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs[4][7]_i_8_n_0\
    );
\rawregs[4][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(7),
      I1 => \^astat[cur_off]\(7),
      I2 => \rawregs_reg[4][14]\(5),
      I3 => \rawregs[4][7]_i_2_n_0\,
      O => \rawregs[4][7]_i_9_n_0\
    );
\rawregs[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      I5 => \astat[filled]\(9),
      O => \^base_fill_reg[13]\(9)
    );
\rawregs[5][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \astat[filled]\(3),
      I1 => \astat[filled]\(1),
      I2 => \astat[filled]\(0),
      I3 => \^tcp_ctrl_stat[base_seqno]\(0),
      I4 => \astat[filled]\(2),
      I5 => \astat[filled]\(4),
      O => \rawregs[5][10]_i_2_n_0\
    );
\rawregs[5][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rawregs[5][15]_i_2_n_0\,
      I1 => \astat[filled]\(10),
      O => \^base_fill_reg[13]\(10)
    );
\rawregs[5][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \astat[filled]\(10),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(11),
      O => \^base_fill_reg[13]\(11)
    );
\rawregs[5][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \astat[filled]\(11),
      I1 => \rawregs[5][15]_i_2_n_0\,
      I2 => \astat[filled]\(10),
      I3 => \astat[filled]\(12),
      O => \^base_fill_reg[13]\(12)
    );
\rawregs[5][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \astat[filled]\(12),
      I1 => \astat[filled]\(10),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(11),
      I4 => \astat[filled]\(13),
      O => \^base_fill_reg[13]\(13)
    );
\rawregs[5][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \astat[filled]\(12),
      I1 => \astat[filled]\(10),
      I2 => \rawregs[5][15]_i_2_n_0\,
      I3 => \astat[filled]\(11),
      I4 => \astat[filled]\(13),
      O => \^base_fill_reg[13]\(14)
    );
\rawregs[5][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \astat[filled]\(8),
      I1 => \astat[filled]\(6),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(5),
      I4 => \astat[filled]\(7),
      I5 => \astat[filled]\(9),
      O => \rawregs[5][15]_i_2_n_0\
    );
\rawregs[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(0),
      I1 => \astat[filled]\(0),
      O => \^base_fill_reg[13]\(0)
    );
\rawregs[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(0),
      I1 => \astat[filled]\(0),
      I2 => \astat[filled]\(1),
      O => \^base_fill_reg[13]\(1)
    );
\rawregs[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \astat[filled]\(1),
      I1 => \astat[filled]\(0),
      I2 => \^tcp_ctrl_stat[base_seqno]\(0),
      I3 => \astat[filled]\(2),
      O => \^base_fill_reg[13]\(2)
    );
\rawregs[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \astat[filled]\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      I2 => \astat[filled]\(0),
      I3 => \astat[filled]\(1),
      I4 => \astat[filled]\(3),
      O => \^base_fill_reg[13]\(3)
    );
\rawregs[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \astat[filled]\(3),
      I1 => \astat[filled]\(1),
      I2 => \astat[filled]\(0),
      I3 => \^tcp_ctrl_stat[base_seqno]\(0),
      I4 => \astat[filled]\(2),
      I5 => \astat[filled]\(4),
      O => \^base_fill_reg[13]\(4)
    );
\rawregs[5][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rawregs[5][10]_i_2_n_0\,
      I1 => \astat[filled]\(5),
      O => \^base_fill_reg[13]\(5)
    );
\rawregs[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \astat[filled]\(5),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(6),
      O => \^base_fill_reg[13]\(6)
    );
\rawregs[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \astat[filled]\(6),
      I1 => \rawregs[5][10]_i_2_n_0\,
      I2 => \astat[filled]\(5),
      I3 => \astat[filled]\(7),
      O => \^base_fill_reg[13]\(7)
    );
\rawregs[5][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \astat[filled]\(7),
      I1 => \astat[filled]\(5),
      I2 => \rawregs[5][10]_i_2_n_0\,
      I3 => \astat[filled]\(6),
      I4 => \astat[filled]\(8),
      O => \^base_fill_reg[13]\(8)
    );
\rawregs[8][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(15),
      I1 => \^tcp_ctrl_stat[base_seqno]\(15),
      O => \rawregs[8][15]_i_2_n_0\
    );
\rawregs[8][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(14),
      I1 => \^tcp_ctrl_stat[base_seqno]\(14),
      O => \rawregs[8][15]_i_3_n_0\
    );
\rawregs[8][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(13),
      I1 => \^tcp_ctrl_stat[base_seqno]\(13),
      O => \rawregs[8][15]_i_4_n_0\
    );
\rawregs[8][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(12),
      I1 => \^tcp_ctrl_stat[base_seqno]\(12),
      O => \rawregs[8][15]_i_5_n_0\
    );
\rawregs[8][15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(11),
      I1 => \^tcp_ctrl_stat[base_seqno]\(11),
      O => \rawregs[8][15]_i_6_n_0\
    );
\rawregs[8][15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(10),
      I1 => \^tcp_ctrl_stat[base_seqno]\(10),
      O => \rawregs[8][15]_i_7_n_0\
    );
\rawregs[8][15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(9),
      I1 => \^tcp_ctrl_stat[base_seqno]\(9),
      O => \rawregs[8][15]_i_8_n_0\
    );
\rawregs[8][15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(8),
      I1 => \^tcp_ctrl_stat[base_seqno]\(8),
      O => \rawregs[8][15]_i_9_n_0\
    );
\rawregs[8][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(7),
      I1 => \^tcp_ctrl_stat[base_seqno]\(7),
      O => \rawregs[8][7]_i_2_n_0\
    );
\rawregs[8][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(6),
      I1 => \^tcp_ctrl_stat[base_seqno]\(6),
      O => \rawregs[8][7]_i_3_n_0\
    );
\rawregs[8][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(5),
      I1 => \^tcp_ctrl_stat[base_seqno]\(5),
      O => \rawregs[8][7]_i_4_n_0\
    );
\rawregs[8][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(4),
      I1 => \^tcp_ctrl_stat[base_seqno]\(4),
      O => \rawregs[8][7]_i_5_n_0\
    );
\rawregs[8][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(3),
      I1 => \^tcp_ctrl_stat[base_seqno]\(3),
      O => \rawregs[8][7]_i_6_n_0\
    );
\rawregs[8][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(2),
      I1 => \^tcp_ctrl_stat[base_seqno]\(2),
      O => \rawregs[8][7]_i_7_n_0\
    );
\rawregs[8][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(1),
      I1 => \^tcp_ctrl_stat[base_seqno]\(1),
      O => \rawregs[8][7]_i_8_n_0\
    );
\rawregs[8][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[max_sent][16]_1\(0),
      I1 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs[8][7]_i_9_n_0\
    );
\rawregs_reg[4][14]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rawregs_reg[4][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rawregs_reg[4][14]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rawregs_reg[4][14]_i_1_n_2\,
      CO(4) => \rawregs_reg[4][14]_i_1_n_3\,
      CO(3) => \rawregs_reg[4][14]_i_1_n_4\,
      CO(2) => \rawregs_reg[4][14]_i_1_n_5\,
      CO(1) => \rawregs_reg[4][14]_i_1_n_6\,
      CO(0) => \rawregs_reg[4][14]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rawregs[4][14]_i_2_n_0\,
      DI(4) => \rawregs[4][14]_i_3_n_0\,
      DI(3) => \rawregs[4][14]_i_4_n_0\,
      DI(2) => \rawregs[4][14]_i_5_n_0\,
      DI(1) => \rawregs[4][14]_i_6_n_0\,
      DI(0) => \rawregs[4][14]_i_7_n_0\,
      O(7) => \NLW_rawregs_reg[4][14]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \astat[unsent]\(14 downto 8),
      S(7) => '0',
      S(6) => \rawregs[4][14]_i_8_n_0\,
      S(5) => \rawregs[4][14]_i_9_n_0\,
      S(4) => \rawregs[4][14]_i_10_n_0\,
      S(3) => \rawregs[4][14]_i_11_n_0\,
      S(2) => \rawregs[4][14]_i_12_n_0\,
      S(1) => \rawregs[4][14]_i_13_n_0\,
      S(0) => \rawregs[4][14]_i_14_n_0\
    );
\rawregs_reg[4][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \rawregs_reg[4][7]_i_1_n_0\,
      CO(6) => \rawregs_reg[4][7]_i_1_n_1\,
      CO(5) => \rawregs_reg[4][7]_i_1_n_2\,
      CO(4) => \rawregs_reg[4][7]_i_1_n_3\,
      CO(3) => \rawregs_reg[4][7]_i_1_n_4\,
      CO(2) => \rawregs_reg[4][7]_i_1_n_5\,
      CO(1) => \rawregs_reg[4][7]_i_1_n_6\,
      CO(0) => \rawregs_reg[4][7]_i_1_n_7\,
      DI(7) => \rawregs[4][7]_i_2_n_0\,
      DI(6) => \rawregs[4][7]_i_3_n_0\,
      DI(5) => \rawregs[4][7]_i_4_n_0\,
      DI(4) => \rawregs[4][7]_i_5_n_0\,
      DI(3) => \rawregs[4][7]_i_6_n_0\,
      DI(2) => \rawregs[4][7]_i_7_n_0\,
      DI(1) => \rawregs[4][7]_i_8_n_0\,
      DI(0) => '1',
      O(7 downto 0) => \astat[unsent]\(7 downto 0),
      S(7) => \rawregs[4][7]_i_9_n_0\,
      S(6) => \rawregs[4][7]_i_10_n_0\,
      S(5) => \rawregs[4][7]_i_11_n_0\,
      S(4) => \rawregs[4][7]_i_12_n_0\,
      S(3) => \rawregs[4][7]_i_13_n_0\,
      S(2) => \rawregs[4][7]_i_14_n_0\,
      S(1) => \rawregs[4][7]_i_15_n_0\,
      S(0) => \rawregs[4][7]_i_16_n_0\
    );
\rawregs_reg[8][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rawregs_reg[8][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rawregs_reg[8][15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \rawregs_reg[8][15]_i_1_n_1\,
      CO(5) => \rawregs_reg[8][15]_i_1_n_2\,
      CO(4) => \rawregs_reg[8][15]_i_1_n_3\,
      CO(3) => \rawregs_reg[8][15]_i_1_n_4\,
      CO(2) => \rawregs_reg[8][15]_i_1_n_5\,
      CO(1) => \rawregs_reg[8][15]_i_1_n_6\,
      CO(0) => \rawregs_reg[8][15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^s_stat_reg[max_sent][16]_1\(14 downto 8),
      O(7 downto 0) => \^astat[cur_off]\(15 downto 8),
      S(7) => \rawregs[8][15]_i_2_n_0\,
      S(6) => \rawregs[8][15]_i_3_n_0\,
      S(5) => \rawregs[8][15]_i_4_n_0\,
      S(4) => \rawregs[8][15]_i_5_n_0\,
      S(3) => \rawregs[8][15]_i_6_n_0\,
      S(2) => \rawregs[8][15]_i_7_n_0\,
      S(1) => \rawregs[8][15]_i_8_n_0\,
      S(0) => \rawregs[8][15]_i_9_n_0\
    );
\rawregs_reg[8][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \rawregs_reg[8][7]_i_1_n_0\,
      CO(6) => \rawregs_reg[8][7]_i_1_n_1\,
      CO(5) => \rawregs_reg[8][7]_i_1_n_2\,
      CO(4) => \rawregs_reg[8][7]_i_1_n_3\,
      CO(3) => \rawregs_reg[8][7]_i_1_n_4\,
      CO(2) => \rawregs_reg[8][7]_i_1_n_5\,
      CO(1) => \rawregs_reg[8][7]_i_1_n_6\,
      CO(0) => \rawregs_reg[8][7]_i_1_n_7\,
      DI(7 downto 0) => \^s_stat_reg[max_sent][16]_1\(7 downto 0),
      O(7 downto 0) => \^astat[cur_off]\(7 downto 0),
      S(7) => \rawregs[8][7]_i_2_n_0\,
      S(6) => \rawregs[8][7]_i_3_n_0\,
      S(5) => \rawregs[8][7]_i_4_n_0\,
      S(4) => \rawregs[8][7]_i_5_n_0\,
      S(3) => \rawregs[8][7]_i_6_n_0\,
      S(2) => \rawregs[8][7]_i_7_n_0\,
      S(1) => \rawregs[8][7]_i_8_n_0\,
      S(0) => \rawregs[8][7]_i_9_n_0\
    );
\reg_data_rd[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(0),
      I1 => \^s_stat_reg[max_sent][16]_1\(0),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(0),
      O => \rawregs_reg[3][0]\
    );
\reg_data_rd[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_rd[1]_i_2\(0),
      I1 => \tcp_ctrl_stat[rtt_est]\(0),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \^tcp_ctrl_stat[same_ack]\(0),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd[1]_i_2_0\(0),
      O => \info_counts_reg[b_ip0123][0]\
    );
\reg_data_rd[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(10),
      I1 => \tcp_ctrl_stat[window_sz]\(10),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(9),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(9),
      O => \s_stat_reg[rtt_trip][10]_0\
    );
\reg_data_rd[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(9),
      I1 => \^s_stat_reg[max_sent][16]_1\(10),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(10),
      O => \rawregs_reg[3][10]\
    );
\reg_data_rd[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(10),
      I1 => \^s_stat_reg[max_sent][16]_1\(11),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(11),
      O => \rawregs_reg[3][11]\
    );
\reg_data_rd[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(11),
      I1 => \tcp_ctrl_stat[window_sz]\(11),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(10),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(10),
      O => \s_stat_reg[rtt_trip][11]_0\
    );
\reg_data_rd[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(12),
      I1 => \tcp_ctrl_stat[window_sz]\(12),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(11),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(11),
      O => \s_stat_reg[rtt_trip][12]_0\
    );
\reg_data_rd[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(11),
      I1 => \^s_stat_reg[max_sent][16]_1\(13),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(13),
      O => \reg_data_rd[13]_i_11_n_0\
    );
\reg_data_rd[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(13),
      I1 => \tcp_ctrl_stat[window_sz]\(13),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(12),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(12),
      O => \reg_data_rd[13]_i_12_n_0\
    );
\reg_data_rd[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(12),
      I1 => \^s_stat_reg[max_sent][16]_1\(14),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(14),
      O => \reg_data_rd[14]_i_10_n_0\
    );
\reg_data_rd[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(14),
      I1 => \tcp_ctrl_stat[window_sz]\(14),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(13),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(13),
      O => \reg_data_rd[14]_i_11_n_0\
    );
\reg_data_rd[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(1),
      I1 => \tcp_ctrl_stat[window_sz]\(1),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(0),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(0),
      O => \s_stat_reg[rtt_trip][1]_0\
    );
\reg_data_rd[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_rd[1]_i_2\(1),
      I1 => \tcp_ctrl_stat[rtt_est]\(1),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \^tcp_ctrl_stat[same_ack]\(1),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd[1]_i_2_0\(1),
      O => \info_counts_reg[b_ip0123][1]\
    );
\reg_data_rd[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(1),
      I1 => \^s_stat_reg[max_sent][16]_1\(1),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(1),
      O => \rawregs_reg[3][1]\
    );
\reg_data_rd[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(2),
      I1 => \tcp_ctrl_stat[window_sz]\(2),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(1),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(1),
      O => \s_stat_reg[rtt_trip][2]_0\
    );
\reg_data_rd[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(2),
      I1 => \^s_stat_reg[max_sent][16]_1\(2),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(2),
      O => \rawregs_reg[3][2]\
    );
\reg_data_rd[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(3),
      I1 => \tcp_ctrl_stat[window_sz]\(3),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(2),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(2),
      O => \s_stat_reg[rtt_trip][3]_0\
    );
\reg_data_rd[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(3),
      I1 => \^s_stat_reg[max_sent][16]_1\(4),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(4),
      O => \rawregs_reg[3][4]\
    );
\reg_data_rd[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(4),
      I1 => \tcp_ctrl_stat[window_sz]\(4),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(3),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(3),
      O => \s_stat_reg[rtt_trip][4]_0\
    );
\reg_data_rd[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(4),
      I1 => \^s_stat_reg[max_sent][16]_1\(5),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(5),
      O => \reg_data_rd[5]_i_7_n_0\
    );
\reg_data_rd[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(5),
      I1 => \tcp_ctrl_stat[window_sz]\(5),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(4),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(4),
      O => \reg_data_rd[5]_i_8_n_0\
    );
\reg_data_rd[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(5),
      I1 => \^s_stat_reg[max_sent][16]_1\(6),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(6),
      O => \rawregs_reg[3][6]\
    );
\reg_data_rd[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(6),
      I1 => \tcp_ctrl_stat[window_sz]\(6),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(5),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(5),
      O => \s_stat_reg[rtt_trip][6]_0\
    );
\reg_data_rd[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(7),
      I1 => \tcp_ctrl_stat[window_sz]\(7),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(6),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(6),
      O => \s_stat_reg[rtt_trip][7]_0\
    );
\reg_data_rd[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(6),
      I1 => \^s_stat_reg[max_sent][16]_1\(7),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(7),
      O => \rawregs_reg[3][7]\
    );
\reg_data_rd[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(8),
      I1 => \tcp_ctrl_stat[window_sz]\(8),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(7),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(7),
      O => \s_stat_reg[rtt_trip][8]_0\
    );
\reg_data_rd[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(7),
      I1 => \^s_stat_reg[max_sent][16]_1\(8),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(8),
      O => \rawregs_reg[3][8]\
    );
\reg_data_rd[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rawregs_reg[3]_11\(8),
      I1 => \^s_stat_reg[max_sent][16]_1\(9),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[5]\(0),
      I4 => \^tcp_ctrl_stat[base_seqno]\(9),
      O => \rawregs_reg[3][9]\
    );
\reg_data_rd[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(9),
      I1 => \tcp_ctrl_stat[window_sz]\(9),
      I2 => \reg_data_rd_reg[5]\(1),
      I3 => \reg_data_rd_reg[14]_i_7_0\(8),
      I4 => \reg_data_rd_reg[5]\(0),
      I5 => \reg_data_rd_reg[14]_i_7_1\(8),
      O => \s_stat_reg[rtt_trip][9]_0\
    );
\reg_data_rd_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[13]_i_11_n_0\,
      I1 => \reg_data_rd[13]_i_12_n_0\,
      O => \regacc_pre2_addr_reg[2]_0\,
      S => \reg_data_rd_reg[5]\(2)
    );
\reg_data_rd_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[14]_i_10_n_0\,
      I1 => \reg_data_rd[14]_i_11_n_0\,
      O => \regacc_pre2_addr_reg[2]\,
      S => \reg_data_rd_reg[5]\(2)
    );
\reg_data_rd_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[5]_i_7_n_0\,
      I1 => \reg_data_rd[5]_i_8_n_0\,
      O => \regacc_pre2_addr_reg[2]_1\,
      S => \reg_data_rd_reg[5]\(2)
    );
\rtt_count_meas[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => slow_counter_tick,
      I1 => rtt_count_meas(11),
      I2 => \rtt_count_meas[11]_i_3_n_0\,
      I3 => rtt_count_meas(0),
      O => \rtt_count_meas[0]_i_1_n_0\
    );
\rtt_count_meas[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => rtt_count_meas(10),
      I1 => rtt_count_meas(7),
      I2 => \rtt_count_meas[10]_i_3_n_0\,
      I3 => rtt_count_meas(6),
      I4 => rtt_count_meas(8),
      I5 => rtt_count_meas(9),
      O => \rtt_count_meas[10]_i_2_n_0\
    );
\rtt_count_meas[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rtt_count_meas(4),
      I1 => rtt_count_meas(2),
      I2 => rtt_count_meas(0),
      I3 => rtt_count_meas(1),
      I4 => rtt_count_meas(3),
      I5 => rtt_count_meas(5),
      O => \rtt_count_meas[10]_i_3_n_0\
    );
\rtt_count_meas[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF02FF02FF02"
    )
        port map (
      I0 => \s_stat[max_sent]\,
      I1 => \packet_done[keepalive]\,
      I2 => \^meas_rtt_reg_0\,
      I3 => slow_counter_tick,
      I4 => rtt_count_meas(11),
      I5 => \rtt_count_meas[11]_i_3_n_0\,
      O => \rtt_count_meas[11]_i_1_n_0\
    );
\rtt_count_meas[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \rtt_count_meas[11]_i_3_n_0\,
      I1 => rtt_count_meas(11),
      I2 => slow_counter_tick,
      O => \rtt_count_meas[11]_i_2_n_0\
    );
\rtt_count_meas[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => rtt_count_meas(7),
      I1 => \rtt_count_meas[10]_i_3_n_0\,
      I2 => rtt_count_meas(6),
      I3 => rtt_count_meas(8),
      I4 => rtt_count_meas(9),
      I5 => rtt_count_meas(10),
      O => \rtt_count_meas[11]_i_3_n_0\
    );
\rtt_count_meas[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => rtt_count_meas(1),
      I1 => rtt_count_meas(0),
      I2 => slow_counter_tick,
      O => \rtt_count_meas[1]_i_1_n_0\
    );
\rtt_count_meas[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rtt_count_meas(2),
      I1 => rtt_count_meas(1),
      I2 => rtt_count_meas(0),
      O => \rtt_count_meas[2]_i_1_n_0\
    );
\rtt_count_meas[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rtt_count_meas(3),
      I1 => rtt_count_meas(2),
      I2 => rtt_count_meas(0),
      I3 => rtt_count_meas(1),
      O => \rtt_count_meas[3]_i_1_n_0\
    );
\rtt_count_meas[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rtt_count_meas(4),
      I1 => rtt_count_meas(3),
      I2 => rtt_count_meas(1),
      I3 => rtt_count_meas(0),
      I4 => rtt_count_meas(2),
      O => \rtt_count_meas[4]_i_1_n_0\
    );
\rtt_count_meas[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rtt_count_meas(5),
      I1 => rtt_count_meas(4),
      I2 => rtt_count_meas(2),
      I3 => rtt_count_meas(0),
      I4 => rtt_count_meas(1),
      I5 => rtt_count_meas(3),
      O => \rtt_count_meas[5]_i_1_n_0\
    );
\rtt_count_meas[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rtt_count_meas(6),
      I1 => \rtt_count_meas[10]_i_3_n_0\,
      O => \rtt_count_meas[6]_i_1_n_0\
    );
\rtt_count_meas[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => rtt_count_meas(7),
      I1 => rtt_count_meas(6),
      I2 => \rtt_count_meas[10]_i_3_n_0\,
      O => \rtt_count_meas[7]_i_1_n_0\
    );
\rtt_count_meas[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rtt_count_meas(8),
      I1 => rtt_count_meas(7),
      I2 => \rtt_count_meas[10]_i_3_n_0\,
      I3 => rtt_count_meas(6),
      O => \rtt_count_meas[8]_i_1_n_0\
    );
\rtt_count_meas[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => rtt_count_meas(9),
      I1 => rtt_count_meas(8),
      I2 => rtt_count_meas(6),
      I3 => \rtt_count_meas[10]_i_3_n_0\,
      I4 => rtt_count_meas(7),
      O => \rtt_count_meas[9]_i_1_n_0\
    );
\rtt_count_meas_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[0]_i_1_n_0\,
      Q => rtt_count_meas(0),
      R => '0'
    );
\rtt_count_meas_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[10]_i_2_n_0\,
      Q => rtt_count_meas(10),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[11]_i_2_n_0\,
      Q => rtt_count_meas(11),
      R => '0'
    );
\rtt_count_meas_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[1]_i_1_n_0\,
      Q => rtt_count_meas(1),
      R => '0'
    );
\rtt_count_meas_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[2]_i_1_n_0\,
      Q => rtt_count_meas(2),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[3]_i_1_n_0\,
      Q => rtt_count_meas(3),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[4]_i_1_n_0\,
      Q => rtt_count_meas(4),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[5]_i_1_n_0\,
      Q => rtt_count_meas(5),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[6]_i_1_n_0\,
      Q => rtt_count_meas(6),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[7]_i_1_n_0\,
      Q => rtt_count_meas(7),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[8]_i_1_n_0\,
      Q => rtt_count_meas(8),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_count_meas_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \rtt_count_meas[11]_i_1_n_0\,
      D => \rtt_count_meas[9]_i_1_n_0\,
      Q => rtt_count_meas(9),
      R => \rtt_count_meas_reg[2]_0\
    );
\rtt_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => rtt_counter(0),
      I1 => slow_counter_tick,
      I2 => \rtt_counter[12]_i_3_n_0\,
      I3 => \tcp_ctrl_recv[got_ack]\,
      O => \rtt_counter[0]_i_1_n_0\
    );
\rtt_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => rtt_counter(10),
      I1 => rtt_counter(9),
      I2 => rtt_counter(8),
      I3 => \rtt_counter[10]_i_2_n_0\,
      I4 => \rtt_counter[12]_i_3_n_0\,
      I5 => rtt_estimate_reg(9),
      O => \rtt_counter[10]_i_1_n_0\
    );
\rtt_counter[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtt_counter(7),
      I1 => \rtt_counter[8]_i_2_n_0\,
      I2 => rtt_counter(6),
      O => \rtt_counter[10]_i_2_n_0\
    );
\rtt_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rtt_counter(11),
      I1 => \rtt_counter[12]_i_4_n_0\,
      I2 => \rtt_counter[12]_i_3_n_0\,
      I3 => rtt_estimate_reg(10),
      O => \rtt_counter[11]_i_1_n_0\
    );
\rtt_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => \rtt_counter[12]_i_3_n_0\,
      I1 => rtt_estimate_reg(11),
      I2 => \tcp_ctrl_recv[got_ack]\,
      I3 => rtt_counter(12),
      I4 => rtt_counter(11),
      I5 => \rtt_counter[12]_i_4_n_0\,
      O => \rtt_counter[12]_i_2_n_0\
    );
\rtt_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \rtt_counter[8]_i_2_n_0\,
      I1 => rtt_counter(6),
      I2 => \rtt_counter[12]_i_5_n_0\,
      I3 => \tcp_ctrl_recv[got_ack]\,
      O => \rtt_counter[12]_i_3_n_0\
    );
\rtt_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rtt_counter(9),
      I1 => rtt_counter(8),
      I2 => rtt_counter(6),
      I3 => \rtt_counter[8]_i_2_n_0\,
      I4 => rtt_counter(7),
      I5 => rtt_counter(10),
      O => \rtt_counter[12]_i_4_n_0\
    );
\rtt_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rtt_counter(12),
      I1 => rtt_counter(9),
      I2 => rtt_counter(7),
      I3 => rtt_counter(11),
      I4 => rtt_counter(8),
      I5 => rtt_counter(10),
      O => \rtt_counter[12]_i_5_n_0\
    );
\rtt_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => rtt_counter(1),
      I1 => rtt_counter(0),
      I2 => \rtt_counter[12]_i_3_n_0\,
      I3 => rtt_estimate_reg(0),
      O => \rtt_counter[1]_i_1_n_0\
    );
\rtt_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => rtt_counter(1),
      I1 => rtt_counter(0),
      I2 => rtt_counter(2),
      I3 => \rtt_counter[12]_i_3_n_0\,
      I4 => rtt_estimate_reg(1),
      O => \rtt_counter[2]_i_1_n_0\
    );
\rtt_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => rtt_counter(2),
      I1 => rtt_counter(0),
      I2 => rtt_counter(1),
      I3 => rtt_counter(3),
      I4 => \rtt_counter[12]_i_3_n_0\,
      I5 => rtt_estimate_reg(2),
      O => \rtt_counter[3]_i_1_n_0\
    );
\rtt_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => rtt_counter(4),
      I1 => \rtt_counter[5]_i_2_n_0\,
      I2 => \rtt_counter[12]_i_3_n_0\,
      I3 => rtt_estimate_reg(3),
      O => \rtt_counter[4]_i_1_n_0\
    );
\rtt_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => rtt_counter(4),
      I1 => \rtt_counter[5]_i_2_n_0\,
      I2 => rtt_counter(5),
      I3 => \rtt_counter[12]_i_3_n_0\,
      I4 => rtt_estimate_reg(4),
      O => \rtt_counter[5]_i_1_n_0\
    );
\rtt_counter[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rtt_counter(3),
      I1 => rtt_counter(1),
      I2 => rtt_counter(0),
      I3 => rtt_counter(2),
      O => \rtt_counter[5]_i_2_n_0\
    );
\rtt_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E0EE"
    )
        port map (
      I0 => \rtt_counter[12]_i_3_n_0\,
      I1 => rtt_estimate_reg(5),
      I2 => \tcp_ctrl_recv[got_ack]\,
      I3 => rtt_counter(6),
      I4 => \rtt_counter[8]_i_2_n_0\,
      O => \rtt_counter[6]_i_1_n_0\
    );
\rtt_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => rtt_counter(6),
      I1 => \rtt_counter[8]_i_2_n_0\,
      I2 => rtt_counter(7),
      I3 => \rtt_counter[12]_i_3_n_0\,
      I4 => rtt_estimate_reg(6),
      O => \rtt_counter[7]_i_1_n_0\
    );
\rtt_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => rtt_counter(8),
      I1 => rtt_counter(6),
      I2 => \rtt_counter[8]_i_2_n_0\,
      I3 => rtt_counter(7),
      I4 => \rtt_counter[12]_i_3_n_0\,
      I5 => rtt_estimate_reg(7),
      O => \rtt_counter[8]_i_1_n_0\
    );
\rtt_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rtt_counter(5),
      I1 => rtt_counter(3),
      I2 => rtt_counter(1),
      I3 => rtt_counter(0),
      I4 => rtt_counter(2),
      I5 => rtt_counter(4),
      O => \rtt_counter[8]_i_2_n_0\
    );
\rtt_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => rtt_counter(9),
      I1 => \rtt_counter[10]_i_2_n_0\,
      I2 => rtt_counter(8),
      I3 => \rtt_counter[12]_i_3_n_0\,
      I4 => rtt_estimate_reg(8),
      O => \rtt_counter[9]_i_1_n_0\
    );
\rtt_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rtt_counter[0]_i_1_n_0\,
      Q => rtt_counter(0),
      R => '0'
    );
\rtt_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[10]_i_1_n_0\,
      Q => rtt_counter(10),
      R => '0'
    );
\rtt_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[11]_i_1_n_0\,
      Q => rtt_counter(11),
      R => '0'
    );
\rtt_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[12]_i_2_n_0\,
      Q => rtt_counter(12),
      R => '0'
    );
\rtt_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[1]_i_1_n_0\,
      Q => rtt_counter(1),
      R => '0'
    );
\rtt_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[2]_i_1_n_0\,
      Q => rtt_counter(2),
      R => '0'
    );
\rtt_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[3]_i_1_n_0\,
      Q => rtt_counter(3),
      R => '0'
    );
\rtt_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[4]_i_1_n_0\,
      Q => rtt_counter(4),
      R => '0'
    );
\rtt_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[5]_i_1_n_0\,
      Q => rtt_counter(5),
      R => '0'
    );
\rtt_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[6]_i_1_n_0\,
      Q => rtt_counter(6),
      R => '0'
    );
\rtt_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[7]_i_1_n_0\,
      Q => rtt_counter(7),
      R => '0'
    );
\rtt_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[8]_i_1_n_0\,
      Q => rtt_counter(8),
      R => '0'
    );
\rtt_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_counter_reg[12]_0\(0),
      D => \rtt_counter[9]_i_1_n_0\,
      Q => rtt_counter(9),
      R => '0'
    );
\rtt_estimate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[0]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(0),
      O => p_0_in(0)
    );
\rtt_estimate[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[10]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(10),
      I3 => \rtt_estimate[11]_i_4_n_0\,
      I4 => rtt_estimate_reg(9),
      O => p_0_in(10)
    );
\rtt_estimate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \info_counts[new_rtt_est]_i_1_n_0\,
      I1 => \packet_done[repeated]\,
      I2 => \packet_done[done]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \rtt_estimate[11]_i_3_n_0\,
      O => \rtt_estimate[11]_i_1_n_0\
    );
\rtt_estimate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[11]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(10),
      I3 => \rtt_estimate[11]_i_4_n_0\,
      I4 => rtt_estimate_reg(9),
      I5 => rtt_estimate_reg(11),
      O => p_0_in(11)
    );
\rtt_estimate[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rtt_estimate_reg(11),
      I1 => rtt_estimate_reg(9),
      I2 => \rtt_estimate[11]_i_4_n_0\,
      I3 => rtt_estimate_reg(10),
      O => \rtt_estimate[11]_i_3_n_0\
    );
\rtt_estimate[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => rtt_estimate_reg(8),
      I1 => rtt_estimate_reg(7),
      I2 => \rtt_estimate[8]_i_2_n_0\,
      I3 => rtt_estimate_reg(6),
      O => \rtt_estimate[11]_i_4_n_0\
    );
\rtt_estimate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[1]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(0),
      I3 => rtt_estimate_reg(1),
      O => p_0_in(1)
    );
\rtt_estimate[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[2]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(0),
      I3 => rtt_estimate_reg(1),
      I4 => rtt_estimate_reg(2),
      O => p_0_in(2)
    );
\rtt_estimate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[3]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(3),
      I3 => rtt_estimate_reg(0),
      I4 => rtt_estimate_reg(1),
      I5 => rtt_estimate_reg(2),
      O => p_0_in(3)
    );
\rtt_estimate[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[4]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(4),
      I3 => \rtt_estimate[4]_i_2_n_0\,
      I4 => rtt_estimate_reg(3),
      I5 => rtt_estimate_reg(2),
      O => p_0_in(4)
    );
\rtt_estimate[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtt_estimate_reg(0),
      I1 => rtt_estimate_reg(1),
      O => \rtt_estimate[4]_i_2_n_0\
    );
\rtt_estimate[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[5]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(5),
      I3 => \rtt_estimate[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\rtt_estimate[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rtt_estimate_reg(2),
      I1 => rtt_estimate_reg(3),
      I2 => rtt_estimate_reg(0),
      I3 => rtt_estimate_reg(1),
      I4 => rtt_estimate_reg(4),
      O => \rtt_estimate[5]_i_2_n_0\
    );
\rtt_estimate[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[6]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(6),
      I3 => \rtt_estimate[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\rtt_estimate[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[7]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(7),
      I3 => \rtt_estimate[8]_i_2_n_0\,
      I4 => rtt_estimate_reg(6),
      O => p_0_in(7)
    );
\rtt_estimate[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[8]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(6),
      I3 => \rtt_estimate[8]_i_2_n_0\,
      I4 => rtt_estimate_reg(7),
      I5 => rtt_estimate_reg(8),
      O => p_0_in(8)
    );
\rtt_estimate[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rtt_estimate_reg(4),
      I1 => rtt_estimate_reg(1),
      I2 => rtt_estimate_reg(0),
      I3 => rtt_estimate_reg(3),
      I4 => rtt_estimate_reg(2),
      I5 => rtt_estimate_reg(5),
      O => \rtt_estimate[8]_i_2_n_0\
    );
\rtt_estimate[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[9]\,
      I1 => \info_counts[new_rtt_est]_i_1_n_0\,
      I2 => rtt_estimate_reg(9),
      I3 => \rtt_estimate[11]_i_4_n_0\,
      O => p_0_in(9)
    );
\rtt_estimate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(0),
      Q => rtt_estimate_reg(0),
      R => '0'
    );
\rtt_estimate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(10),
      Q => rtt_estimate_reg(10),
      R => '0'
    );
\rtt_estimate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(11),
      Q => rtt_estimate_reg(11),
      R => '0'
    );
\rtt_estimate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(1),
      Q => rtt_estimate_reg(1),
      R => '0'
    );
\rtt_estimate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(2),
      Q => rtt_estimate_reg(2),
      R => '0'
    );
\rtt_estimate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(3),
      Q => rtt_estimate_reg(3),
      R => '0'
    );
\rtt_estimate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(4),
      Q => rtt_estimate_reg(4),
      R => '0'
    );
\rtt_estimate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(5),
      Q => rtt_estimate_reg(5),
      R => '0'
    );
\rtt_estimate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(6),
      Q => rtt_estimate_reg(6),
      R => '0'
    );
\rtt_estimate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(7),
      Q => rtt_estimate_reg(7),
      R => '0'
    );
\rtt_estimate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(8),
      Q => rtt_estimate_reg(8),
      R => '0'
    );
\rtt_estimate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_estimate[11]_i_1_n_0\,
      D => p_0_in(9),
      Q => rtt_estimate_reg(9),
      R => '0'
    );
\rtt_max4[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => take_rtt,
      I1 => rtt_taken_reg(0),
      I2 => rtt_taken_reg(1),
      I3 => \rtt_max4_reg[11]_i_2_n_2\,
      O => rtt_max4
    );
\rtt_max4[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[9]\,
      I1 => rtt_count_meas(9),
      I2 => \rtt_max4_reg_n_0_[8]\,
      I3 => rtt_count_meas(8),
      O => \rtt_max4[11]_i_10_n_0\
    );
\rtt_max4[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[7]\,
      I1 => rtt_count_meas(7),
      I2 => \rtt_max4_reg_n_0_[6]\,
      I3 => rtt_count_meas(6),
      O => \rtt_max4[11]_i_11_n_0\
    );
\rtt_max4[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[5]\,
      I1 => rtt_count_meas(5),
      I2 => \rtt_max4_reg_n_0_[4]\,
      I3 => rtt_count_meas(4),
      O => \rtt_max4[11]_i_12_n_0\
    );
\rtt_max4[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[3]\,
      I1 => rtt_count_meas(3),
      I2 => \rtt_max4_reg_n_0_[2]\,
      I3 => rtt_count_meas(2),
      O => \rtt_max4[11]_i_13_n_0\
    );
\rtt_max4[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[1]\,
      I1 => rtt_count_meas(1),
      I2 => \rtt_max4_reg_n_0_[0]\,
      I3 => rtt_count_meas(0),
      O => \rtt_max4[11]_i_14_n_0\
    );
\rtt_max4[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(11),
      I1 => \rtt_max4_reg_n_0_[11]\,
      I2 => rtt_count_meas(10),
      I3 => \rtt_max4_reg_n_0_[10]\,
      O => \rtt_max4[11]_i_3_n_0\
    );
\rtt_max4[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(9),
      I1 => \rtt_max4_reg_n_0_[9]\,
      I2 => rtt_count_meas(8),
      I3 => \rtt_max4_reg_n_0_[8]\,
      O => \rtt_max4[11]_i_4_n_0\
    );
\rtt_max4[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(7),
      I1 => \rtt_max4_reg_n_0_[7]\,
      I2 => rtt_count_meas(6),
      I3 => \rtt_max4_reg_n_0_[6]\,
      O => \rtt_max4[11]_i_5_n_0\
    );
\rtt_max4[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(5),
      I1 => \rtt_max4_reg_n_0_[5]\,
      I2 => rtt_count_meas(4),
      I3 => \rtt_max4_reg_n_0_[4]\,
      O => \rtt_max4[11]_i_6_n_0\
    );
\rtt_max4[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(3),
      I1 => \rtt_max4_reg_n_0_[3]\,
      I2 => rtt_count_meas(2),
      I3 => \rtt_max4_reg_n_0_[2]\,
      O => \rtt_max4[11]_i_7_n_0\
    );
\rtt_max4[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rtt_count_meas(1),
      I1 => \rtt_max4_reg_n_0_[1]\,
      I2 => rtt_count_meas(0),
      I3 => \rtt_max4_reg_n_0_[0]\,
      O => \rtt_max4[11]_i_8_n_0\
    );
\rtt_max4[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[11]\,
      I1 => rtt_count_meas(11),
      I2 => \rtt_max4_reg_n_0_[10]\,
      I3 => rtt_count_meas(10),
      O => \rtt_max4[11]_i_9_n_0\
    );
\rtt_max4_min4[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000000010"
    )
        port map (
      I0 => rtt_taken_reg(0),
      I1 => rtt_taken_reg(1),
      I2 => take_rtt,
      I3 => rtt_taken_reg(2),
      I4 => rtt_taken_reg(3),
      I5 => ltOp,
      O => rtt_max4_min4
    );
\rtt_max4_min4[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[9]\,
      I1 => \rtt_max4_reg_n_0_[9]\,
      I2 => \rtt_max4_min4_reg_n_0_[8]\,
      I3 => \rtt_max4_reg_n_0_[8]\,
      O => \rtt_max4_min4[11]_i_10_n_0\
    );
\rtt_max4_min4[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[7]\,
      I1 => \rtt_max4_reg_n_0_[7]\,
      I2 => \rtt_max4_min4_reg_n_0_[6]\,
      I3 => \rtt_max4_reg_n_0_[6]\,
      O => \rtt_max4_min4[11]_i_11_n_0\
    );
\rtt_max4_min4[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[5]\,
      I1 => \rtt_max4_reg_n_0_[5]\,
      I2 => \rtt_max4_min4_reg_n_0_[4]\,
      I3 => \rtt_max4_reg_n_0_[4]\,
      O => \rtt_max4_min4[11]_i_12_n_0\
    );
\rtt_max4_min4[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[3]\,
      I1 => \rtt_max4_reg_n_0_[3]\,
      I2 => \rtt_max4_min4_reg_n_0_[2]\,
      I3 => \rtt_max4_reg_n_0_[2]\,
      O => \rtt_max4_min4[11]_i_13_n_0\
    );
\rtt_max4_min4[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[1]\,
      I1 => \rtt_max4_reg_n_0_[1]\,
      I2 => \rtt_max4_min4_reg_n_0_[0]\,
      I3 => \rtt_max4_reg_n_0_[0]\,
      O => \rtt_max4_min4[11]_i_14_n_0\
    );
\rtt_max4_min4[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[11]\,
      I1 => \rtt_max4_min4_reg_n_0_[11]\,
      I2 => \rtt_max4_min4_reg_n_0_[10]\,
      I3 => \rtt_max4_reg_n_0_[10]\,
      O => \rtt_max4_min4[11]_i_3_n_0\
    );
\rtt_max4_min4[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[9]\,
      I1 => \rtt_max4_min4_reg_n_0_[9]\,
      I2 => \rtt_max4_min4_reg_n_0_[8]\,
      I3 => \rtt_max4_reg_n_0_[8]\,
      O => \rtt_max4_min4[11]_i_4_n_0\
    );
\rtt_max4_min4[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[7]\,
      I1 => \rtt_max4_min4_reg_n_0_[7]\,
      I2 => \rtt_max4_min4_reg_n_0_[6]\,
      I3 => \rtt_max4_reg_n_0_[6]\,
      O => \rtt_max4_min4[11]_i_5_n_0\
    );
\rtt_max4_min4[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[5]\,
      I1 => \rtt_max4_min4_reg_n_0_[5]\,
      I2 => \rtt_max4_min4_reg_n_0_[4]\,
      I3 => \rtt_max4_reg_n_0_[4]\,
      O => \rtt_max4_min4[11]_i_6_n_0\
    );
\rtt_max4_min4[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[3]\,
      I1 => \rtt_max4_min4_reg_n_0_[3]\,
      I2 => \rtt_max4_min4_reg_n_0_[2]\,
      I3 => \rtt_max4_reg_n_0_[2]\,
      O => \rtt_max4_min4[11]_i_7_n_0\
    );
\rtt_max4_min4[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \rtt_max4_reg_n_0_[1]\,
      I1 => \rtt_max4_min4_reg_n_0_[1]\,
      I2 => \rtt_max4_min4_reg_n_0_[0]\,
      I3 => \rtt_max4_reg_n_0_[0]\,
      O => \rtt_max4_min4[11]_i_8_n_0\
    );
\rtt_max4_min4[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rtt_max4_min4_reg_n_0_[11]\,
      I1 => \rtt_max4_reg_n_0_[11]\,
      I2 => \rtt_max4_min4_reg_n_0_[10]\,
      I3 => \rtt_max4_reg_n_0_[10]\,
      O => \rtt_max4_min4[11]_i_9_n_0\
    );
\rtt_max4_min4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[0]\,
      Q => \rtt_max4_min4_reg_n_0_[0]\,
      R => '0'
    );
\rtt_max4_min4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[10]\,
      Q => \rtt_max4_min4_reg_n_0_[10]\,
      R => '0'
    );
\rtt_max4_min4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[11]\,
      Q => \rtt_max4_min4_reg_n_0_[11]\,
      R => '0'
    );
\rtt_max4_min4_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rtt_max4_min4_reg[11]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => ltOp,
      CO(4) => \rtt_max4_min4_reg[11]_i_2_n_3\,
      CO(3) => \rtt_max4_min4_reg[11]_i_2_n_4\,
      CO(2) => \rtt_max4_min4_reg[11]_i_2_n_5\,
      CO(1) => \rtt_max4_min4_reg[11]_i_2_n_6\,
      CO(0) => \rtt_max4_min4_reg[11]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rtt_max4_min4[11]_i_3_n_0\,
      DI(4) => \rtt_max4_min4[11]_i_4_n_0\,
      DI(3) => \rtt_max4_min4[11]_i_5_n_0\,
      DI(2) => \rtt_max4_min4[11]_i_6_n_0\,
      DI(1) => \rtt_max4_min4[11]_i_7_n_0\,
      DI(0) => \rtt_max4_min4[11]_i_8_n_0\,
      O(7 downto 0) => \NLW_rtt_max4_min4_reg[11]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \rtt_max4_min4[11]_i_9_n_0\,
      S(4) => \rtt_max4_min4[11]_i_10_n_0\,
      S(3) => \rtt_max4_min4[11]_i_11_n_0\,
      S(2) => \rtt_max4_min4[11]_i_12_n_0\,
      S(1) => \rtt_max4_min4[11]_i_13_n_0\,
      S(0) => \rtt_max4_min4[11]_i_14_n_0\
    );
\rtt_max4_min4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[1]\,
      Q => \rtt_max4_min4_reg_n_0_[1]\,
      R => '0'
    );
\rtt_max4_min4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[2]\,
      Q => \rtt_max4_min4_reg_n_0_[2]\,
      R => '0'
    );
\rtt_max4_min4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[3]\,
      Q => \rtt_max4_min4_reg_n_0_[3]\,
      R => '0'
    );
\rtt_max4_min4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[4]\,
      Q => \rtt_max4_min4_reg_n_0_[4]\,
      R => '0'
    );
\rtt_max4_min4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[5]\,
      Q => \rtt_max4_min4_reg_n_0_[5]\,
      R => '0'
    );
\rtt_max4_min4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[6]\,
      Q => \rtt_max4_min4_reg_n_0_[6]\,
      R => '0'
    );
\rtt_max4_min4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[7]\,
      Q => \rtt_max4_min4_reg_n_0_[7]\,
      R => '0'
    );
\rtt_max4_min4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[8]\,
      Q => \rtt_max4_min4_reg_n_0_[8]\,
      R => '0'
    );
\rtt_max4_min4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4_min4,
      D => \rtt_max4_reg_n_0_[9]\,
      Q => \rtt_max4_min4_reg_n_0_[9]\,
      R => '0'
    );
\rtt_max4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(0),
      Q => \rtt_max4_reg_n_0_[0]\,
      R => '0'
    );
\rtt_max4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(10),
      Q => \rtt_max4_reg_n_0_[10]\,
      R => '0'
    );
\rtt_max4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(11),
      Q => \rtt_max4_reg_n_0_[11]\,
      R => '0'
    );
\rtt_max4_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rtt_max4_reg[11]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rtt_max4_reg[11]_i_2_n_2\,
      CO(4) => \rtt_max4_reg[11]_i_2_n_3\,
      CO(3) => \rtt_max4_reg[11]_i_2_n_4\,
      CO(2) => \rtt_max4_reg[11]_i_2_n_5\,
      CO(1) => \rtt_max4_reg[11]_i_2_n_6\,
      CO(0) => \rtt_max4_reg[11]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rtt_max4[11]_i_3_n_0\,
      DI(4) => \rtt_max4[11]_i_4_n_0\,
      DI(3) => \rtt_max4[11]_i_5_n_0\,
      DI(2) => \rtt_max4[11]_i_6_n_0\,
      DI(1) => \rtt_max4[11]_i_7_n_0\,
      DI(0) => \rtt_max4[11]_i_8_n_0\,
      O(7 downto 0) => \NLW_rtt_max4_reg[11]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \rtt_max4[11]_i_9_n_0\,
      S(4) => \rtt_max4[11]_i_10_n_0\,
      S(3) => \rtt_max4[11]_i_11_n_0\,
      S(2) => \rtt_max4[11]_i_12_n_0\,
      S(1) => \rtt_max4[11]_i_13_n_0\,
      S(0) => \rtt_max4[11]_i_14_n_0\
    );
\rtt_max4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(1),
      Q => \rtt_max4_reg_n_0_[1]\,
      R => '0'
    );
\rtt_max4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(2),
      Q => \rtt_max4_reg_n_0_[2]\,
      R => '0'
    );
\rtt_max4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(3),
      Q => \rtt_max4_reg_n_0_[3]\,
      R => '0'
    );
\rtt_max4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(4),
      Q => \rtt_max4_reg_n_0_[4]\,
      R => '0'
    );
\rtt_max4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(5),
      Q => \rtt_max4_reg_n_0_[5]\,
      R => '0'
    );
\rtt_max4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(6),
      Q => \rtt_max4_reg_n_0_[6]\,
      R => '0'
    );
\rtt_max4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(7),
      Q => \rtt_max4_reg_n_0_[7]\,
      R => '0'
    );
\rtt_max4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(8),
      Q => \rtt_max4_reg_n_0_[8]\,
      R => '0'
    );
\rtt_max4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => rtt_max4,
      D => rtt_count_meas(9),
      Q => \rtt_max4_reg_n_0_[9]\,
      R => '0'
    );
\rtt_small_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFFBFFF"
    )
        port map (
      I0 => rtt_estimate_reg(1),
      I1 => \packet_done[done]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \packet_done[repeated]\,
      I5 => \rtt_small_counter_reg_n_0_[0]\,
      O => rtt_small_counter(0)
    );
\rtt_small_counter[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rtt_estimate_reg(11),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter_reg_n_0_[10]\,
      I3 => \rtt_small_counter[10]_i_3_n_0\,
      O => rtt_small_counter(10)
    );
\rtt_small_counter[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rtt_small_counter_reg_n_0_[8]\,
      I1 => \rtt_small_counter_reg_n_0_[7]\,
      I2 => \rtt_small_counter[8]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[6]\,
      I4 => \rtt_small_counter_reg_n_0_[9]\,
      O => \rtt_small_counter[10]_i_3_n_0\
    );
\rtt_small_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => rtt_estimate_reg(2),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter_reg_n_0_[0]\,
      I3 => \rtt_small_counter_reg_n_0_[1]\,
      O => rtt_small_counter(1)
    );
\rtt_small_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => rtt_estimate_reg(3),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter_reg_n_0_[0]\,
      I3 => \rtt_small_counter_reg_n_0_[1]\,
      I4 => \rtt_small_counter_reg_n_0_[2]\,
      O => rtt_small_counter(2)
    );
\rtt_small_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => rtt_estimate_reg(4),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter_reg_n_0_[2]\,
      I3 => \rtt_small_counter_reg_n_0_[1]\,
      I4 => \rtt_small_counter_reg_n_0_[0]\,
      I5 => \rtt_small_counter_reg_n_0_[3]\,
      O => rtt_small_counter(3)
    );
\rtt_small_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => rtt_estimate_reg(5),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter[4]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[4]\,
      O => rtt_small_counter(4)
    );
\rtt_small_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rtt_small_counter_reg_n_0_[3]\,
      I1 => \rtt_small_counter_reg_n_0_[0]\,
      I2 => \rtt_small_counter_reg_n_0_[1]\,
      I3 => \rtt_small_counter_reg_n_0_[2]\,
      O => \rtt_small_counter[4]_i_2_n_0\
    );
\rtt_small_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => rtt_estimate_reg(6),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter[5]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[5]\,
      O => rtt_small_counter(5)
    );
\rtt_small_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rtt_small_counter_reg_n_0_[4]\,
      I1 => \rtt_small_counter_reg_n_0_[2]\,
      I2 => \rtt_small_counter_reg_n_0_[1]\,
      I3 => \rtt_small_counter_reg_n_0_[0]\,
      I4 => \rtt_small_counter_reg_n_0_[3]\,
      O => \rtt_small_counter[5]_i_2_n_0\
    );
\rtt_small_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => rtt_estimate_reg(7),
      I1 => \s_stat[max_sent]\,
      I2 => \rtt_small_counter[8]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[6]\,
      O => rtt_small_counter(6)
    );
\rtt_small_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCC3"
    )
        port map (
      I0 => rtt_estimate_reg(8),
      I1 => \rtt_small_counter_reg_n_0_[7]\,
      I2 => \rtt_small_counter[8]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[6]\,
      I4 => \s_stat[max_sent]\,
      O => rtt_small_counter(7)
    );
\rtt_small_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFC0003"
    )
        port map (
      I0 => rtt_estimate_reg(9),
      I1 => \rtt_small_counter_reg_n_0_[6]\,
      I2 => \rtt_small_counter[8]_i_2_n_0\,
      I3 => \rtt_small_counter_reg_n_0_[7]\,
      I4 => \rtt_small_counter_reg_n_0_[8]\,
      I5 => \s_stat[max_sent]\,
      O => rtt_small_counter(8)
    );
\rtt_small_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rtt_small_counter_reg_n_0_[5]\,
      I1 => \rtt_small_counter_reg_n_0_[3]\,
      I2 => \rtt_small_counter_reg_n_0_[0]\,
      I3 => \rtt_small_counter_reg_n_0_[1]\,
      I4 => \rtt_small_counter_reg_n_0_[2]\,
      I5 => \rtt_small_counter_reg_n_0_[4]\,
      O => \rtt_small_counter[8]_i_2_n_0\
    );
\rtt_small_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => rtt_estimate_reg(10),
      I1 => \rtt_small_counter[9]_i_2_n_0\,
      I2 => \rtt_small_counter_reg_n_0_[9]\,
      I3 => \s_stat[max_sent]\,
      O => rtt_small_counter(9)
    );
\rtt_small_counter[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rtt_small_counter_reg_n_0_[6]\,
      I1 => \rtt_small_counter[8]_i_2_n_0\,
      I2 => \rtt_small_counter_reg_n_0_[7]\,
      I3 => \rtt_small_counter_reg_n_0_[8]\,
      O => \rtt_small_counter[9]_i_2_n_0\
    );
\rtt_small_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(0),
      Q => \rtt_small_counter_reg_n_0_[0]\,
      R => '0'
    );
\rtt_small_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(10),
      Q => \rtt_small_counter_reg_n_0_[10]\,
      R => '0'
    );
\rtt_small_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(1),
      Q => \rtt_small_counter_reg_n_0_[1]\,
      R => '0'
    );
\rtt_small_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(2),
      Q => \rtt_small_counter_reg_n_0_[2]\,
      R => '0'
    );
\rtt_small_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(3),
      Q => \rtt_small_counter_reg_n_0_[3]\,
      R => '0'
    );
\rtt_small_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(4),
      Q => \rtt_small_counter_reg_n_0_[4]\,
      R => '0'
    );
\rtt_small_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(5),
      Q => \rtt_small_counter_reg_n_0_[5]\,
      R => '0'
    );
\rtt_small_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(6),
      Q => \rtt_small_counter_reg_n_0_[6]\,
      R => '0'
    );
\rtt_small_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(7),
      Q => \rtt_small_counter_reg_n_0_[7]\,
      R => '0'
    );
\rtt_small_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(8),
      Q => \rtt_small_counter_reg_n_0_[8]\,
      R => '0'
    );
\rtt_small_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \rtt_small_counter_reg[10]_0\(0),
      D => rtt_small_counter(9),
      Q => \rtt_small_counter_reg_n_0_[9]\,
      R => '0'
    );
\rtt_taken[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtt_taken_reg(0),
      O => plusOp(0)
    );
\rtt_taken[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rtt_taken_reg(0),
      I1 => rtt_taken_reg(1),
      O => plusOp(1)
    );
\rtt_taken[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rtt_taken_reg(2),
      I1 => rtt_taken_reg(1),
      I2 => rtt_taken_reg(0),
      O => plusOp(2)
    );
\rtt_taken[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rtt_taken_reg(3),
      I1 => rtt_taken_reg(0),
      I2 => rtt_taken_reg(1),
      I3 => rtt_taken_reg(2),
      O => plusOp(3)
    );
\rtt_taken_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => take_rtt,
      D => plusOp(0),
      Q => rtt_taken_reg(0),
      R => '0'
    );
\rtt_taken_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => take_rtt,
      D => plusOp(1),
      Q => rtt_taken_reg(1),
      R => '0'
    );
\rtt_taken_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => take_rtt,
      D => plusOp(2),
      Q => rtt_taken_reg(2),
      R => '0'
    );
\rtt_taken_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => take_rtt,
      D => plusOp(3),
      Q => rtt_taken_reg(3),
      R => '0'
    );
\s[cur_address][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(0),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(0),
      I3 => \^tcp_ctrl_stat[base_seqno]\(0),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(0)
    );
\s[cur_address][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(10),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(10),
      I3 => \^tcp_ctrl_stat[base_seqno]\(10),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(10)
    );
\s[cur_address][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(11),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(11),
      I3 => \^tcp_ctrl_stat[base_seqno]\(11),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(11)
    );
\s[cur_address][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(12),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(12),
      I3 => \^tcp_ctrl_stat[base_seqno]\(12),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(12)
    );
\s[cur_address][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(13),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(13),
      I3 => \^tcp_ctrl_stat[base_seqno]\(13),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(13)
    );
\s[cur_address][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(14),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(14),
      I3 => \^tcp_ctrl_stat[base_seqno]\(14),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(14)
    );
\s[cur_address][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(15),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(15),
      I3 => \^tcp_ctrl_stat[base_seqno]\(15),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(15)
    );
\s[cur_address][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(16),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(16),
      I3 => \^tcp_ctrl_stat[base_seqno]\(16),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(16)
    );
\s[cur_address][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(1),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(1),
      I3 => \^tcp_ctrl_stat[base_seqno]\(1),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(1)
    );
\s[cur_address][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(2),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(2),
      I3 => \^tcp_ctrl_stat[base_seqno]\(2),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(2)
    );
\s[cur_address][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(3),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(3),
      I3 => \^tcp_ctrl_stat[base_seqno]\(3),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(3)
    );
\s[cur_address][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(4),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(4),
      I3 => \^tcp_ctrl_stat[base_seqno]\(4),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(4)
    );
\s[cur_address][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(5),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(5),
      I3 => \^tcp_ctrl_stat[base_seqno]\(5),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(5)
    );
\s[cur_address][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(6),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(6),
      I3 => \^tcp_ctrl_stat[base_seqno]\(6),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(6)
    );
\s[cur_address][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(7),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(7),
      I3 => \^tcp_ctrl_stat[base_seqno]\(7),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(7)
    );
\s[cur_address][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(8),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(8),
      I3 => \^tcp_ctrl_stat[base_seqno]\(8),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(8)
    );
\s[cur_address][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => in61(9),
      I1 => \s_reg[cur_address][0]\(3),
      I2 => \^s_stat_reg[max_sent][16]_1\(9),
      I3 => \^tcp_ctrl_stat[base_seqno]\(9),
      I4 => \^packet_req[send_repeat]\,
      I5 => \s_reg[cur_address][0]\(0),
      O => \FSM_onehot_s_reg[state][37]\(9)
    );
\s[fill_ram_tcp_template]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_s_stat_reg[conn_state][1]_1\
    );
\s[seqno_hi_next]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => \s[seqno_hi_next]_i_2_n_0\,
      I1 => \s_reg[seqno_hi_next]\,
      I2 => \s[seqno_hi_next]_i_4_n_0\,
      I3 => \s_reg[seqno_hi_same]_0\(12),
      I4 => \^s_stat_reg[base_seqno][29]_0\(12),
      I5 => \s[seqno_hi_next]_i_5_n_0\,
      O => \w_reg[15]_0\
    );
\s[seqno_hi_next]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \s[seqno_hi_next]_i_6_n_0\,
      I1 => \s_reg[seqno_hi_same]_0\(6),
      I2 => \^s_stat_reg[base_seqno][29]_0\(6),
      I3 => \s[seqno_hi_next]_i_7_n_0\,
      I4 => \s_reg[seqno_hi_same]_0\(3),
      I5 => \tcp_state_stat[base_seqno_hi_plus_1]\(6),
      O => \s[seqno_hi_next]_i_2_n_0\
    );
\s[seqno_hi_next]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][29]_0\(1),
      I1 => \s_reg[seqno_hi_same]_0\(0),
      I2 => \s_reg[seqno_hi_same]_0\(2),
      I3 => \^s_stat_reg[base_seqno][29]_0\(3),
      I4 => \s_reg[seqno_hi_same]_0\(1),
      I5 => \^s_stat_reg[base_seqno][29]_0\(2),
      O => \s[seqno_hi_next]_i_4_n_0\
    );
\s[seqno_hi_next]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][29]_0\(9),
      I1 => \s_reg[seqno_hi_same]_0\(9),
      I2 => \s_reg[seqno_hi_same]_0\(10),
      I3 => \^s_stat_reg[base_seqno][29]_0\(10),
      I4 => \s_reg[seqno_hi_same]_0\(11),
      I5 => \^s_stat_reg[base_seqno][29]_0\(11),
      O => \s[seqno_hi_next]_i_5_n_0\
    );
\s[seqno_hi_next]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F66F9FF6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(27),
      I1 => \s_reg[seqno_hi_same]_0\(8),
      I2 => \s[seqno_hi_next]_i_8_n_0\,
      I3 => \^tcp_ctrl_stat[base_seqno]\(26),
      I4 => \s_reg[seqno_hi_same]_0\(7),
      O => \s[seqno_hi_next]_i_6_n_0\
    );
\s[seqno_hi_next]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D56ABFFFBFFFD56A"
    )
        port map (
      I0 => \s_reg[seqno_hi_same]_0\(4),
      I1 => \^tcp_ctrl_stat[base_seqno]\(22),
      I2 => \^s_stat_reg[base_seqno][21]_0\,
      I3 => \^tcp_ctrl_stat[base_seqno]\(23),
      I4 => \^tcp_ctrl_stat[base_seqno]\(24),
      I5 => \s_reg[seqno_hi_same]_0\(5),
      O => \s[seqno_hi_next]_i_7_n_0\
    );
\s[seqno_hi_next]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(25),
      I1 => \^tcp_ctrl_stat[base_seqno]\(23),
      I2 => \^s_stat_reg[base_seqno][21]_0\,
      I3 => \^tcp_ctrl_stat[base_seqno]\(22),
      I4 => \^tcp_ctrl_stat[base_seqno]\(24),
      O => \s[seqno_hi_next]_i_8_n_0\
    );
\s[seqno_hi_same]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => \s[seqno_hi_same]_i_4_n_0\,
      I1 => \s[seqno_hi_same]_i_5_n_0\,
      I2 => \s_reg[seqno_hi_same]\,
      I3 => \s_reg[seqno_hi_same]_0\(12),
      I4 => \^tcp_ctrl_stat[base_seqno]\(31),
      I5 => \s[seqno_hi_same]_i_7_n_0\,
      O => \w_reg[15]\
    );
\s[seqno_hi_same]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(22),
      I1 => \s_reg[seqno_hi_same]_0\(3),
      I2 => \s_reg[seqno_hi_same]_0\(4),
      I3 => \^tcp_ctrl_stat[base_seqno]\(23),
      I4 => \s_reg[seqno_hi_same]_0\(5),
      I5 => \^tcp_ctrl_stat[base_seqno]\(24),
      O => \s[seqno_hi_same]_i_4_n_0\
    );
\s[seqno_hi_same]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(25),
      I1 => \s_reg[seqno_hi_same]_0\(6),
      I2 => \s_reg[seqno_hi_same]_0\(7),
      I3 => \^tcp_ctrl_stat[base_seqno]\(26),
      I4 => \s_reg[seqno_hi_same]_0\(8),
      I5 => \^tcp_ctrl_stat[base_seqno]\(27),
      O => \s[seqno_hi_same]_i_5_n_0\
    );
\s[seqno_hi_same]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(28),
      I1 => \s_reg[seqno_hi_same]_0\(9),
      I2 => \s_reg[seqno_hi_same]_0\(11),
      I3 => \^tcp_ctrl_stat[base_seqno]\(30),
      I4 => \s_reg[seqno_hi_same]_0\(10),
      I5 => \^tcp_ctrl_stat[base_seqno]\(29),
      O => \s[seqno_hi_same]_i_7_n_0\
    );
\s_stat[base_seqno][16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(16),
      O => \tcp_state_stat[base_seqno_hi_plus_1]\(0)
    );
\s_stat[base_seqno][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(16),
      I1 => \^tcp_ctrl_stat[base_seqno]\(17),
      O => \tcp_state_stat[base_seqno_hi_plus_1]\(1)
    );
\s_stat[base_seqno][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(16),
      I1 => \^tcp_ctrl_stat[base_seqno]\(17),
      I2 => \^tcp_ctrl_stat[base_seqno]\(18),
      O => \^s_stat_reg[base_seqno][29]_0\(0)
    );
\s_stat[base_seqno][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(17),
      I1 => \^tcp_ctrl_stat[base_seqno]\(16),
      I2 => \^tcp_ctrl_stat[base_seqno]\(18),
      I3 => \^tcp_ctrl_stat[base_seqno]\(19),
      O => \^s_stat_reg[base_seqno][29]_0\(1)
    );
\s_stat[base_seqno][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFCFAFCFAFAFA"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(20),
      I1 => \^s_stat_reg[base_seqno][29]_0\(2),
      I2 => tcp_reset,
      I3 => \tcp_ctrl_recv[got_ack]\,
      I4 => \tcp_ctrl_recv[ack_seqno]\(16),
      I5 => \^tcp_ctrl_stat[base_seqno]\(16),
      O => \s_stat[base_seqno][20]_i_1_n_0\
    );
\s_stat[base_seqno][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(18),
      I1 => \^tcp_ctrl_stat[base_seqno]\(16),
      I2 => \^tcp_ctrl_stat[base_seqno]\(17),
      I3 => \^tcp_ctrl_stat[base_seqno]\(19),
      I4 => \^tcp_ctrl_stat[base_seqno]\(20),
      O => \^s_stat_reg[base_seqno][29]_0\(2)
    );
\s_stat[base_seqno][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(19),
      I1 => \^tcp_ctrl_stat[base_seqno]\(17),
      I2 => \^tcp_ctrl_stat[base_seqno]\(16),
      I3 => \^tcp_ctrl_stat[base_seqno]\(18),
      I4 => \^tcp_ctrl_stat[base_seqno]\(20),
      I5 => \^tcp_ctrl_stat[base_seqno]\(21),
      O => \^s_stat_reg[base_seqno][29]_0\(3)
    );
\s_stat[base_seqno][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][21]_0\,
      I1 => \^tcp_ctrl_stat[base_seqno]\(22),
      O => \tcp_state_stat[base_seqno_hi_plus_1]\(6)
    );
\s_stat[base_seqno][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][21]_0\,
      I1 => \^tcp_ctrl_stat[base_seqno]\(22),
      I2 => \^tcp_ctrl_stat[base_seqno]\(23),
      O => \^s_stat_reg[base_seqno][29]_0\(4)
    );
\s_stat[base_seqno][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(22),
      I1 => \^s_stat_reg[base_seqno][21]_0\,
      I2 => \^tcp_ctrl_stat[base_seqno]\(23),
      I3 => \^tcp_ctrl_stat[base_seqno]\(24),
      O => \^s_stat_reg[base_seqno][29]_0\(5)
    );
\s_stat[base_seqno][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(23),
      I1 => \^s_stat_reg[base_seqno][21]_0\,
      I2 => \^tcp_ctrl_stat[base_seqno]\(22),
      I3 => \^tcp_ctrl_stat[base_seqno]\(24),
      I4 => \^tcp_ctrl_stat[base_seqno]\(25),
      O => \^s_stat_reg[base_seqno][29]_0\(6)
    );
\s_stat[base_seqno][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(24),
      I1 => \^tcp_ctrl_stat[base_seqno]\(22),
      I2 => \^s_stat_reg[base_seqno][21]_0\,
      I3 => \^tcp_ctrl_stat[base_seqno]\(23),
      I4 => \^tcp_ctrl_stat[base_seqno]\(25),
      I5 => \^tcp_ctrl_stat[base_seqno]\(26),
      O => \^s_stat_reg[base_seqno][29]_0\(7)
    );
\s_stat[base_seqno][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(21),
      I1 => \^tcp_ctrl_stat[base_seqno]\(19),
      I2 => \^tcp_ctrl_stat[base_seqno]\(17),
      I3 => \^tcp_ctrl_stat[base_seqno]\(16),
      I4 => \^tcp_ctrl_stat[base_seqno]\(18),
      I5 => \^tcp_ctrl_stat[base_seqno]\(20),
      O => \^s_stat_reg[base_seqno][21]_0\
    );
\s_stat[base_seqno][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_stat[base_seqno][31]_i_2_n_0\,
      I1 => \^tcp_ctrl_stat[base_seqno]\(27),
      O => \^s_stat_reg[base_seqno][29]_0\(8)
    );
\s_stat[base_seqno][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^s_stat_reg[base_seqno][29]_0\(9),
      I1 => \^tcp_ctrl_stat[base_seqno]\(28),
      I2 => tcp_reset,
      O => p_1_in(28)
    );
\s_stat[base_seqno][28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \s_stat[base_seqno][31]_i_2_n_0\,
      I1 => \^tcp_ctrl_stat[base_seqno]\(27),
      I2 => \^tcp_ctrl_stat[base_seqno]\(28),
      O => \^s_stat_reg[base_seqno][29]_0\(9)
    );
\s_stat[base_seqno][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(28),
      I1 => \^tcp_ctrl_stat[base_seqno]\(29),
      I2 => tcp_reset,
      I3 => \^s_stat_reg[base_seqno][29]_0\(10),
      O => p_1_in(29)
    );
\s_stat[base_seqno][29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(27),
      I1 => \s_stat[base_seqno][31]_i_2_n_0\,
      I2 => \^tcp_ctrl_stat[base_seqno]\(28),
      I3 => \^tcp_ctrl_stat[base_seqno]\(29),
      O => \^s_stat_reg[base_seqno][29]_0\(10)
    );
\s_stat[base_seqno][30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(30),
      I1 => \^tcp_ctrl_stat[base_seqno]\(29),
      I2 => \^tcp_ctrl_stat[base_seqno]\(28),
      I3 => tcp_reset,
      I4 => \^s_stat_reg[base_seqno][29]_0\(11),
      O => p_1_in(30)
    );
\s_stat[base_seqno][30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(28),
      I1 => \s_stat[base_seqno][31]_i_2_n_0\,
      I2 => \^tcp_ctrl_stat[base_seqno]\(27),
      I3 => \^tcp_ctrl_stat[base_seqno]\(29),
      I4 => \^tcp_ctrl_stat[base_seqno]\(30),
      O => \^s_stat_reg[base_seqno][29]_0\(11)
    );
\s_stat[base_seqno][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(29),
      I1 => \^tcp_ctrl_stat[base_seqno]\(27),
      I2 => \s_stat[base_seqno][31]_i_2_n_0\,
      I3 => \^tcp_ctrl_stat[base_seqno]\(28),
      I4 => \^tcp_ctrl_stat[base_seqno]\(30),
      I5 => \^tcp_ctrl_stat[base_seqno]\(31),
      O => \^s_stat_reg[base_seqno][29]_0\(12)
    );
\s_stat[base_seqno][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^tcp_ctrl_stat[base_seqno]\(26),
      I1 => \^tcp_ctrl_stat[base_seqno]\(24),
      I2 => \^tcp_ctrl_stat[base_seqno]\(22),
      I3 => \^s_stat_reg[base_seqno][21]_0\,
      I4 => \^tcp_ctrl_stat[base_seqno]\(23),
      I5 => \^tcp_ctrl_stat[base_seqno]\(25),
      O => \s_stat[base_seqno][31]_i_2_n_0\
    );
\s_stat[rtt_trip][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^meas_rtt_reg_0\,
      I1 => \packet_done[keepalive]\,
      I2 => \packet_done[repeated]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \packet_done[done]\,
      O => \s_stat[rtt_trip]\
    );
\s_stat_reg[base_seqno][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(0),
      Q => \^tcp_ctrl_stat[base_seqno]\(0),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(10),
      Q => \^tcp_ctrl_stat[base_seqno]\(10),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(11),
      Q => \^tcp_ctrl_stat[base_seqno]\(11),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(12),
      Q => \^tcp_ctrl_stat[base_seqno]\(12),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(13),
      Q => \^tcp_ctrl_stat[base_seqno]\(13),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(14),
      Q => \^tcp_ctrl_stat[base_seqno]\(14),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(15),
      Q => \^tcp_ctrl_stat[base_seqno]\(15),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \tcp_state_stat[base_seqno_hi_plus_1]\(0),
      Q => \^tcp_ctrl_stat[base_seqno]\(16),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \tcp_state_stat[base_seqno_hi_plus_1]\(1),
      Q => \^tcp_ctrl_stat[base_seqno]\(17),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(0),
      Q => \^tcp_ctrl_stat[base_seqno]\(18),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(1),
      Q => \^tcp_ctrl_stat[base_seqno]\(19),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(1),
      Q => \^tcp_ctrl_stat[base_seqno]\(1),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat[base_seqno][20]_i_1_n_0\,
      Q => \^tcp_ctrl_stat[base_seqno]\(20),
      R => '0'
    );
\s_stat_reg[base_seqno][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(3),
      Q => \^tcp_ctrl_stat[base_seqno]\(21),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \tcp_state_stat[base_seqno_hi_plus_1]\(6),
      Q => \^tcp_ctrl_stat[base_seqno]\(22),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(4),
      Q => \^tcp_ctrl_stat[base_seqno]\(23),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(5),
      Q => \^tcp_ctrl_stat[base_seqno]\(24),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(6),
      Q => \^tcp_ctrl_stat[base_seqno]\(25),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(7),
      Q => \^tcp_ctrl_stat[base_seqno]\(26),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(8),
      Q => \^tcp_ctrl_stat[base_seqno]\(27),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => p_1_in(28),
      Q => \^tcp_ctrl_stat[base_seqno]\(28),
      R => '0'
    );
\s_stat_reg[base_seqno][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => p_1_in(29),
      Q => \^tcp_ctrl_stat[base_seqno]\(29),
      R => '0'
    );
\s_stat_reg[base_seqno][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[base_seqno][2]_1\,
      Q => \^tcp_ctrl_stat[base_seqno]\(2),
      R => '0'
    );
\s_stat_reg[base_seqno][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => p_1_in(30),
      Q => \^tcp_ctrl_stat[base_seqno]\(30),
      R => '0'
    );
\s_stat_reg[base_seqno][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat_reg[base_seqno][28]_0\,
      D => \^s_stat_reg[base_seqno][29]_0\(12),
      Q => \^tcp_ctrl_stat[base_seqno]\(31),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(3),
      Q => \^tcp_ctrl_stat[base_seqno]\(3),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(4),
      Q => \^tcp_ctrl_stat[base_seqno]\(4),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(5),
      Q => \^tcp_ctrl_stat[base_seqno]\(5),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(6),
      Q => \^tcp_ctrl_stat[base_seqno]\(6),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(7),
      Q => \^tcp_ctrl_stat[base_seqno]\(7),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(8),
      Q => \^tcp_ctrl_stat[base_seqno]\(8),
      R => tcp_reset
    );
\s_stat_reg[base_seqno][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \tcp_ctrl_recv[ack_seqno]\(9),
      Q => \^tcp_ctrl_stat[base_seqno]\(9),
      R => tcp_reset
    );
\s_stat_reg[max_sent][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(0),
      Q => \^s_stat_reg[max_sent][16]_1\(0),
      R => tcp_reset
    );
\s_stat_reg[max_sent][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(10),
      Q => \^s_stat_reg[max_sent][16]_1\(10),
      R => tcp_reset
    );
\s_stat_reg[max_sent][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(11),
      Q => \^s_stat_reg[max_sent][16]_1\(11),
      R => tcp_reset
    );
\s_stat_reg[max_sent][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(12),
      Q => \^s_stat_reg[max_sent][16]_1\(12),
      R => tcp_reset
    );
\s_stat_reg[max_sent][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(13),
      Q => \^s_stat_reg[max_sent][16]_1\(13),
      R => tcp_reset
    );
\s_stat_reg[max_sent][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(14),
      Q => \^s_stat_reg[max_sent][16]_1\(14),
      R => tcp_reset
    );
\s_stat_reg[max_sent][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(15),
      Q => \^s_stat_reg[max_sent][16]_1\(15),
      R => tcp_reset
    );
\s_stat_reg[max_sent][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(16),
      Q => \^s_stat_reg[max_sent][16]_1\(16),
      R => tcp_reset
    );
\s_stat_reg[max_sent][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(1),
      Q => \^s_stat_reg[max_sent][16]_1\(1),
      R => tcp_reset
    );
\s_stat_reg[max_sent][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(2),
      Q => \^s_stat_reg[max_sent][16]_1\(2),
      S => tcp_reset
    );
\s_stat_reg[max_sent][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(3),
      Q => \^s_stat_reg[max_sent][16]_1\(3),
      R => tcp_reset
    );
\s_stat_reg[max_sent][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(4),
      Q => \^s_stat_reg[max_sent][16]_1\(4),
      R => tcp_reset
    );
\s_stat_reg[max_sent][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(5),
      Q => \^s_stat_reg[max_sent][16]_1\(5),
      R => tcp_reset
    );
\s_stat_reg[max_sent][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(6),
      Q => \^s_stat_reg[max_sent][16]_1\(6),
      R => tcp_reset
    );
\s_stat_reg[max_sent][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(7),
      Q => \^s_stat_reg[max_sent][16]_1\(7),
      R => tcp_reset
    );
\s_stat_reg[max_sent][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(8),
      Q => \^s_stat_reg[max_sent][16]_1\(8),
      R => tcp_reset
    );
\s_stat_reg[max_sent][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[max_sent]\,
      D => \s_stat_reg[max_sent][16]_2\(9),
      Q => \^s_stat_reg[max_sent][16]_1\(9),
      R => tcp_reset
    );
\s_stat_reg[rtt_est][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(0),
      Q => \tcp_ctrl_stat[rtt_est]\(0),
      R => '0'
    );
\s_stat_reg[rtt_est][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(10),
      Q => \s_stat_reg[rtt_est][11]_0\(8),
      R => '0'
    );
\s_stat_reg[rtt_est][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(11),
      Q => \s_stat_reg[rtt_est][11]_0\(9),
      R => '0'
    );
\s_stat_reg[rtt_est][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(1),
      Q => \tcp_ctrl_stat[rtt_est]\(1),
      R => '0'
    );
\s_stat_reg[rtt_est][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(2),
      Q => \s_stat_reg[rtt_est][11]_0\(0),
      R => '0'
    );
\s_stat_reg[rtt_est][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(3),
      Q => \s_stat_reg[rtt_est][11]_0\(1),
      R => '0'
    );
\s_stat_reg[rtt_est][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(4),
      Q => \s_stat_reg[rtt_est][11]_0\(2),
      R => '0'
    );
\s_stat_reg[rtt_est][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(5),
      Q => \s_stat_reg[rtt_est][11]_0\(3),
      R => '0'
    );
\s_stat_reg[rtt_est][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(6),
      Q => \s_stat_reg[rtt_est][11]_0\(4),
      R => '0'
    );
\s_stat_reg[rtt_est][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(7),
      Q => \s_stat_reg[rtt_est][11]_0\(5),
      R => '0'
    );
\s_stat_reg[rtt_est][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(8),
      Q => \s_stat_reg[rtt_est][11]_0\(6),
      R => '0'
    );
\s_stat_reg[rtt_est][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => rtt_estimate_reg(9),
      Q => \s_stat_reg[rtt_est][11]_0\(7),
      R => '0'
    );
\s_stat_reg[rtt_trip][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(0),
      Q => \^s_stat_reg[rtt_trip][16]_0\(0),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(10),
      Q => \tcp_ctrl_stat[rtt_trip]\(10),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(11),
      Q => \tcp_ctrl_stat[rtt_trip]\(11),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(12),
      Q => \tcp_ctrl_stat[rtt_trip]\(12),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(13),
      Q => \tcp_ctrl_stat[rtt_trip]\(13),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(14),
      Q => \tcp_ctrl_stat[rtt_trip]\(14),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(15),
      Q => \^s_stat_reg[rtt_trip][16]_0\(1),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(16),
      Q => \^s_stat_reg[rtt_trip][16]_0\(2),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(1),
      Q => \tcp_ctrl_stat[rtt_trip]\(1),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(2),
      Q => \tcp_ctrl_stat[rtt_trip]\(2),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(3),
      Q => \tcp_ctrl_stat[rtt_trip]\(3),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(4),
      Q => \tcp_ctrl_stat[rtt_trip]\(4),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(5),
      Q => \tcp_ctrl_stat[rtt_trip]\(5),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(6),
      Q => \tcp_ctrl_stat[rtt_trip]\(6),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(7),
      Q => \tcp_ctrl_stat[rtt_trip]\(7),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(8),
      Q => \tcp_ctrl_stat[rtt_trip]\(8),
      R => tcp_reset
    );
\s_stat_reg[rtt_trip][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s_stat[rtt_trip]\,
      D => \^s_stat_reg[max_sent][16]_1\(9),
      Q => \tcp_ctrl_stat[rtt_trip]\(9),
      R => tcp_reset
    );
\s_stat_reg[same_ack][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_stat_reg[same_ack][0]_0\,
      Q => \^tcp_ctrl_stat[same_ack]\(0),
      R => '0'
    );
\s_stat_reg[same_ack][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \^tcp_ctrl_stat[same_ack]\(0),
      Q => \^tcp_ctrl_stat[same_ack]\(1),
      R => tcp_reset
    );
\s_stat_reg[window_sz][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(9),
      Q => \tcp_ctrl_stat[window_sz]\(10),
      R => tcp_reset
    );
\s_stat_reg[window_sz][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(10),
      Q => \tcp_ctrl_stat[window_sz]\(11),
      R => tcp_reset
    );
\s_stat_reg[window_sz][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(11),
      Q => \tcp_ctrl_stat[window_sz]\(12),
      R => tcp_reset
    );
\s_stat_reg[window_sz][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(12),
      Q => \tcp_ctrl_stat[window_sz]\(13),
      R => tcp_reset
    );
\s_stat_reg[window_sz][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(13),
      Q => \tcp_ctrl_stat[window_sz]\(14),
      R => tcp_reset
    );
\s_stat_reg[window_sz][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(14),
      Q => \^s_stat_reg[window_sz][15]_0\(0),
      R => tcp_reset
    );
\s_stat_reg[window_sz][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(0),
      Q => \tcp_ctrl_stat[window_sz]\(1),
      R => tcp_reset
    );
\s_stat_reg[window_sz][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(1),
      Q => \tcp_ctrl_stat[window_sz]\(2),
      R => tcp_reset
    );
\s_stat_reg[window_sz][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(2),
      Q => \tcp_ctrl_stat[window_sz]\(3),
      R => tcp_reset
    );
\s_stat_reg[window_sz][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(3),
      Q => \tcp_ctrl_stat[window_sz]\(4),
      R => tcp_reset
    );
\s_stat_reg[window_sz][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(4),
      Q => \tcp_ctrl_stat[window_sz]\(5),
      R => tcp_reset
    );
\s_stat_reg[window_sz][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(5),
      Q => \tcp_ctrl_stat[window_sz]\(6),
      R => tcp_reset
    );
\s_stat_reg[window_sz][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(6),
      Q => \tcp_ctrl_stat[window_sz]\(7),
      R => tcp_reset
    );
\s_stat_reg[window_sz][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(7),
      Q => \tcp_ctrl_stat[window_sz]\(8),
      R => tcp_reset
    );
\s_stat_reg[window_sz][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \tcp_ctrl_recv[got_ack]\,
      D => \s_stat_reg[window_sz][15]_2\(8),
      Q => \tcp_ctrl_stat[window_sz]\(9),
      R => tcp_reset
    );
take_rtt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tcp_ctrl_recv[got_ack]\,
      I1 => p_0_in22_in,
      I2 => \^meas_rtt_reg_0\,
      O => take_rtt_i_1_n_0
    );
take_rtt_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(11),
      I1 => \tcp_ctrl_recv[ack_seqno]\(11),
      O => take_rtt_i_10_n_0
    );
take_rtt_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(10),
      I1 => \tcp_ctrl_recv[ack_seqno]\(10),
      O => take_rtt_i_11_n_0
    );
take_rtt_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(9),
      I1 => \tcp_ctrl_recv[ack_seqno]\(9),
      O => take_rtt_i_12_n_0
    );
take_rtt_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(8),
      I1 => \tcp_ctrl_recv[ack_seqno]\(8),
      O => take_rtt_i_13_n_0
    );
take_rtt_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(7),
      I1 => \tcp_ctrl_recv[ack_seqno]\(7),
      O => take_rtt_i_14_n_0
    );
take_rtt_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(6),
      I1 => \tcp_ctrl_recv[ack_seqno]\(6),
      O => take_rtt_i_15_n_0
    );
take_rtt_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(5),
      I1 => \tcp_ctrl_recv[ack_seqno]\(5),
      O => take_rtt_i_16_n_0
    );
take_rtt_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(4),
      I1 => \tcp_ctrl_recv[ack_seqno]\(4),
      O => take_rtt_i_17_n_0
    );
take_rtt_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(3),
      I1 => \tcp_ctrl_recv[ack_seqno]\(3),
      O => take_rtt_i_18_n_0
    );
take_rtt_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(2),
      I1 => \tcp_ctrl_recv[ack_seqno]\(2),
      O => take_rtt_i_19_n_0
    );
take_rtt_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(1),
      I1 => \tcp_ctrl_recv[ack_seqno]\(1),
      O => take_rtt_i_20_n_0
    );
take_rtt_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[rtt_trip][16]_0\(0),
      I1 => \tcp_ctrl_recv[ack_seqno]\(0),
      O => take_rtt_i_21_n_0
    );
take_rtt_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^s_stat_reg[rtt_trip][16]_0\(1),
      I1 => \tcp_ctrl_recv[ack_seqno]\(15),
      O => take_rtt_i_6_n_0
    );
take_rtt_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(14),
      I1 => \tcp_ctrl_recv[ack_seqno]\(14),
      O => take_rtt_i_7_n_0
    );
take_rtt_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(13),
      I1 => \tcp_ctrl_recv[ack_seqno]\(13),
      O => take_rtt_i_8_n_0
    );
take_rtt_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tcp_ctrl_stat[rtt_trip]\(12),
      I1 => \tcp_ctrl_recv[ack_seqno]\(12),
      O => take_rtt_i_9_n_0
    );
take_rtt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => take_rtt_i_1_n_0,
      Q => take_rtt,
      R => tcp_reset
    );
take_rtt_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => take_rtt_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_take_rtt_reg_i_2_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_take_rtt_reg_i_2_O_UNCONNECTED(7 downto 1),
      O(0) => p_0_in22_in,
      S(7 downto 1) => B"0000000",
      S(0) => S(0)
    );
take_rtt_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => take_rtt_reg_i_5_n_0,
      CI_TOP => '0',
      CO(7) => take_rtt_reg_i_3_n_0,
      CO(6) => take_rtt_reg_i_3_n_1,
      CO(5) => take_rtt_reg_i_3_n_2,
      CO(4) => take_rtt_reg_i_3_n_3,
      CO(3) => take_rtt_reg_i_3_n_4,
      CO(2) => take_rtt_reg_i_3_n_5,
      CO(1) => take_rtt_reg_i_3_n_6,
      CO(0) => take_rtt_reg_i_3_n_7,
      DI(7) => \^s_stat_reg[rtt_trip][16]_0\(1),
      DI(6 downto 0) => \tcp_ctrl_stat[rtt_trip]\(14 downto 8),
      O(7 downto 0) => NLW_take_rtt_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => take_rtt_i_6_n_0,
      S(6) => take_rtt_i_7_n_0,
      S(5) => take_rtt_i_8_n_0,
      S(4) => take_rtt_i_9_n_0,
      S(3) => take_rtt_i_10_n_0,
      S(2) => take_rtt_i_11_n_0,
      S(1) => take_rtt_i_12_n_0,
      S(0) => take_rtt_i_13_n_0
    );
take_rtt_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => take_rtt_reg_i_5_n_0,
      CO(6) => take_rtt_reg_i_5_n_1,
      CO(5) => take_rtt_reg_i_5_n_2,
      CO(4) => take_rtt_reg_i_5_n_3,
      CO(3) => take_rtt_reg_i_5_n_4,
      CO(2) => take_rtt_reg_i_5_n_5,
      CO(1) => take_rtt_reg_i_5_n_6,
      CO(0) => take_rtt_reg_i_5_n_7,
      DI(7 downto 1) => \tcp_ctrl_stat[rtt_trip]\(7 downto 1),
      DI(0) => \^s_stat_reg[rtt_trip][16]_0\(0),
      O(7 downto 0) => NLW_take_rtt_reg_i_5_O_UNCONNECTED(7 downto 0),
      S(7) => take_rtt_i_14_n_0,
      S(6) => take_rtt_i_15_n_0,
      S(5) => take_rtt_i_16_n_0,
      S(4) => take_rtt_i_17_n_0,
      S(3) => take_rtt_i_18_n_0,
      S(2) => take_rtt_i_19_n_0,
      S(1) => take_rtt_i_20_n_0,
      S(0) => take_rtt_i_21_n_0
    );
\x_window_left[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^s_stat_reg[window_sz][15]_0\(0),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(15),
      O => \x_window_left[15]_i_2_n_0\
    );
\x_window_left[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(14),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(14),
      O => \x_window_left[15]_i_3_n_0\
    );
\x_window_left[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(13),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(13),
      O => \x_window_left[15]_i_4_n_0\
    );
\x_window_left[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(12),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(12),
      O => \x_window_left[15]_i_5_n_0\
    );
\x_window_left[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(11),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(11),
      O => \x_window_left[15]_i_6_n_0\
    );
\x_window_left[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(10),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(10),
      O => \x_window_left[15]_i_7_n_0\
    );
\x_window_left[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(9),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(9),
      O => \x_window_left[15]_i_8_n_0\
    );
\x_window_left[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(8),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(8),
      O => \x_window_left[15]_i_9_n_0\
    );
\x_window_left[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(7),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(7),
      O => \x_window_left[7]_i_3_n_0\
    );
\x_window_left[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(6),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(6),
      O => \x_window_left[7]_i_4_n_0\
    );
\x_window_left[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(5),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(5),
      O => \x_window_left[7]_i_5_n_0\
    );
\x_window_left[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(4),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(4),
      O => \x_window_left[7]_i_6_n_0\
    );
\x_window_left[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(3),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(3),
      O => \x_window_left[7]_i_7_n_0\
    );
\x_window_left[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(2),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(2),
      O => \x_window_left[7]_i_8_n_0\
    );
\x_window_left[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tcp_ctrl_stat[window_sz]\(1),
      I1 => \packet_done[repeated]\,
      I2 => \^astat[cur_off]\(1),
      O => \x_window_left[7]_i_9_n_0\
    );
\x_window_left_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_window_left_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \x_window_left_reg[15]_i_1_n_0\,
      CO(6) => \x_window_left_reg[15]_i_1_n_1\,
      CO(5) => \x_window_left_reg[15]_i_1_n_2\,
      CO(4) => \x_window_left_reg[15]_i_1_n_3\,
      CO(3) => \x_window_left_reg[15]_i_1_n_4\,
      CO(2) => \x_window_left_reg[15]_i_1_n_5\,
      CO(1) => \x_window_left_reg[15]_i_1_n_6\,
      CO(0) => \x_window_left_reg[15]_i_1_n_7\,
      DI(7) => \^s_stat_reg[window_sz][15]_0\(0),
      DI(6 downto 0) => \tcp_ctrl_stat[window_sz]\(14 downto 8),
      O(7 downto 0) => \s_stat_reg[window_sz][15]_1\(15 downto 8),
      S(7) => \x_window_left[15]_i_2_n_0\,
      S(6) => \x_window_left[15]_i_3_n_0\,
      S(5) => \x_window_left[15]_i_4_n_0\,
      S(4) => \x_window_left[15]_i_5_n_0\,
      S(3) => \x_window_left[15]_i_6_n_0\,
      S(2) => \x_window_left[15]_i_7_n_0\,
      S(1) => \x_window_left[15]_i_8_n_0\,
      S(0) => \x_window_left[15]_i_9_n_0\
    );
\x_window_left_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_window_left_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_x_window_left_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_x_window_left_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \s_stat_reg[window_sz][15]_1\(16),
      S(7 downto 1) => B"0000000",
      S(0) => \x_window_left_reg[16]\(0)
    );
\x_window_left_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_window_left_reg[7]\,
      CI_TOP => '0',
      CO(7) => \x_window_left_reg[7]_i_1_n_0\,
      CO(6) => \x_window_left_reg[7]_i_1_n_1\,
      CO(5) => \x_window_left_reg[7]_i_1_n_2\,
      CO(4) => \x_window_left_reg[7]_i_1_n_3\,
      CO(3) => \x_window_left_reg[7]_i_1_n_4\,
      CO(2) => \x_window_left_reg[7]_i_1_n_5\,
      CO(1) => \x_window_left_reg[7]_i_1_n_6\,
      CO(0) => \x_window_left_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \tcp_ctrl_stat[window_sz]\(7 downto 1),
      DI(0) => '0',
      O(7 downto 0) => \s_stat_reg[window_sz][15]_1\(7 downto 0),
      S(7) => \x_window_left[7]_i_3_n_0\,
      S(6) => \x_window_left[7]_i_4_n_0\,
      S(5) => \x_window_left[7]_i_5_n_0\,
      S(4) => \x_window_left[7]_i_6_n_0\,
      S(3) => \x_window_left[7]_i_7_n_0\,
      S(2) => \x_window_left[7]_i_8_n_0\,
      S(1) => \x_window_left[7]_i_9_n_0\,
      S(0) => \x_window_left_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_tcp_prepare is
  port (
    \packet_done[repeated]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \packet_done[keepalive]\ : out STD_LOGIC;
    data_port_b_rd : out STD_LOGIC;
    \packet_done[done]\ : out STD_LOGIC;
    \packet_done[payload_limited]\ : out STD_LOGIC;
    cur_tcp_prep : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \off_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[payload_len][10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    data_port_b_rd_reg_0 : out STD_LOGIC;
    \data_port_b_addr_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \s_reg[keepalive]_0\ : out STD_LOGIC;
    \s_stat[max_sent]\ : out STD_LOGIC;
    data_port_b_rd_reg_1 : out STD_LOGIC;
    \data_port_b_addr_reg[12]_1\ : out STD_LOGIC;
    data_port_b_rd_reg_2 : out STD_LOGIC;
    data_port_b_rd_reg_3 : out STD_LOGIC;
    data_port_b_rd_reg_4 : out STD_LOGIC;
    \data_port_b_addr_reg[12]_2\ : out STD_LOGIC;
    \data_port_b_addr_reg[11]_0\ : out STD_LOGIC;
    \data_port_b_addr_reg[12]_3\ : out STD_LOGIC;
    data_port_b_rd_reg_5 : out STD_LOGIC;
    slow_counter_tick_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[repeat]_0\ : out STD_LOGIC;
    \s_reg[keepalive]_1\ : out STD_LOGIC;
    \s_reg[cur_address][16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    cur_tcp_prep_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    actual_wr_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[repeat]_1\ : out STD_LOGIC;
    \dp_ram_tcp_template[port_b][o][rd]\ : out STD_LOGIC;
    \s_reg[repeat]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    in61 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \actual_wdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \actual_woff_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \packet_req[send_repeat]\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    x_is_s_payload_len_ge_tc_limit_tcp_payload : in STD_LOGIC;
    \packet_req[send_keepalive]\ : in STD_LOGIC;
    already_sent_over_2k_reg_0 : in STD_LOGIC;
    \astat[unsent]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \astat[cur_off]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_reg[payload_len][10]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rtt_count_meas_reg[2]\ : in STD_LOGIC;
    slow_counter_tick : in STD_LOGIC;
    \info_counts_reg[did_keepalive]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tcp_ctrl_stat[base_seqno]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \actual_wdata[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tcp_state_stat[base_seqno_hi_plus_1]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \actual_wdata_reg[14]_0\ : in STD_LOGIC;
    \actual_wdata_reg[12]_0\ : in STD_LOGIC;
    \actual_wdata_reg[6]_0\ : in STD_LOGIC;
    \actual_wdata_reg[6]_1\ : in STD_LOGIC;
    \actual_wdata_reg[5]_0\ : in STD_LOGIC;
    \actual_wdata_reg[4]_0\ : in STD_LOGIC;
    \actual_wdata_reg[3]_0\ : in STD_LOGIC;
    \actual_wdata_reg[2]_0\ : in STD_LOGIC;
    \actual_wdata_reg[0]_0\ : in STD_LOGIC;
    \packet_req[discard_cur_prepare]\ : in STD_LOGIC;
    \packet_req[send_syn]\ : in STD_LOGIC;
    \FSM_onehot_s_reg[state][0]_0\ : in STD_LOGIC;
    \packet_req[send_small]\ : in STD_LOGIC;
    \s_reg[payload_len][0]_0\ : in STD_LOGIC;
    \ram_tcp_prep2[1][stat][hasdata]\ : in STD_LOGIC;
    \ram_tcp_prep2[0][stat][hasdata]\ : in STD_LOGIC;
    \packet_req[send_data]\ : in STD_LOGIC;
    \actual_wdata_reg[0]_1\ : in STD_LOGIC;
    is_s_payload_len_ge_tc_limit_tcp_payload_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \already_sent_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \s_reg[cur_address][16]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \s_reg[drd_rdata][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_tcp_prepare : entity is "fnet_tcp_prepare";
end top_block_fakernet_top_0_0_fnet_tcp_prepare;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_tcp_prepare is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \FSM_onehot_s[state][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][37]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][37]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][38]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][39]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][39]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][39]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][39]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][42]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][42]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][42]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s[state][42]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][10]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][11]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][12]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][13]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][14]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][15]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][16]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][17]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][18]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][19]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][20]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][23]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][24]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][25]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][26]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][27]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][28]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][31]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][32]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][33]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][34]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][35]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][36]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][38]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][3]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][40]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][4]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][5]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][6]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][7]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][8]\ : STD_LOGIC;
  signal \FSM_onehot_s_reg[state_n_0_][9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal R : STD_LOGIC;
  signal \a[cipcksum]\ : STD_LOGIC;
  signal \a[ctcpcksum]\ : STD_LOGIC;
  signal \a[drd]\ : STD_LOGIC;
  signal \a[early_done]\ : STD_LOGIC;
  signal \a[payload_limited]\ : STD_LOGIC;
  signal \a[wipcksum]\ : STD_LOGIC;
  signal \a[wr]\ : STD_LOGIC;
  signal \a[wtcpcksum]\ : STD_LOGIC;
  signal \actual_wdata[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \actual_wdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \^actual_wdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \actual_woff[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \actual_woff[1]_i_1_n_0\ : STD_LOGIC;
  signal \actual_woff[3]_i_1_n_0\ : STD_LOGIC;
  signal \actual_woff[5]_i_1_n_0\ : STD_LOGIC;
  signal actual_wr : STD_LOGIC;
  signal actual_wr_i_2_n_0 : STD_LOGIC;
  signal actual_wr_i_3_n_0 : STD_LOGIC;
  signal already_sent : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal already_sent_over_2k : STD_LOGIC;
  signal \^cur_tcp_prep\ : STD_LOGIC;
  signal cur_tcp_prep_i_1_n_0 : STD_LOGIC;
  signal \^data_port_b_addr_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_port_b_rd\ : STD_LOGIC;
  signal dly_accum_cksum : STD_LOGIC;
  signal fresh_avail : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal fresh_avail_over_2k : STD_LOGIC;
  signal fresh_avail_over_2k_i_1_n_0 : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal in63 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal is_s_payload_len_ge_max_payload : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_10_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_2_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_3_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_4_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_5_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_6_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_7_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_8_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_i_9_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_reg_i_1_n_3 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_reg_i_1_n_4 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_reg_i_1_n_5 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_reg_i_1_n_6 : STD_LOGIC;
  signal is_s_payload_len_ge_max_payload_reg_i_1_n_7 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_3 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_4 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_5 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_6 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_7 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_10_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_11_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_12_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_13_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_14_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_15_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_3_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_4_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_5_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_6_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_7_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_8_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_i_9_n_0 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_reg_i_2_n_3 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_reg_i_2_n_4 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_reg_i_2_n_5 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_reg_i_2_n_6 : STD_LOGIC;
  signal is_s_payload_len_gt_window_left_reg_i_2_n_7 : STD_LOGIC;
  signal keep_wcksum : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \keep_wcksum[0]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[10]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[11]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[12]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[13]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[14]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[15]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[1]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[2]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[3]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[4]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[5]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[6]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[7]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[8]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum[9]_i_1_n_0\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \keep_wcksum_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal off : STD_LOGIC;
  signal \off[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \off[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \off[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \off[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \off[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \off[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \off[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \off[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^off_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^packet_done[done]\ : STD_LOGIC;
  signal \^packet_done[keepalive]\ : STD_LOGIC;
  signal \^packet_done[payload_limited]\ : STD_LOGIC;
  signal \^packet_done[repeated]\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ram_reg_bram_0_i_10__1_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_1__1_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_2__0_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_3__0_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_4__0_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_5_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_6_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_7_n_0\ : STD_LOGIC;
  signal \s[accum_cksum]_i_8_n_0\ : STD_LOGIC;
  signal \s[cur_address][16]_i_1_n_0\ : STD_LOGIC;
  signal \s[cur_address][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[drd_address][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][11]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][12]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][13]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][14]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][14]_i_3_n_0\ : STD_LOGIC;
  signal \s[drd_address][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[drd_address][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[drd_address][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[packet_count][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][0]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][0]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_4_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_5_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_6_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_7_n_0\ : STD_LOGIC;
  signal \s[payload_len][10]_i_9_n_0\ : STD_LOGIC;
  signal \s[payload_len][1]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][1]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][2]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][2]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][3]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][3]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][4]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][4]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][5]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][5]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][6]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][6]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][6]_i_4_n_0\ : STD_LOGIC;
  signal \s[payload_len][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][7]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][7]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][8]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][8]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][8]_i_4_n_0\ : STD_LOGIC;
  signal \s[payload_len][8]_i_5_n_0\ : STD_LOGIC;
  signal \s[payload_len][9]_i_1_n_0\ : STD_LOGIC;
  signal \s[payload_len][9]_i_2_n_0\ : STD_LOGIC;
  signal \s[payload_len][9]_i_3_n_0\ : STD_LOGIC;
  signal \s[payload_len][9]_i_4_n_0\ : STD_LOGIC;
  signal \s[payload_limited]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][10]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][11]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][12]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][13]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][14]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_10__1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_8__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][15]_i_9__0_n_0\ : STD_LOGIC;
  signal \s[wcksum][16]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_10_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_11_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_12_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_4_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_5_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_6_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_7_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_8_n_0\ : STD_LOGIC;
  signal \s[wcksum][3]_i_9_n_0\ : STD_LOGIC;
  signal \s[wcksum][4]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][5]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][6]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][7]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][8]_i_1_n_0\ : STD_LOGIC;
  signal \s[wcksum][9]_i_1_n_0\ : STD_LOGIC;
  signal \s_reg[accum_cksum]__0\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[cur_address][15]_i_2_n_7\ : STD_LOGIC;
  signal \^s_reg[cur_address][16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \s_reg[cur_address][7]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[cur_address][7]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[drd]__0\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[drd_address][14]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[drd_address][7]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[drd_address_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[drd_address_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[drd_rdata]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_reg[packet_count]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_reg[payload_len]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_reg[payload_len][10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_reg[state]0\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][15]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][16]_i_3__1_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_2_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_0\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_1\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_10\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_11\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_12\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_13\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_14\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_15\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_2\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_3\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_4\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_5\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_6\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_7\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_8\ : STD_LOGIC;
  signal \s_reg[wcksum][3]_i_3_n_9\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][0]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][10]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][11]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][12]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][13]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][14]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][15]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][1]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][2]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][3]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][4]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][5]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][6]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][7]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][8]\ : STD_LOGIC;
  signal \s_reg[wcksum_n_0_][9]\ : STD_LOGIC;
  signal \^s_stat[max_sent]\ : STD_LOGIC;
  signal window_left : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal window_left_negative : STD_LOGIC;
  signal x_is_s_payload_len_gt_window_left : STD_LOGIC;
  signal x_window_left_negative : STD_LOGIC;
  signal \x_window_left_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_window_left_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_is_s_payload_len_ge_max_payload_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_is_s_payload_len_ge_max_payload_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_is_s_payload_len_gt_window_left_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_is_s_payload_len_gt_window_left_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[cur_address][16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[cur_address][16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[drd_address][14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_s_reg[drd_address][14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_s_reg[wcksum][16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_s_reg[wcksum][16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_s_reg[wcksum][16]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][37]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][39]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][39]_i_3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][42]_i_2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \FSM_onehot_s[state][42]_i_3\ : label is "soft_lutpair449";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][0]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][10]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][11]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][12]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][13]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][14]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][15]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][16]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][17]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][18]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][19]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][1]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][20]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][21]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][22]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][23]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][24]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][25]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][26]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][27]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][28]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][29]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][2]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][30]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][31]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][32]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][33]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][34]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][35]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][36]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][37]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][38]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][39]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][3]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][40]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][41]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][42]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][4]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][5]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][6]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][7]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][8]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_reg[state][9]\ : label is "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_3__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \actual_wdata[0]_i_4__0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_3__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_6__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_8__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \actual_wdata[15]_i_9\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \actual_wdata[2]_i_4__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \actual_wdata[7]_i_3__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \actual_woff[1]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \actual_woff[5]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \actual_wr_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of cur_tcp_prep_i_1 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \info_counts[did_keepalive]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \info_counts[did_repeat]_i_1\ : label is "soft_lutpair448";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of is_s_payload_len_ge_max_payload_reg_i_1 : label is 14;
  attribute COMPARATOR_THRESHOLD of is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of is_s_payload_len_gt_window_left_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \off[3]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \off[4]_i_3__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__6\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__7\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__4\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__5\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_2 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_4 : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_2 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of ram_reg_bram_3_i_2 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of ram_reg_bram_3_i_4 : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of ram_reg_bram_4_i_2 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of ram_reg_bram_5_i_2 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of ram_reg_bram_5_i_4 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \rtt_small_counter[10]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_3__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \s[accum_cksum]_i_7\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \s[drd_address][14]_i_3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \s[packet_count][0]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \s[packet_count][1]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \s[packet_count][2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \s[packet_count][3]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s[packet_count][6]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \s[packet_count][7]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \s[packet_count][7]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \s[payload_len][10]_i_6\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s[payload_len][3]_i_3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \s[payload_len][4]_i_3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \s[payload_len][6]_i_3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \s[payload_len][6]_i_4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \s[payload_len][8]_i_5\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \s[payload_len][9]_i_3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \s[wcksum][10]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \s[wcksum][11]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \s[wcksum][12]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \s[wcksum][13]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \s[wcksum][14]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \s[wcksum][15]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \s[wcksum][16]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \s[wcksum][5]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \s[wcksum][6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \s[wcksum][7]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \s[wcksum][8]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \s[wcksum][9]_i_1\ : label is "soft_lutpair471";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \s_reg[cur_address][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[cur_address][16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[cur_address][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_reg[wcksum][3]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_stat[max_sent][16]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \s_stat[words][10]_i_1__4\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \s_stat[words][10]_i_1__5\ : label is "soft_lutpair461";
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \actual_wdata_reg[15]_0\(15 downto 0) <= \^actual_wdata_reg[15]_0\(15 downto 0);
  cur_tcp_prep <= \^cur_tcp_prep\;
  \data_port_b_addr_reg[12]_0\(12 downto 0) <= \^data_port_b_addr_reg[12]_0\(12 downto 0);
  data_port_b_rd <= \^data_port_b_rd\;
  \off_reg[10]_0\(9 downto 0) <= \^off_reg[10]_0\(9 downto 0);
  \packet_done[done]\ <= \^packet_done[done]\;
  \packet_done[keepalive]\ <= \^packet_done[keepalive]\;
  \packet_done[payload_limited]\ <= \^packet_done[payload_limited]\;
  \packet_done[repeated]\ <= \^packet_done[repeated]\;
  \s_reg[cur_address][16]_0\(16 downto 0) <= \^s_reg[cur_address][16]_0\(16 downto 0);
  \s_reg[payload_len][10]_0\(8 downto 0) <= \^s_reg[payload_len][10]_0\(8 downto 0);
  \s_stat[max_sent]\ <= \^s_stat[max_sent]\;
\FSM_onehot_s[state][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_s_reg[state][0]_0\,
      I2 => \^q\(0),
      I3 => \FSM_onehot_s[state][11]_i_2__0_n_0\,
      I4 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \FSM_onehot_s[state][0]_i_1__0_n_0\
    );
\FSM_onehot_s[state][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_s[state][11]_i_2__0_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      O => \FSM_onehot_s[state][11]_i_1__0_n_0\
    );
\FSM_onehot_s[state][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \packet_req[send_syn]\,
      I1 => \^packet_done[keepalive]\,
      I2 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I3 => \^packet_done[repeated]\,
      I4 => \packet_req[send_small]\,
      I5 => \^packet_done[payload_limited]\,
      O => \FSM_onehot_s[state][11]_i_2__0_n_0\
    );
\FSM_onehot_s[state][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A202A202A0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_tcp_prep2[1][stat][hasdata]\,
      I2 => \^cur_tcp_prep\,
      I3 => \ram_tcp_prep2[0][stat][hasdata]\,
      I4 => \packet_req[send_data]\,
      I5 => \packet_req[send_syn]\,
      O => \FSM_onehot_s[state][1]_i_1__0_n_0\
    );
\FSM_onehot_s[state][37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_s_reg[state_n_0_][36]\,
      O => \FSM_onehot_s[state][37]_i_1_n_0\
    );
\FSM_onehot_s[state][37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(8),
      I1 => \s_reg[payload_len]\(0),
      I2 => \^s_reg[payload_len][10]_0\(6),
      I3 => \^s_reg[payload_len][10]_0\(7),
      I4 => \s[payload_len][8]_i_3_n_0\,
      O => \FSM_onehot_s[state][37]_i_2_n_0\
    );
\FSM_onehot_s[state][38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCECEAECEE"
    )
        port map (
      I0 => \FSM_onehot_s[state][39]_i_2_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][38]\,
      I2 => \FSM_onehot_s[state][39]_i_3_n_0\,
      I3 => \^off_reg[10]_0\(1),
      I4 => \^off_reg[10]_0\(0),
      I5 => \FSM_onehot_s[state][39]_i_4_n_0\,
      O => \FSM_onehot_s[state][38]_i_1_n_0\
    );
\FSM_onehot_s[state][39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2320AAAA2020"
    )
        port map (
      I0 => \FSM_onehot_s[state][39]_i_2_n_0\,
      I1 => \FSM_onehot_s[state][39]_i_3_n_0\,
      I2 => \^off_reg[10]_0\(1),
      I3 => \^off_reg[10]_0\(0),
      I4 => \FSM_onehot_s[state][39]_i_4_n_0\,
      I5 => \FSM_onehot_s_reg[state_n_0_][38]\,
      O => \FSM_onehot_s[state][39]_i_1_n_0\
    );
\FSM_onehot_s[state][39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_s[state][37]_i_2_n_0\,
      O => \FSM_onehot_s[state][39]_i_2_n_0\
    );
\FSM_onehot_s[state][39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^off_reg[10]_0\(3),
      I1 => \^off_reg[10]_0\(2),
      I2 => \^off_reg[10]_0\(4),
      O => \FSM_onehot_s[state][39]_i_3_n_0\
    );
\FSM_onehot_s[state][39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^off_reg[10]_0\(5),
      I1 => \^off_reg[10]_0\(8),
      I2 => \^off_reg[10]_0\(9),
      I3 => \^off_reg[10]_0\(7),
      I4 => \^off_reg[10]_0\(6),
      O => \FSM_onehot_s[state][39]_i_4_n_0\
    );
\FSM_onehot_s[state][42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_s[state][42]_i_2_n_0\,
      I2 => \FSM_onehot_s[state][42]_i_3_n_0\,
      I3 => \FSM_onehot_s[state][42]_i_4_n_0\,
      I4 => \packet_req[discard_cur_prepare]\,
      I5 => \a[wipcksum]\,
      O => \s_reg[state]0\
    );
\FSM_onehot_s[state][42]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][32]\,
      O => \FSM_onehot_s[state][42]_i_2_n_0\
    );
\FSM_onehot_s[state][42]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \a[ctcpcksum]\,
      I2 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I3 => \^q\(3),
      O => \FSM_onehot_s[state][42]_i_3_n_0\
    );
\FSM_onehot_s[state][42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \a[cipcksum]\,
      I1 => actual_wr_i_3_n_0,
      I2 => \s[accum_cksum]_i_2__0_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][19]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][20]\,
      O => \FSM_onehot_s[state][42]_i_4_n_0\
    );
\FSM_onehot_s[state][42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_s_reg[state_n_0_][33]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][35]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][38]\,
      I4 => \^q\(1),
      I5 => \FSM_onehot_s_reg[state_n_0_][14]\,
      O => \FSM_onehot_s[state][42]_i_5_n_0\
    );
\FSM_onehot_s_reg[state][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][9]\,
      Q => \FSM_onehot_s_reg[state_n_0_][10]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][11]_i_1__0_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][11]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][11]\,
      Q => \FSM_onehot_s_reg[state_n_0_][12]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][12]\,
      Q => \FSM_onehot_s_reg[state_n_0_][13]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][13]\,
      Q => \FSM_onehot_s_reg[state_n_0_][14]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][14]\,
      Q => \FSM_onehot_s_reg[state_n_0_][15]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][15]\,
      Q => \FSM_onehot_s_reg[state_n_0_][16]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][16]\,
      Q => \FSM_onehot_s_reg[state_n_0_][17]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][17]\,
      Q => \FSM_onehot_s_reg[state_n_0_][18]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][18]\,
      Q => \FSM_onehot_s_reg[state_n_0_][19]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][1]_i_1__0_n_0\,
      Q => \a[cipcksum]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][19]\,
      Q => \FSM_onehot_s_reg[state_n_0_][20]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][20]\,
      Q => \a[wipcksum]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[wipcksum]\,
      Q => \a[ctcpcksum]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[ctcpcksum]\,
      Q => \FSM_onehot_s_reg[state_n_0_][23]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][23]\,
      Q => \FSM_onehot_s_reg[state_n_0_][24]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][24]\,
      Q => \FSM_onehot_s_reg[state_n_0_][25]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][25]\,
      Q => \FSM_onehot_s_reg[state_n_0_][26]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][26]\,
      Q => \FSM_onehot_s_reg[state_n_0_][27]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][27]\,
      Q => \FSM_onehot_s_reg[state_n_0_][28]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][28]\,
      Q => \^q\(1),
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[cipcksum]\,
      Q => \FSM_onehot_s_reg[state_n_0_][2]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^q\(2),
      Q => \FSM_onehot_s_reg[state_n_0_][31]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][31]\,
      Q => \FSM_onehot_s_reg[state_n_0_][32]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][32]\,
      Q => \FSM_onehot_s_reg[state_n_0_][33]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][33]\,
      Q => \FSM_onehot_s_reg[state_n_0_][34]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][34]\,
      Q => \FSM_onehot_s_reg[state_n_0_][35]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][35]\,
      Q => \FSM_onehot_s_reg[state_n_0_][36]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][37]_i_1_n_0\,
      Q => \^q\(3),
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][38]_i_1_n_0\,
      Q => \FSM_onehot_s_reg[state_n_0_][38]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s[state][39]_i_1_n_0\,
      Q => \a[early_done]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][2]\,
      Q => \FSM_onehot_s_reg[state_n_0_][3]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[early_done]\,
      Q => \FSM_onehot_s_reg[state_n_0_][40]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][40]\,
      Q => \a[wtcpcksum]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[wtcpcksum]\,
      Q => \^q\(4),
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][3]\,
      Q => \FSM_onehot_s_reg[state_n_0_][4]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][4]\,
      Q => \FSM_onehot_s_reg[state_n_0_][5]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][5]\,
      Q => \FSM_onehot_s_reg[state_n_0_][6]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][6]\,
      Q => \FSM_onehot_s_reg[state_n_0_][7]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][7]\,
      Q => \FSM_onehot_s_reg[state_n_0_][8]\,
      R => \s_reg[state]0\
    );
\FSM_onehot_s_reg[state][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \FSM_onehot_s_reg[state_n_0_][8]\,
      Q => \FSM_onehot_s_reg[state_n_0_][9]\,
      R => \s_reg[state]0\
    );
\actual_wdata[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \actual_wdata[0]_i_2__1_n_0\,
      I1 => \actual_wdata[0]_i_3__0_n_0\,
      I2 => \actual_wdata[0]_i_4__0_n_0\,
      I3 => \actual_wdata_reg[0]_0\,
      I4 => DOUTBDOUT(0),
      I5 => \actual_wdata[7]_i_3__0_n_0\,
      O => \actual_wdata[0]_i_1__1_n_0\
    );
\actual_wdata[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_woff[10]_i_1__0_n_0\,
      I1 => keep_wcksum(0),
      I2 => \actual_wdata[14]_i_3__1_n_0\,
      I3 => \s_reg[drd_rdata]\(16),
      I4 => \s_reg[drd_rdata]\(0),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[0]_i_2__1_n_0\
    );
\actual_wdata[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s_reg[packet_count]\(0),
      I2 => \actual_wdata_reg[0]_1\,
      O => \actual_wdata[0]_i_3__0_n_0\
    );
\actual_wdata[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \a[ctcpcksum]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \s_reg[payload_len]\(0),
      O => \actual_wdata[0]_i_4__0_n_0\
    );
\actual_wdata[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[10]_i_2__1_n_0\,
      I1 => \actual_wdata[10]_i_3__0_n_0\,
      I2 => \actual_wdata[15]_i_5__0_n_0\,
      I3 => DOUTBDOUT(10),
      I4 => \actual_wdata[10]_i_4__0_n_0\,
      O => \actual_wdata[10]_i_1__1_n_0\
    );
\actual_wdata[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(4),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(4),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(7),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[10]_i_2__1_n_0\
    );
\actual_wdata[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(18),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(10),
      I4 => \s_reg[drd_rdata]\(26),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[10]_i_3__0_n_0\
    );
\actual_wdata[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666066606660"
    )
        port map (
      I0 => \actual_wdata[10]_i_5__0_n_0\,
      I1 => \^s_reg[payload_len][10]_0\(8),
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \a[ctcpcksum]\,
      I4 => \s_reg[drd_rdata]\(10),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[10]_i_4__0_n_0\
    );
\actual_wdata[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080008000"
    )
        port map (
      I0 => \actual_wdata[8]_i_6__0_n_0\,
      I1 => \^s_reg[payload_len][10]_0\(6),
      I2 => \^s_reg[payload_len][10]_0\(7),
      I3 => \^s_reg[payload_len][10]_0\(3),
      I4 => \^s_reg[payload_len][10]_0\(1),
      I5 => \^s_reg[payload_len][10]_0\(2),
      O => \actual_wdata[10]_i_5__0_n_0\
    );
\actual_wdata[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \actual_wdata[11]_i_2__1_n_0\,
      I1 => \s_reg[drd_rdata]\(11),
      I2 => \actual_wdata[15]_i_3__1_n_0\,
      I3 => \actual_wdata[11]_i_3__1_n_0\,
      I4 => DOUTBDOUT(11),
      I5 => \actual_wdata[15]_i_5__0_n_0\,
      O => \actual_wdata[11]_i_1__1_n_0\
    );
\actual_wdata[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(19),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(11),
      I4 => \s_reg[drd_rdata]\(27),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[11]_i_2__1_n_0\
    );
\actual_wdata[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(5),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(5),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(8),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[11]_i_3__1_n_0\
    );
\actual_wdata[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \actual_wdata[15]_i_5__0_n_0\,
      I1 => DOUTBDOUT(12),
      I2 => \actual_wdata[12]_i_2__1_n_0\,
      I3 => \actual_wdata[14]_i_3__1_n_0\,
      I4 => \s_reg[drd_rdata]\(28),
      I5 => \actual_wdata[12]_i_3__0_n_0\,
      O => \actual_wdata[12]_i_1__1_n_0\
    );
\actual_wdata[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][33]\,
      I1 => \actual_wdata_reg[12]_0\,
      I2 => \tcp_state_stat[base_seqno_hi_plus_1]\(9),
      I3 => \actual_wdata[15]_i_9_n_0\,
      I4 => \s_reg[drd_rdata]\(12),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[12]_i_2__1_n_0\
    );
\actual_wdata[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => keep_wcksum(12),
      I1 => \a[wipcksum]\,
      I2 => \a[wtcpcksum]\,
      I3 => \tcp_ctrl_stat[base_seqno]\(20),
      I4 => \actual_wdata[15]_i_6__0_n_0\,
      O => \actual_wdata[12]_i_3__0_n_0\
    );
\actual_wdata[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \actual_wdata[13]_i_2__1_n_0\,
      I1 => \s_reg[drd_rdata]\(13),
      I2 => \actual_wdata[15]_i_3__1_n_0\,
      I3 => \actual_wdata[13]_i_3__0_n_0\,
      I4 => DOUTBDOUT(13),
      I5 => \actual_wdata[15]_i_5__0_n_0\,
      O => \actual_wdata[13]_i_1__1_n_0\
    );
\actual_wdata[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(21),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(13),
      I4 => \s_reg[drd_rdata]\(29),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[13]_i_2__1_n_0\
    );
\actual_wdata[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(6),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(6),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(10),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[13]_i_3__0_n_0\
    );
\actual_wdata[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \actual_wdata[15]_i_5__0_n_0\,
      I1 => DOUTBDOUT(14),
      I2 => \actual_wdata[14]_i_2__1_n_0\,
      I3 => \actual_wdata[14]_i_3__1_n_0\,
      I4 => \s_reg[drd_rdata]\(30),
      I5 => \actual_wdata[14]_i_4__1_n_0\,
      O => \actual_wdata[14]_i_1__1_n_0\
    );
\actual_wdata[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][33]\,
      I1 => \actual_wdata_reg[14]_0\,
      I2 => \tcp_state_stat[base_seqno_hi_plus_1]\(11),
      I3 => \actual_wdata[15]_i_9_n_0\,
      I4 => \s_reg[drd_rdata]\(14),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[14]_i_2__1_n_0\
    );
\actual_wdata[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I2 => \^s_reg[cur_address][16]_0\(1),
      O => \actual_wdata[14]_i_3__1_n_0\
    );
\actual_wdata[14]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => keep_wcksum(14),
      I1 => \a[wipcksum]\,
      I2 => \a[wtcpcksum]\,
      I3 => \tcp_ctrl_stat[base_seqno]\(22),
      I4 => \actual_wdata[15]_i_6__0_n_0\,
      O => \actual_wdata[14]_i_4__1_n_0\
    );
\actual_wdata[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \actual_wdata[15]_i_2__1_n_0\,
      I1 => \s_reg[drd_rdata]\(15),
      I2 => \actual_wdata[15]_i_3__1_n_0\,
      I3 => \actual_wdata[15]_i_4_n_0\,
      I4 => DOUTBDOUT(15),
      I5 => \actual_wdata[15]_i_5__0_n_0\,
      O => \actual_wdata[15]_i_1__1_n_0\
    );
\actual_wdata[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(23),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(15),
      I4 => \s_reg[drd_rdata]\(31),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[15]_i_2__1_n_0\
    );
\actual_wdata[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I2 => \^s_reg[cur_address][16]_0\(1),
      O => \actual_wdata[15]_i_3__1_n_0\
    );
\actual_wdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(7),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(7),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(12),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[15]_i_4_n_0\
    );
\actual_wdata[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \a[early_done]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][40]\,
      I3 => \off[10]_i_5__0_n_0\,
      I4 => \^q\(0),
      I5 => \FSM_onehot_s_reg[state_n_0_][32]\,
      O => \actual_wdata[15]_i_5__0_n_0\
    );
\actual_wdata[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB00"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \tcp_ctrl_stat[base_seqno]\(8),
      I2 => \actual_wdata[1]_i_4_0\(8),
      I3 => \^q\(1),
      O => \actual_wdata[15]_i_6__0_n_0\
    );
\actual_wdata[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \packet_req[send_syn]\,
      I1 => \^q\(2),
      I2 => \^packet_done[repeated]\,
      O => \actual_wdata[15]_i_7__0_n_0\
    );
\actual_wdata[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \packet_req[send_syn]\,
      I1 => \^q\(2),
      I2 => \^packet_done[repeated]\,
      O => \actual_wdata[15]_i_8__0_n_0\
    );
\actual_wdata[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^packet_done[repeated]\,
      I2 => \tcp_ctrl_stat[base_seqno]\(8),
      I3 => \actual_wdata[1]_i_4_0\(8),
      O => \actual_wdata[15]_i_9_n_0\
    );
\actual_wdata[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \actual_wdata[1]_i_2__1_n_0\,
      I1 => \actual_wdata[7]_i_3__0_n_0\,
      I2 => DOUTBDOUT(1),
      I3 => \actual_wdata[1]_i_3__0_n_0\,
      O => \actual_wdata[1]_i_1__1_n_0\
    );
\actual_wdata[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \actual_wdata[1]_i_4_n_0\,
      I1 => \s_reg[packet_count]\(1),
      I2 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I3 => \actual_wdata[1]_i_5__0_n_0\,
      I4 => \s[accum_cksum]_i_7_n_0\,
      I5 => \s_reg[payload_len]\(1),
      O => \actual_wdata[1]_i_2__1_n_0\
    );
\actual_wdata[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \s_reg[drd_rdata]\(1),
      I1 => \actual_wdata[15]_i_3__1_n_0\,
      I2 => \s_reg[drd_rdata]\(17),
      I3 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[1]_i_3__0_n_0\
    );
\actual_wdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC28EC28EC28"
    )
        port map (
      I0 => \actual_wdata[15]_i_9_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(9),
      I2 => \tcp_ctrl_stat[base_seqno]\(8),
      I3 => \actual_wdata[15]_i_6__0_n_0\,
      I4 => keep_wcksum(1),
      I5 => \actual_woff[10]_i_1__0_n_0\,
      O => \actual_wdata[1]_i_4_n_0\
    );
\actual_wdata[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4FF00FFE40000"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \actual_wdata[1]_i_4_0\(0),
      I2 => \tcp_ctrl_stat[base_seqno]\(0),
      I3 => \packet_req[send_syn]\,
      I4 => \^q\(2),
      I5 => \FSM_onehot_s_reg[state_n_0_][33]\,
      O => \actual_wdata[1]_i_5__0_n_0\
    );
\actual_wdata[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[2]_i_2__0_n_0\,
      I1 => \actual_wdata[2]_i_3__0_n_0\,
      I2 => \actual_wdata[7]_i_3__0_n_0\,
      I3 => DOUTBDOUT(2),
      I4 => \actual_wdata[2]_i_4__0_n_0\,
      O => \actual_wdata[2]_i_1__1_n_0\
    );
\actual_wdata[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(10),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(2),
      I4 => \s_reg[drd_rdata]\(18),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[2]_i_2__0_n_0\
    );
\actual_wdata[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s_reg[packet_count]\(2),
      I2 => \actual_wdata[15]_i_9_n_0\,
      I3 => \tcp_state_stat[base_seqno_hi_plus_1]\(0),
      I4 => \actual_wdata_reg[2]_0\,
      O => \actual_wdata[2]_i_3__0_n_0\
    );
\actual_wdata[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(0),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[ctcpcksum]\,
      I3 => \s_reg[drd_rdata]\(2),
      I4 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[2]_i_4__0_n_0\
    );
\actual_wdata[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[3]_i_2__0_n_0\,
      I1 => \actual_wdata[3]_i_3__0_n_0\,
      I2 => \actual_wdata[7]_i_3__0_n_0\,
      I3 => DOUTBDOUT(3),
      I4 => \actual_wdata[3]_i_4__0_n_0\,
      O => \actual_wdata[3]_i_1__1_n_0\
    );
\actual_wdata[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(11),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(3),
      I4 => \s_reg[drd_rdata]\(19),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[3]_i_2__0_n_0\
    );
\actual_wdata[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s_reg[packet_count]\(3),
      I2 => \actual_wdata[15]_i_9_n_0\,
      I3 => \tcp_state_stat[base_seqno_hi_plus_1]\(1),
      I4 => \actual_wdata_reg[3]_0\,
      O => \actual_wdata[3]_i_3__0_n_0\
    );
\actual_wdata[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF545454"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[ctcpcksum]\,
      I3 => \s_reg[drd_rdata]\(3),
      I4 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[3]_i_4__0_n_0\
    );
\actual_wdata[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[4]_i_2__1_n_0\,
      I1 => \actual_wdata[4]_i_3__0_n_0\,
      I2 => \actual_wdata[7]_i_3__0_n_0\,
      I3 => DOUTBDOUT(4),
      I4 => \actual_wdata[4]_i_4__0_n_0\,
      O => \actual_wdata[4]_i_1__1_n_0\
    );
\actual_wdata[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(12),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(4),
      I4 => \s_reg[drd_rdata]\(20),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[4]_i_2__1_n_0\
    );
\actual_wdata[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][33]\,
      I1 => \s_reg[packet_count]\(4),
      I2 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I3 => \actual_wdata[15]_i_9_n_0\,
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(2),
      I5 => \actual_wdata_reg[4]_0\,
      O => \actual_wdata[4]_i_3__0_n_0\
    );
\actual_wdata[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666066606660"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \^s_reg[payload_len][10]_0\(2),
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \a[ctcpcksum]\,
      I4 => \s_reg[drd_rdata]\(4),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[4]_i_4__0_n_0\
    );
\actual_wdata[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[5]_i_2__1_n_0\,
      I1 => \actual_wdata[5]_i_3__0_n_0\,
      I2 => \actual_wdata[7]_i_3__0_n_0\,
      I3 => DOUTBDOUT(5),
      I4 => \actual_wdata[5]_i_4__0_n_0\,
      O => \actual_wdata[5]_i_1__1_n_0\
    );
\actual_wdata[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(13),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(5),
      I4 => \s_reg[drd_rdata]\(21),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[5]_i_2__1_n_0\
    );
\actual_wdata[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s_reg[packet_count]\(5),
      I2 => \actual_wdata[15]_i_9_n_0\,
      I3 => \tcp_state_stat[base_seqno_hi_plus_1]\(3),
      I4 => \actual_wdata_reg[5]_0\,
      O => \actual_wdata[5]_i_3__0_n_0\
    );
\actual_wdata[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF870087008700"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \^s_reg[payload_len][10]_0\(2),
      I2 => \^s_reg[payload_len][10]_0\(3),
      I3 => \s[accum_cksum]_i_7_n_0\,
      I4 => \s_reg[drd_rdata]\(5),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[5]_i_4__0_n_0\
    );
\actual_wdata[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[6]_i_2__1_n_0\,
      I1 => \actual_wdata[6]_i_3__0_n_0\,
      I2 => \actual_wdata[7]_i_3__0_n_0\,
      I3 => DOUTBDOUT(6),
      I4 => \actual_wdata[6]_i_4__0_n_0\,
      O => \actual_wdata[6]_i_1__1_n_0\
    );
\actual_wdata[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(14),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(6),
      I4 => \s_reg[drd_rdata]\(22),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[6]_i_2__1_n_0\
    );
\actual_wdata[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8F888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \s_reg[packet_count]\(6),
      I2 => \actual_wdata[15]_i_9_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(14),
      I4 => \actual_wdata_reg[6]_0\,
      I5 => \actual_wdata_reg[6]_1\,
      O => \actual_wdata[6]_i_3__0_n_0\
    );
\actual_wdata[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666066606660"
    )
        port map (
      I0 => \actual_wdata[8]_i_5__0_n_0\,
      I1 => \^s_reg[payload_len][10]_0\(4),
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \a[ctcpcksum]\,
      I4 => \s_reg[drd_rdata]\(6),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[6]_i_4__0_n_0\
    );
\actual_wdata[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \actual_wdata[7]_i_2__0_n_0\,
      I1 => \actual_wdata[7]_i_3__0_n_0\,
      I2 => DOUTBDOUT(7),
      I3 => \actual_wdata[7]_i_4__0_n_0\,
      I4 => \s_reg[drd_rdata]\(7),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[7]_i_1__1_n_0\
    );
\actual_wdata[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \actual_wdata[7]_i_5__0_n_0\,
      I1 => \s_reg[packet_count]\(7),
      I2 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I3 => \actual_wdata[14]_i_3__1_n_0\,
      I4 => \s_reg[drd_rdata]\(23),
      I5 => \actual_wdata[7]_i_6__0_n_0\,
      O => \actual_wdata[7]_i_2__0_n_0\
    );
\actual_wdata[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \off[10]_i_5__0_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][40]\,
      I3 => \a[early_done]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][32]\,
      O => \actual_wdata[7]_i_3__0_n_0\
    );
\actual_wdata[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228282888888888"
    )
        port map (
      I0 => \s[accum_cksum]_i_7_n_0\,
      I1 => \^s_reg[payload_len][10]_0\(5),
      I2 => \^s_reg[payload_len][10]_0\(3),
      I3 => \^s_reg[payload_len][10]_0\(1),
      I4 => \^s_reg[payload_len][10]_0\(2),
      I5 => \^s_reg[payload_len][10]_0\(4),
      O => \actual_wdata[7]_i_4__0_n_0\
    );
\actual_wdata[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(1),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(1),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(4),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[7]_i_5__0_n_0\
    );
\actual_wdata[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => keep_wcksum(7),
      I1 => \a[wipcksum]\,
      I2 => \a[wtcpcksum]\,
      I3 => \tcp_ctrl_stat[base_seqno]\(15),
      I4 => \actual_wdata[15]_i_6__0_n_0\,
      O => \actual_wdata[7]_i_6__0_n_0\
    );
\actual_wdata[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[8]_i_2__1_n_0\,
      I1 => \actual_wdata[8]_i_3__0_n_0\,
      I2 => \actual_wdata[15]_i_5__0_n_0\,
      I3 => DOUTBDOUT(8),
      I4 => \actual_wdata[8]_i_4_n_0\,
      O => \actual_wdata[8]_i_1__1_n_0\
    );
\actual_wdata[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(2),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(2),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(5),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[8]_i_2__1_n_0\
    );
\actual_wdata[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(16),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(8),
      I4 => \s_reg[drd_rdata]\(24),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[8]_i_3__0_n_0\
    );
\actual_wdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF780078007800"
    )
        port map (
      I0 => \actual_wdata[8]_i_5__0_n_0\,
      I1 => \actual_wdata[8]_i_6__0_n_0\,
      I2 => \^s_reg[payload_len][10]_0\(6),
      I3 => \s[accum_cksum]_i_7_n_0\,
      I4 => \s_reg[drd_rdata]\(8),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[8]_i_4_n_0\
    );
\actual_wdata[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(2),
      I1 => \^s_reg[payload_len][10]_0\(1),
      I2 => \^s_reg[payload_len][10]_0\(3),
      O => \actual_wdata[8]_i_5__0_n_0\
    );
\actual_wdata[8]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(4),
      I1 => \^s_reg[payload_len][10]_0\(5),
      O => \actual_wdata[8]_i_6__0_n_0\
    );
\actual_wdata[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \actual_wdata[9]_i_2__1_n_0\,
      I1 => \actual_wdata[9]_i_3__0_n_0\,
      I2 => \actual_wdata[15]_i_5__0_n_0\,
      I3 => DOUTBDOUT(9),
      I4 => \actual_wdata[9]_i_4__0_n_0\,
      O => \actual_wdata[9]_i_1__1_n_0\
    );
\actual_wdata[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_7__0_n_0\,
      I1 => \actual_wdata[1]_i_4_0\(3),
      I2 => \actual_wdata[15]_i_8__0_n_0\,
      I3 => \tcp_ctrl_stat[base_seqno]\(3),
      I4 => \tcp_state_stat[base_seqno_hi_plus_1]\(6),
      I5 => \actual_wdata[15]_i_9_n_0\,
      O => \actual_wdata[9]_i_2__1_n_0\
    );
\actual_wdata[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \actual_wdata[15]_i_6__0_n_0\,
      I1 => \tcp_ctrl_stat[base_seqno]\(17),
      I2 => \actual_woff[10]_i_1__0_n_0\,
      I3 => keep_wcksum(9),
      I4 => \s_reg[drd_rdata]\(25),
      I5 => \actual_wdata[14]_i_3__1_n_0\,
      O => \actual_wdata[9]_i_3__0_n_0\
    );
\actual_wdata[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666066606660"
    )
        port map (
      I0 => \actual_wdata[9]_i_5_n_0\,
      I1 => \^s_reg[payload_len][10]_0\(7),
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \a[ctcpcksum]\,
      I4 => \s_reg[drd_rdata]\(9),
      I5 => \actual_wdata[15]_i_3__1_n_0\,
      O => \actual_wdata[9]_i_4__0_n_0\
    );
\actual_wdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080008000"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(6),
      I1 => \^s_reg[payload_len][10]_0\(4),
      I2 => \^s_reg[payload_len][10]_0\(5),
      I3 => \^s_reg[payload_len][10]_0\(3),
      I4 => \^s_reg[payload_len][10]_0\(1),
      I5 => \^s_reg[payload_len][10]_0\(2),
      O => \actual_wdata[9]_i_5_n_0\
    );
\actual_wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[0]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(0),
      R => '0'
    );
\actual_wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[10]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(10),
      R => '0'
    );
\actual_wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[11]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(11),
      R => '0'
    );
\actual_wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[12]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(12),
      R => '0'
    );
\actual_wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[13]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(13),
      R => '0'
    );
\actual_wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[14]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(14),
      R => '0'
    );
\actual_wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[15]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(15),
      R => '0'
    );
\actual_wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[1]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(1),
      R => '0'
    );
\actual_wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[2]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(2),
      R => '0'
    );
\actual_wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[3]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(3),
      R => '0'
    );
\actual_wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[4]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(4),
      R => '0'
    );
\actual_wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[5]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(5),
      R => '0'
    );
\actual_wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[6]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(6),
      R => '0'
    );
\actual_wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[7]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(7),
      R => '0'
    );
\actual_wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[8]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(8),
      R => '0'
    );
\actual_wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \actual_wdata[9]_i_1__1_n_0\,
      Q => \^actual_wdata_reg[15]_0\(9),
      R => '0'
    );
\actual_woff[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \a[wipcksum]\,
      I1 => \a[wtcpcksum]\,
      O => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^off_reg[10]_0\(0),
      I1 => \a[wipcksum]\,
      O => \actual_woff[1]_i_1_n_0\
    );
\actual_woff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^off_reg[10]_0\(2),
      I1 => \a[wipcksum]\,
      O => \actual_woff[3]_i_1_n_0\
    );
\actual_woff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^off_reg[10]_0\(4),
      I1 => \a[wipcksum]\,
      O => \actual_woff[5]_i_1_n_0\
    );
\actual_woff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(9),
      Q => \actual_woff_reg[10]_0\(9),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => \actual_woff[1]_i_1_n_0\,
      Q => \actual_woff_reg[10]_0\(0),
      S => \a[wtcpcksum]\
    );
\actual_woff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(1),
      Q => \actual_woff_reg[10]_0\(1),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \actual_woff[3]_i_1_n_0\,
      Q => \actual_woff_reg[10]_0\(2),
      R => \a[wtcpcksum]\
    );
\actual_woff_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(3),
      Q => \actual_woff_reg[10]_0\(3),
      S => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => '1',
      D => \actual_woff[5]_i_1_n_0\,
      Q => \actual_woff_reg[10]_0\(4),
      S => \a[wtcpcksum]\
    );
\actual_woff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(5),
      Q => \actual_woff_reg[10]_0\(5),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(6),
      Q => \actual_woff_reg[10]_0\(6),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(7),
      Q => \actual_woff_reg[10]_0\(7),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_woff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \^off_reg[10]_0\(8),
      Q => \actual_woff_reg[10]_0\(8),
      R => \actual_woff[10]_i_1__0_n_0\
    );
\actual_wr_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \s[accum_cksum]_i_2__0_n_0\,
      I3 => actual_wr_i_2_n_0,
      I4 => actual_wr_i_3_n_0,
      O => \a[wr]\
    );
actual_wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I2 => \a[wipcksum]\,
      I3 => \a[wtcpcksum]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][32]\,
      O => actual_wr_i_2_n_0
    );
actual_wr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][6]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][4]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][5]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][2]\,
      O => actual_wr_i_3_n_0
    );
actual_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[wr]\,
      Q => actual_wr,
      R => '0'
    );
already_sent_over_2k_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => already_sent_over_2k_reg_0,
      Q => already_sent_over_2k,
      R => '0'
    );
\already_sent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(0),
      Q => already_sent(0),
      R => '0'
    );
\already_sent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(10),
      Q => already_sent(10),
      R => '0'
    );
\already_sent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(1),
      Q => already_sent(1),
      R => '0'
    );
\already_sent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(2),
      Q => already_sent(2),
      R => '0'
    );
\already_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(3),
      Q => already_sent(3),
      R => '0'
    );
\already_sent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(4),
      Q => already_sent(4),
      R => '0'
    );
\already_sent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(5),
      Q => already_sent(5),
      R => '0'
    );
\already_sent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(6),
      Q => already_sent(6),
      R => '0'
    );
\already_sent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(7),
      Q => already_sent(7),
      R => '0'
    );
\already_sent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(8),
      Q => already_sent(8),
      R => '0'
    );
\already_sent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \already_sent_reg[10]_0\(9),
      Q => already_sent(9),
      R => '0'
    );
cur_tcp_prep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^cur_tcp_prep\,
      O => cur_tcp_prep_i_1_n_0
    );
cur_tcp_prep_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => cur_tcp_prep_i_1_n_0,
      Q => \^cur_tcp_prep\,
      R => '0'
    );
\data_port_b_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(0),
      Q => \^data_port_b_addr_reg[12]_0\(0),
      R => '0'
    );
\data_port_b_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(10),
      Q => \^data_port_b_addr_reg[12]_0\(10),
      R => '0'
    );
\data_port_b_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(11),
      Q => \^data_port_b_addr_reg[12]_0\(11),
      R => '0'
    );
\data_port_b_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(12),
      Q => \^data_port_b_addr_reg[12]_0\(12),
      R => '0'
    );
\data_port_b_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(1),
      Q => \^data_port_b_addr_reg[12]_0\(1),
      R => '0'
    );
\data_port_b_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(2),
      Q => \^data_port_b_addr_reg[12]_0\(2),
      R => '0'
    );
\data_port_b_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(3),
      Q => \^data_port_b_addr_reg[12]_0\(3),
      R => '0'
    );
\data_port_b_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(4),
      Q => \^data_port_b_addr_reg[12]_0\(4),
      R => '0'
    );
\data_port_b_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(5),
      Q => \^data_port_b_addr_reg[12]_0\(5),
      R => '0'
    );
\data_port_b_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(6),
      Q => \^data_port_b_addr_reg[12]_0\(6),
      R => '0'
    );
\data_port_b_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(7),
      Q => \^data_port_b_addr_reg[12]_0\(7),
      R => '0'
    );
\data_port_b_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(8),
      Q => \^data_port_b_addr_reg[12]_0\(8),
      R => '0'
    );
\data_port_b_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => p_0_in(9),
      Q => \^data_port_b_addr_reg[12]_0\(9),
      R => '0'
    );
data_port_b_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd]__0\,
      Q => \^data_port_b_rd\,
      R => '0'
    );
dly_accum_cksum_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[accum_cksum]__0\,
      Q => dly_accum_cksum,
      R => '0'
    );
fresh_avail_over_2k_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \astat[unsent]\(14),
      I1 => \astat[unsent]\(11),
      I2 => \astat[unsent]\(12),
      I3 => \astat[unsent]\(13),
      O => fresh_avail_over_2k_i_1_n_0
    );
fresh_avail_over_2k_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => fresh_avail_over_2k_i_1_n_0,
      Q => fresh_avail_over_2k,
      R => '0'
    );
\fresh_avail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(0),
      Q => fresh_avail(0),
      R => '0'
    );
\fresh_avail_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(10),
      Q => fresh_avail(10),
      R => '0'
    );
\fresh_avail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(1),
      Q => fresh_avail(1),
      R => '0'
    );
\fresh_avail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(2),
      Q => fresh_avail(2),
      R => '0'
    );
\fresh_avail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(3),
      Q => fresh_avail(3),
      R => '0'
    );
\fresh_avail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(4),
      Q => fresh_avail(4),
      R => '0'
    );
\fresh_avail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(5),
      Q => fresh_avail(5),
      R => '0'
    );
\fresh_avail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(6),
      Q => fresh_avail(6),
      R => '0'
    );
\fresh_avail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(7),
      Q => fresh_avail(7),
      R => '0'
    );
\fresh_avail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(8),
      Q => fresh_avail(8),
      R => '0'
    );
\fresh_avail_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(9),
      Q => fresh_avail(9),
      R => '0'
    );
\info_counts[did_keepalive]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^packet_done[keepalive]\,
      I1 => \^packet_done[done]\,
      I2 => \info_counts_reg[did_keepalive]\(0),
      I3 => \info_counts_reg[did_keepalive]\(1),
      O => \s_reg[keepalive]_1\
    );
\info_counts[did_repeat]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \^packet_done[done]\,
      I2 => \info_counts_reg[did_keepalive]\(0),
      I3 => \info_counts_reg[did_keepalive]\(1),
      O => \s_reg[repeat]_0\
    );
is_s_payload_len_ge_max_payload_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[payload_len]\(1),
      I1 => \s_reg[payload_len]\(0),
      O => is_s_payload_len_ge_max_payload_i_10_n_0
    );
is_s_payload_len_ge_max_payload_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(4),
      I1 => \^s_reg[payload_len][10]_0\(5),
      O => is_s_payload_len_ge_max_payload_i_2_n_0
    );
is_s_payload_len_ge_max_payload_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(2),
      I1 => \^s_reg[payload_len][10]_0\(3),
      O => is_s_payload_len_ge_max_payload_i_3_n_0
    );
is_s_payload_len_ge_max_payload_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(0),
      I1 => \^s_reg[payload_len][10]_0\(1),
      O => is_s_payload_len_ge_max_payload_i_4_n_0
    );
is_s_payload_len_ge_max_payload_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_reg[payload_len]\(0),
      I1 => \s_reg[payload_len]\(1),
      O => is_s_payload_len_ge_max_payload_i_5_n_0
    );
is_s_payload_len_ge_max_payload_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(6),
      I1 => \^s_reg[payload_len][10]_0\(7),
      O => is_s_payload_len_ge_max_payload_i_6_n_0
    );
is_s_payload_len_ge_max_payload_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(5),
      I1 => \^s_reg[payload_len][10]_0\(4),
      O => is_s_payload_len_ge_max_payload_i_7_n_0
    );
is_s_payload_len_ge_max_payload_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(3),
      I1 => \^s_reg[payload_len][10]_0\(2),
      O => is_s_payload_len_ge_max_payload_i_8_n_0
    );
is_s_payload_len_ge_max_payload_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \^s_reg[payload_len][10]_0\(0),
      O => is_s_payload_len_ge_max_payload_i_9_n_0
    );
is_s_payload_len_ge_max_payload_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => geqOp,
      Q => is_s_payload_len_ge_max_payload,
      R => '0'
    );
is_s_payload_len_ge_max_payload_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_is_s_payload_len_ge_max_payload_reg_i_1_CO_UNCONNECTED(7 downto 6),
      CO(5) => geqOp,
      CO(4) => is_s_payload_len_ge_max_payload_reg_i_1_n_3,
      CO(3) => is_s_payload_len_ge_max_payload_reg_i_1_n_4,
      CO(2) => is_s_payload_len_ge_max_payload_reg_i_1_n_5,
      CO(1) => is_s_payload_len_ge_max_payload_reg_i_1_n_6,
      CO(0) => is_s_payload_len_ge_max_payload_reg_i_1_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => \^s_reg[payload_len][10]_0\(7),
      DI(3) => is_s_payload_len_ge_max_payload_i_2_n_0,
      DI(2) => is_s_payload_len_ge_max_payload_i_3_n_0,
      DI(1) => is_s_payload_len_ge_max_payload_i_4_n_0,
      DI(0) => is_s_payload_len_ge_max_payload_i_5_n_0,
      O(7 downto 0) => NLW_is_s_payload_len_ge_max_payload_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \^s_reg[payload_len][10]_0\(8),
      S(4) => is_s_payload_len_ge_max_payload_i_6_n_0,
      S(3) => is_s_payload_len_ge_max_payload_i_7_n_0,
      S(2) => is_s_payload_len_ge_max_payload_i_8_n_0,
      S(1) => is_s_payload_len_ge_max_payload_i_9_n_0,
      S(0) => is_s_payload_len_ge_max_payload_i_10_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \s_reg[payload_len][10]_1\(0),
      I1 => \s_reg[payload_len]\(1),
      I2 => \s_reg[payload_len]\(0),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \s_reg[payload_len][10]_1\(0),
      I1 => \s_reg[payload_len]\(0),
      I2 => \s_reg[payload_len]\(1),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(8),
      I1 => \s_reg[payload_len][10]_1\(9),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(7),
      I1 => \s_reg[payload_len][10]_1\(7),
      I2 => \s_reg[payload_len][10]_1\(8),
      I3 => \^s_reg[payload_len][10]_0\(6),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(5),
      I1 => \s_reg[payload_len][10]_1\(5),
      I2 => \s_reg[payload_len][10]_1\(6),
      I3 => \^s_reg[payload_len][10]_0\(4),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(3),
      I1 => \s_reg[payload_len][10]_1\(3),
      I2 => \s_reg[payload_len][10]_1\(4),
      I3 => \^s_reg[payload_len][10]_0\(2),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \s_reg[payload_len][10]_1\(1),
      I2 => \s_reg[payload_len][10]_1\(2),
      I3 => \^s_reg[payload_len][10]_0\(0),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_is_s_payload_len_ge_tc_limit_tcp_payload,
      Q => is_s_payload_len_ge_tc_limit_tcp_payload,
      R => '0'
    );
is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_CO_UNCONNECTED(7 downto 6),
      CO(5) => CO(0),
      CO(4) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_3,
      CO(3) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_4,
      CO(2) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_5,
      CO(1) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_6,
      CO(0) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0,
      DI(4) => is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0,
      DI(3) => is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0,
      DI(2) => is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0,
      DI(1) => is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0,
      DI(0) => is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0,
      O(7 downto 0) => NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5 downto 1) => is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(4 downto 0),
      S(0) => is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0
    );
is_s_payload_len_gt_window_left_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => gtOp,
      I1 => x_window_left_negative,
      I2 => is_s_payload_len_gt_window_left_i_3_n_0,
      I3 => \x_window_left_reg_n_0_[11]\,
      O => x_is_s_payload_len_gt_window_left
    );
is_s_payload_len_gt_window_left_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[10]\,
      I1 => \^s_reg[payload_len][10]_0\(8),
      O => is_s_payload_len_gt_window_left_i_10_n_0
    );
is_s_payload_len_gt_window_left_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[9]\,
      I1 => \x_window_left_reg_n_0_[8]\,
      I2 => \^s_reg[payload_len][10]_0\(7),
      I3 => \^s_reg[payload_len][10]_0\(6),
      O => is_s_payload_len_gt_window_left_i_11_n_0
    );
is_s_payload_len_gt_window_left_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[7]\,
      I1 => \x_window_left_reg_n_0_[6]\,
      I2 => \^s_reg[payload_len][10]_0\(5),
      I3 => \^s_reg[payload_len][10]_0\(4),
      O => is_s_payload_len_gt_window_left_i_12_n_0
    );
is_s_payload_len_gt_window_left_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[5]\,
      I1 => \x_window_left_reg_n_0_[4]\,
      I2 => \^s_reg[payload_len][10]_0\(3),
      I3 => \^s_reg[payload_len][10]_0\(2),
      O => is_s_payload_len_gt_window_left_i_13_n_0
    );
is_s_payload_len_gt_window_left_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[3]\,
      I1 => \x_window_left_reg_n_0_[2]\,
      I2 => \^s_reg[payload_len][10]_0\(1),
      I3 => \^s_reg[payload_len][10]_0\(0),
      O => is_s_payload_len_gt_window_left_i_14_n_0
    );
is_s_payload_len_gt_window_left_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[1]\,
      I1 => \s_reg[payload_len]\(1),
      I2 => \x_window_left_reg_n_0_[0]\,
      I3 => \s_reg[payload_len]\(0),
      O => is_s_payload_len_gt_window_left_i_15_n_0
    );
is_s_payload_len_gt_window_left_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \x_window_left_reg_n_0_[13]\,
      I1 => \x_window_left_reg_n_0_[12]\,
      I2 => \x_window_left_reg_n_0_[15]\,
      I3 => \x_window_left_reg_n_0_[14]\,
      O => is_s_payload_len_gt_window_left_i_3_n_0
    );
is_s_payload_len_gt_window_left_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(8),
      I1 => \x_window_left_reg_n_0_[10]\,
      O => is_s_payload_len_gt_window_left_i_4_n_0
    );
is_s_payload_len_gt_window_left_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(7),
      I1 => \x_window_left_reg_n_0_[8]\,
      I2 => \^s_reg[payload_len][10]_0\(6),
      I3 => \x_window_left_reg_n_0_[9]\,
      O => is_s_payload_len_gt_window_left_i_5_n_0
    );
is_s_payload_len_gt_window_left_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(5),
      I1 => \x_window_left_reg_n_0_[6]\,
      I2 => \^s_reg[payload_len][10]_0\(4),
      I3 => \x_window_left_reg_n_0_[7]\,
      O => is_s_payload_len_gt_window_left_i_6_n_0
    );
is_s_payload_len_gt_window_left_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(3),
      I1 => \x_window_left_reg_n_0_[4]\,
      I2 => \^s_reg[payload_len][10]_0\(2),
      I3 => \x_window_left_reg_n_0_[5]\,
      O => is_s_payload_len_gt_window_left_i_7_n_0
    );
is_s_payload_len_gt_window_left_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \x_window_left_reg_n_0_[2]\,
      I2 => \^s_reg[payload_len][10]_0\(0),
      I3 => \x_window_left_reg_n_0_[3]\,
      O => is_s_payload_len_gt_window_left_i_8_n_0
    );
is_s_payload_len_gt_window_left_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \s_reg[payload_len]\(1),
      I1 => \x_window_left_reg_n_0_[1]\,
      I2 => \s_reg[payload_len]\(0),
      I3 => \x_window_left_reg_n_0_[0]\,
      O => is_s_payload_len_gt_window_left_i_9_n_0
    );
is_s_payload_len_gt_window_left_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_is_s_payload_len_gt_window_left,
      Q => is_s_payload_len_gt_window_left,
      R => '0'
    );
is_s_payload_len_gt_window_left_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_is_s_payload_len_gt_window_left_reg_i_2_CO_UNCONNECTED(7 downto 6),
      CO(5) => gtOp,
      CO(4) => is_s_payload_len_gt_window_left_reg_i_2_n_3,
      CO(3) => is_s_payload_len_gt_window_left_reg_i_2_n_4,
      CO(2) => is_s_payload_len_gt_window_left_reg_i_2_n_5,
      CO(1) => is_s_payload_len_gt_window_left_reg_i_2_n_6,
      CO(0) => is_s_payload_len_gt_window_left_reg_i_2_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => is_s_payload_len_gt_window_left_i_4_n_0,
      DI(4) => is_s_payload_len_gt_window_left_i_5_n_0,
      DI(3) => is_s_payload_len_gt_window_left_i_6_n_0,
      DI(2) => is_s_payload_len_gt_window_left_i_7_n_0,
      DI(1) => is_s_payload_len_gt_window_left_i_8_n_0,
      DI(0) => is_s_payload_len_gt_window_left_i_9_n_0,
      O(7 downto 0) => NLW_is_s_payload_len_gt_window_left_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => is_s_payload_len_gt_window_left_i_10_n_0,
      S(4) => is_s_payload_len_gt_window_left_i_11_n_0,
      S(3) => is_s_payload_len_gt_window_left_i_12_n_0,
      S(2) => is_s_payload_len_gt_window_left_i_13_n_0,
      S(1) => is_s_payload_len_gt_window_left_i_14_n_0,
      S(0) => is_s_payload_len_gt_window_left_i_15_n_0
    );
\keep_wcksum[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_15\,
      O => \keep_wcksum[0]_i_1_n_0\
    );
\keep_wcksum[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_13\,
      O => \keep_wcksum[10]_i_1_n_0\
    );
\keep_wcksum[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_12\,
      O => \keep_wcksum[11]_i_1_n_0\
    );
\keep_wcksum[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_11\,
      O => \keep_wcksum[12]_i_1_n_0\
    );
\keep_wcksum[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_10\,
      O => \keep_wcksum[13]_i_1_n_0\
    );
\keep_wcksum[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_9\,
      O => \keep_wcksum[14]_i_1_n_0\
    );
\keep_wcksum[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_8\,
      O => \keep_wcksum[15]_i_1_n_0\
    );
\keep_wcksum[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_14\,
      O => \keep_wcksum[1]_i_1_n_0\
    );
\keep_wcksum[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_13\,
      O => \keep_wcksum[2]_i_1_n_0\
    );
\keep_wcksum[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_12\,
      O => \keep_wcksum[3]_i_1_n_0\
    );
\keep_wcksum[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_11\,
      O => \keep_wcksum[4]_i_1_n_0\
    );
\keep_wcksum[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_10\,
      O => \keep_wcksum[5]_i_1_n_0\
    );
\keep_wcksum[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_9\,
      O => \keep_wcksum[6]_i_1_n_0\
    );
\keep_wcksum[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_8\,
      O => \keep_wcksum[7]_i_1_n_0\
    );
\keep_wcksum[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_15\,
      O => \keep_wcksum[8]_i_1_n_0\
    );
\keep_wcksum[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_14\,
      O => \keep_wcksum[9]_i_1_n_0\
    );
\keep_wcksum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[0]_i_1_n_0\,
      Q => keep_wcksum(0),
      R => '0'
    );
\keep_wcksum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[10]_i_1_n_0\,
      Q => keep_wcksum(10),
      R => '0'
    );
\keep_wcksum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[11]_i_1_n_0\,
      Q => keep_wcksum(11),
      R => '0'
    );
\keep_wcksum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[12]_i_1_n_0\,
      Q => keep_wcksum(12),
      R => '0'
    );
\keep_wcksum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[13]_i_1_n_0\,
      Q => keep_wcksum(13),
      R => '0'
    );
\keep_wcksum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[14]_i_1_n_0\,
      Q => keep_wcksum(14),
      R => '0'
    );
\keep_wcksum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[15]_i_1_n_0\,
      Q => keep_wcksum(15),
      R => '0'
    );
\keep_wcksum_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][3]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \keep_wcksum_reg[15]_i_2_n_0\,
      CO(6) => \keep_wcksum_reg[15]_i_2_n_1\,
      CO(5) => \keep_wcksum_reg[15]_i_2_n_2\,
      CO(4) => \keep_wcksum_reg[15]_i_2_n_3\,
      CO(3) => \keep_wcksum_reg[15]_i_2_n_4\,
      CO(2) => \keep_wcksum_reg[15]_i_2_n_5\,
      CO(1) => \keep_wcksum_reg[15]_i_2_n_6\,
      CO(0) => \keep_wcksum_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \keep_wcksum_reg[15]_i_2_n_8\,
      O(6) => \keep_wcksum_reg[15]_i_2_n_9\,
      O(5) => \keep_wcksum_reg[15]_i_2_n_10\,
      O(4) => \keep_wcksum_reg[15]_i_2_n_11\,
      O(3) => \keep_wcksum_reg[15]_i_2_n_12\,
      O(2) => \keep_wcksum_reg[15]_i_2_n_13\,
      O(1) => \keep_wcksum_reg[15]_i_2_n_14\,
      O(0) => \keep_wcksum_reg[15]_i_2_n_15\,
      S(7) => \s_reg[wcksum_n_0_][15]\,
      S(6) => \s_reg[wcksum_n_0_][14]\,
      S(5) => \s_reg[wcksum_n_0_][13]\,
      S(4) => \s_reg[wcksum_n_0_][12]\,
      S(3) => \s_reg[wcksum_n_0_][11]\,
      S(2) => \s_reg[wcksum_n_0_][10]\,
      S(1) => \s_reg[wcksum_n_0_][9]\,
      S(0) => \s_reg[wcksum_n_0_][8]\
    );
\keep_wcksum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[1]_i_1_n_0\,
      Q => keep_wcksum(1),
      R => '0'
    );
\keep_wcksum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[2]_i_1_n_0\,
      Q => keep_wcksum(2),
      R => '0'
    );
\keep_wcksum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[3]_i_1_n_0\,
      Q => keep_wcksum(3),
      R => '0'
    );
\keep_wcksum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[4]_i_1_n_0\,
      Q => keep_wcksum(4),
      R => '0'
    );
\keep_wcksum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[5]_i_1_n_0\,
      Q => keep_wcksum(5),
      R => '0'
    );
\keep_wcksum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[6]_i_1_n_0\,
      Q => keep_wcksum(6),
      R => '0'
    );
\keep_wcksum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[7]_i_1_n_0\,
      Q => keep_wcksum(7),
      R => '0'
    );
\keep_wcksum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[8]_i_1_n_0\,
      Q => keep_wcksum(8),
      R => '0'
    );
\keep_wcksum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \keep_wcksum[9]_i_1_n_0\,
      Q => keep_wcksum(9),
      R => '0'
    );
\off[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I2 => \off[10]_i_4__0_n_0\,
      I3 => \a[early_done]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][40]\,
      I5 => \off[10]_i_5__0_n_0\,
      O => \off[10]_i_1__0_n_0\
    );
\off[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \off[10]_i_6__0_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I3 => \a[wipcksum]\,
      O => \off[10]_i_2__0_n_0\
    );
\off[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(9),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[10]_i_3__0_n_0\
    );
\off[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I2 => \a[ctcpcksum]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I4 => \a[wtcpcksum]\,
      I5 => \a[wipcksum]\,
      O => \off[10]_i_4__0_n_0\
    );
\off[10]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][20]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][19]\,
      I2 => \s[accum_cksum]_i_2__0_n_0\,
      I3 => actual_wr_i_3_n_0,
      I4 => \a[cipcksum]\,
      I5 => \^q\(4),
      O => \off[10]_i_5__0_n_0\
    );
\off[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \off[10]_i_5__0_n_0\,
      I1 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I3 => \s[accum_cksum]_i_7_n_0\,
      I4 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I5 => \a[wtcpcksum]\,
      O => \off[10]_i_6__0_n_0\
    );
\off[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005151115"
    )
        port map (
      I0 => \^off_reg[10]_0\(0),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[1]_i_1__0_n_0\
    );
\off[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(1),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[2]_i_1__0_n_0\
    );
\off[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^off_reg[10]_0\(1),
      I1 => \^off_reg[10]_0\(0),
      I2 => \^off_reg[10]_0\(2),
      O => \^addrbwraddr\(2)
    );
\off[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABAFFFFBA85"
    )
        port map (
      I0 => \s[accum_cksum]_i_3__0_n_0\,
      I1 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \a[wtcpcksum]\,
      I4 => \a[wipcksum]\,
      I5 => \off[4]_i_4__0_n_0\,
      O => \off[4]_i_1__0_n_0\
    );
\off[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \a[early_done]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][40]\,
      I2 => \off[10]_i_6__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      O => off
    );
\off[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^off_reg[10]_0\(0),
      I1 => \^off_reg[10]_0\(1),
      I2 => \^off_reg[10]_0\(2),
      I3 => \^off_reg[10]_0\(3),
      O => \^addrbwraddr\(3)
    );
\off[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I1 => \a[ctcpcksum]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][11]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I5 => \off[10]_i_5__0_n_0\,
      O => \off[4]_i_4__0_n_0\
    );
\off[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(4),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[5]_i_1__0_n_0\
    );
\off[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(5),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[6]_i_1__0_n_0\
    );
\off[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(6),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[7]_i_1__0_n_0\
    );
\off[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(7),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[8]_i_1__0_n_0\
    );
\off[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2A222A"
    )
        port map (
      I0 => \^addrbwraddr\(8),
      I1 => \off[10]_i_6__0_n_0\,
      I2 => \s[accum_cksum]_i_3__0_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I5 => \a[wipcksum]\,
      O => \off[9]_i_1__0_n_0\
    );
\off_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[10]_i_3__0_n_0\,
      Q => \^off_reg[10]_0\(9),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[1]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(0),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[2]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(1),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => off,
      D => \^addrbwraddr\(2),
      Q => \^off_reg[10]_0\(2),
      S => \off[4]_i_1__0_n_0\
    );
\off_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => off,
      D => \^addrbwraddr\(3),
      Q => \^off_reg[10]_0\(3),
      S => \off[4]_i_1__0_n_0\
    );
\off_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[5]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(4),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[6]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(5),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[7]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(6),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[8]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(7),
      S => \off[10]_i_1__0_n_0\
    );
\off_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => \off[10]_i_2__0_n_0\,
      D => \off[9]_i_1__0_n_0\,
      Q => \^off_reg[10]_0\(8),
      S => \off[10]_i_1__0_n_0\
    );
\packet_done_reg[done]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \a[early_done]\,
      Q => \^packet_done[done]\,
      R => '0'
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^off_reg[10]_0\(4),
      I1 => \^off_reg[10]_0\(2),
      I2 => \^off_reg[10]_0\(3),
      I3 => \^off_reg[10]_0\(1),
      I4 => \^off_reg[10]_0\(0),
      I5 => \^off_reg[10]_0\(5),
      O => \ram_reg_bram_0_i_10__1_n_0\
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => actual_wr,
      I1 => \^cur_tcp_prep\,
      O => WEA(0)
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => actual_wr,
      I1 => \^cur_tcp_prep\,
      O => actual_wr_reg_0(0)
    );
\ram_reg_bram_0_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \dp_ram_tcp_template[port_b][o][rd]\
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ram_reg_bram_0_i_10__1_n_0\,
      I1 => \^off_reg[10]_0\(8),
      I2 => \^off_reg[10]_0\(7),
      I3 => \^off_reg[10]_0\(6),
      I4 => \^off_reg[10]_0\(9),
      O => \^addrbwraddr\(9)
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      I2 => \^data_port_b_addr_reg[12]_0\(11),
      O => data_port_b_rd_reg_1
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ram_reg_bram_0_i_10__1_n_0\,
      I1 => \^off_reg[10]_0\(6),
      I2 => \^off_reg[10]_0\(7),
      I3 => \^off_reg[10]_0\(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^off_reg[10]_0\(6),
      I1 => \ram_reg_bram_0_i_10__1_n_0\,
      I2 => \^off_reg[10]_0\(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_bram_0_i_10__1_n_0\,
      I1 => \^off_reg[10]_0\(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^off_reg[10]_0\(4),
      I1 => \^off_reg[10]_0\(2),
      I2 => \^off_reg[10]_0\(3),
      I3 => \^off_reg[10]_0\(1),
      I4 => \^off_reg[10]_0\(0),
      I5 => \^off_reg[10]_0\(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^off_reg[10]_0\(2),
      I1 => \^off_reg[10]_0\(3),
      I2 => \^off_reg[10]_0\(0),
      I3 => \^off_reg[10]_0\(1),
      I4 => \^off_reg[10]_0\(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^off_reg[10]_0\(0),
      I1 => \^off_reg[10]_0\(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^off_reg[10]_0\(0),
      O => \^addrbwraddr\(0)
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_port_b_addr_reg[12]_0\(12),
      I1 => \^data_port_b_addr_reg[12]_0\(11),
      O => \data_port_b_addr_reg[12]_2\
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      I2 => \^data_port_b_addr_reg[12]_0\(11),
      O => data_port_b_rd_reg_3
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_port_b_addr_reg[12]_0\(11),
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      O => \data_port_b_addr_reg[11]_0\
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(11),
      I2 => \^data_port_b_addr_reg[12]_0\(12),
      O => data_port_b_rd_reg_4
    );
ram_reg_bram_3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_port_b_addr_reg[12]_0\(12),
      I1 => \^data_port_b_addr_reg[12]_0\(11),
      O => \data_port_b_addr_reg[12]_1\
    );
ram_reg_bram_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      I2 => \^data_port_b_addr_reg[12]_0\(11),
      O => data_port_b_rd_reg_2
    );
ram_reg_bram_4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      O => data_port_b_rd_reg_0
    );
ram_reg_bram_5_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_port_b_addr_reg[12]_0\(12),
      O => \data_port_b_addr_reg[12]_3\
    );
ram_reg_bram_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_port_b_rd\,
      I1 => \^data_port_b_addr_reg[12]_0\(12),
      O => data_port_b_rd_reg_5
    );
\rtt_count_meas[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^s_stat[max_sent]\,
      I1 => \^packet_done[keepalive]\,
      I2 => \rtt_count_meas_reg[2]\,
      I3 => slow_counter_tick,
      O => \s_reg[keepalive]_0\
    );
\rtt_small_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => slow_counter_tick,
      I1 => \^packet_done[repeated]\,
      I2 => \info_counts_reg[did_keepalive]\(1),
      I3 => \info_counts_reg[did_keepalive]\(0),
      I4 => \^packet_done[done]\,
      O => slow_counter_tick_reg(0)
    );
\s[accum_cksum]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][20]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][19]\,
      I2 => \s[accum_cksum]_i_2__0_n_0\,
      I3 => \s[accum_cksum]_i_3__0_n_0\,
      I4 => \^q\(4),
      I5 => \s[accum_cksum]_i_4__0_n_0\,
      O => \s[accum_cksum]_i_1__1_n_0\
    );
\s[accum_cksum]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][15]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][13]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][17]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][16]\,
      I4 => \s[accum_cksum]_i_5_n_0\,
      I5 => \s[accum_cksum]_i_6_n_0\,
      O => \s[accum_cksum]_i_2__0_n_0\
    );
\s[accum_cksum]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \a[early_done]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][40]\,
      O => \s[accum_cksum]_i_3__0_n_0\
    );
\s[accum_cksum]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \actual_woff[10]_i_1__0_n_0\,
      I1 => \s[accum_cksum]_i_7_n_0\,
      I2 => \FSM_onehot_s[state][42]_i_5_n_0\,
      I3 => \^q\(3),
      I4 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][11]\,
      O => \s[accum_cksum]_i_4__0_n_0\
    );
\s[accum_cksum]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][8]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][34]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][36]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][12]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][9]\,
      O => \s[accum_cksum]_i_5_n_0\
    );
\s[accum_cksum]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][24]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][25]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][18]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][23]\,
      I4 => \s[accum_cksum]_i_8_n_0\,
      O => \s[accum_cksum]_i_6_n_0\
    );
\s[accum_cksum]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][10]\,
      I1 => \a[ctcpcksum]\,
      O => \s[accum_cksum]_i_7_n_0\
    );
\s[accum_cksum]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][27]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][26]\,
      I2 => \FSM_onehot_s_reg[state_n_0_][31]\,
      I3 => \FSM_onehot_s_reg[state_n_0_][28]\,
      O => \s[accum_cksum]_i_8_n_0\
    );
\s[cur_address][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_s[state][37]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      O => \s[cur_address][16]_i_1_n_0\
    );
\s[cur_address][7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_reg[cur_address][16]_0\(1),
      O => \s[cur_address][7]_i_3_n_0\
    );
\s[drd]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I1 => \FSM_onehot_s_reg[state_n_0_][35]\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_s_reg[state_n_0_][34]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][36]\,
      I5 => \FSM_onehot_s_reg[state_n_0_][33]\,
      O => \a[drd]\
    );
\s[drd_address][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(0),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(0),
      O => \s[drd_address][0]_i_1_n_0\
    );
\s[drd_address][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(10),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(10),
      O => \s[drd_address][10]_i_1_n_0\
    );
\s[drd_address][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(11),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(11),
      O => \s[drd_address][11]_i_1_n_0\
    );
\s[drd_address][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(12),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(12),
      O => \s[drd_address][12]_i_1_n_0\
    );
\s[drd_address][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(13),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(13),
      O => \s[drd_address][13]_i_1_n_0\
    );
\s[drd_address][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(14),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(14),
      O => \s[drd_address][14]_i_1_n_0\
    );
\s[drd_address][14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \off[10]_i_5__0_n_0\,
      I2 => \FSM_onehot_s_reg[state_n_0_][40]\,
      I3 => \a[early_done]\,
      I4 => \FSM_onehot_s_reg[state_n_0_][11]\,
      O => \s[drd_address][14]_i_3_n_0\
    );
\s[drd_address][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(1),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(1),
      O => \s[drd_address][1]_i_1_n_0\
    );
\s[drd_address][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(2),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(2),
      O => \s[drd_address][2]_i_1_n_0\
    );
\s[drd_address][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(3),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(3),
      O => \s[drd_address][3]_i_1_n_0\
    );
\s[drd_address][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(4),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(4),
      O => \s[drd_address][4]_i_1_n_0\
    );
\s[drd_address][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(5),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(5),
      O => \s[drd_address][5]_i_1_n_0\
    );
\s[drd_address][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(6),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(6),
      O => \s[drd_address][6]_i_1_n_0\
    );
\s[drd_address][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(7),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(7),
      O => \s[drd_address][7]_i_1_n_0\
    );
\s[drd_address][7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_reg[drd_address_n_0_][1]\,
      O => \s[drd_address][7]_i_3_n_0\
    );
\s[drd_address][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(8),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(8),
      O => \s[drd_address][8]_i_1_n_0\
    );
\s[drd_address][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => in63(9),
      I1 => \off[10]_i_4__0_n_0\,
      I2 => \s[drd_address][14]_i_3_n_0\,
      I3 => \FSM_onehot_s_reg[state_n_0_][32]\,
      I4 => \^s_reg[cur_address][16]_0\(9),
      O => \s[drd_address][9]_i_1_n_0\
    );
\s[packet_count][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[packet_count]\(0),
      I1 => \^q\(4),
      O => plusOp(0)
    );
\s[packet_count][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => \s_reg[packet_count]\(0),
      I2 => \s_reg[packet_count]\(1),
      O => plusOp(1)
    );
\s[packet_count][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \s_reg[packet_count]\(1),
      I1 => \s_reg[packet_count]\(0),
      I2 => \^q\(4),
      I3 => \s_reg[packet_count]\(2),
      O => plusOp(2)
    );
\s[packet_count][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \s_reg[packet_count]\(2),
      I1 => \^q\(4),
      I2 => \s_reg[packet_count]\(0),
      I3 => \s_reg[packet_count]\(1),
      I4 => \s_reg[packet_count]\(3),
      O => plusOp(3)
    );
\s[packet_count][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \s_reg[packet_count]\(3),
      I1 => \s_reg[packet_count]\(1),
      I2 => \s_reg[packet_count]\(0),
      I3 => \^q\(4),
      I4 => \s_reg[packet_count]\(2),
      I5 => \s_reg[packet_count]\(4),
      O => plusOp(4)
    );
\s[packet_count][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \s_reg[packet_count]\(4),
      I1 => \s[packet_count][7]_i_2_n_0\,
      I2 => \s_reg[packet_count]\(5),
      O => plusOp(5)
    );
\s[packet_count][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \s[packet_count][7]_i_2_n_0\,
      I1 => \s_reg[packet_count]\(4),
      I2 => \s_reg[packet_count]\(5),
      I3 => \s_reg[packet_count]\(6),
      O => plusOp(6)
    );
\s[packet_count][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \s[packet_count][7]_i_2_n_0\,
      I1 => \s_reg[packet_count]\(6),
      I2 => \s_reg[packet_count]\(5),
      I3 => \s_reg[packet_count]\(4),
      I4 => \s_reg[packet_count]\(7),
      O => plusOp(7)
    );
\s[packet_count][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_reg[packet_count]\(2),
      I1 => \^q\(4),
      I2 => \s_reg[packet_count]\(0),
      I3 => \s_reg[packet_count]\(1),
      I4 => \s_reg[packet_count]\(3),
      O => \s[packet_count][7]_i_2_n_0\
    );
\s[payload_len][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \s_reg[payload_len]\(0),
      I2 => \s[payload_len][9]_i_3_n_0\,
      I3 => already_sent(0),
      I4 => \s[payload_len][0]_i_2_n_0\,
      O => \s[payload_len][0]_i_1_n_0\
    );
\s[payload_len][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => fresh_avail(0),
      I1 => \^packet_done[repeated]\,
      I2 => \a[cipcksum]\,
      I3 => fresh_avail_over_2k,
      I4 => window_left(0),
      I5 => \s[payload_len][10]_i_9_n_0\,
      O => \s[payload_len][0]_i_2_n_0\
    );
\s[payload_len][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \a[payload_limited]\,
      I1 => \a[cipcksum]\,
      I2 => \^q\(3),
      I3 => \s[payload_len][10]_i_4_n_0\,
      O => \s[payload_len][10]_i_1_n_0\
    );
\s[payload_len][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFFFFFEA"
    )
        port map (
      I0 => \s[payload_len][10]_i_5_n_0\,
      I1 => \s_reg[payload_len][10]_1\(9),
      I2 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I3 => \s[payload_len][10]_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \s[payload_len][10]_i_7_n_0\,
      O => \s[payload_len][10]_i_2_n_0\
    );
\s[payload_len][10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][5]\,
      I1 => is_s_payload_len_ge_max_payload,
      I2 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I3 => is_s_payload_len_ge_tc_limit_tcp_payload,
      O => \a[payload_limited]\
    );
\s[payload_len][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8080FF808080"
    )
        port map (
      I0 => \packet_req[send_syn]\,
      I1 => \^q\(0),
      I2 => \s_reg[payload_len][0]_0\,
      I3 => is_s_payload_len_gt_window_left,
      I4 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I5 => window_left_negative,
      O => \s[payload_len][10]_i_4_n_0\
    );
\s[payload_len][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(10),
      I2 => fresh_avail(10),
      I3 => already_sent(10),
      I4 => \a[cipcksum]\,
      I5 => \^packet_done[repeated]\,
      O => \s[payload_len][10]_i_5_n_0\
    );
\s[payload_len][10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \a[cipcksum]\,
      I2 => fresh_avail_over_2k,
      I3 => already_sent_over_2k,
      I4 => \FSM_onehot_s_reg[state_n_0_][5]\,
      O => \s[payload_len][10]_i_6_n_0\
    );
\s[payload_len][10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(6),
      I1 => \^s_reg[payload_len][10]_0\(7),
      I2 => \s[payload_len][6]_i_3_n_0\,
      I3 => \^s_reg[payload_len][10]_0\(5),
      I4 => \^s_reg[payload_len][10]_0\(4),
      I5 => \^s_reg[payload_len][10]_0\(8),
      O => \s[payload_len][10]_i_7_n_0\
    );
\s[payload_len][10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I1 => window_left_negative,
      O => \s[payload_len][10]_i_9_n_0\
    );
\s[payload_len][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \s[payload_len][1]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \s_reg[payload_len]\(1),
      I3 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I4 => \s_reg[payload_len][10]_1\(0),
      O => \s[payload_len][1]_i_1_n_0\
    );
\s[payload_len][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(1),
      I2 => \s[payload_len][6]_i_4_n_0\,
      I3 => fresh_avail(1),
      I4 => already_sent(1),
      I5 => \s[payload_len][9]_i_3_n_0\,
      O => \s[payload_len][1]_i_2_n_0\
    );
\s[payload_len][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAEEAAEEAAE"
    )
        port map (
      I0 => \s[payload_len][2]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^s_reg[payload_len][10]_0\(0),
      I3 => \s_reg[payload_len]\(1),
      I4 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I5 => \s_reg[payload_len][10]_1\(1),
      O => \s[payload_len][2]_i_1_n_0\
    );
\s[payload_len][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(2),
      I2 => \s[payload_len][6]_i_4_n_0\,
      I3 => fresh_avail(2),
      I4 => already_sent(2),
      I5 => \s[payload_len][9]_i_3_n_0\,
      O => \s[payload_len][2]_i_2_n_0\
    );
\s[payload_len][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \s[payload_len][3]_i_2_n_0\,
      I1 => already_sent(3),
      I2 => \s[payload_len][9]_i_3_n_0\,
      I3 => \s[payload_len][3]_i_3_n_0\,
      I4 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I5 => \s_reg[payload_len][10]_1\(2),
      O => \s[payload_len][3]_i_1_n_0\
    );
\s[payload_len][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => fresh_avail(3),
      I1 => \^packet_done[repeated]\,
      I2 => \a[cipcksum]\,
      I3 => fresh_avail_over_2k,
      I4 => window_left(3),
      I5 => \s[payload_len][10]_i_9_n_0\,
      O => \s[payload_len][3]_i_2_n_0\
    );
\s[payload_len][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^s_reg[payload_len][10]_0\(1),
      I2 => \s_reg[payload_len]\(1),
      I3 => \^s_reg[payload_len][10]_0\(0),
      O => \s[payload_len][3]_i_3_n_0\
    );
\s[payload_len][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAEEAAEEAAE"
    )
        port map (
      I0 => \s[payload_len][4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^s_reg[payload_len][10]_0\(2),
      I3 => \s[payload_len][4]_i_3_n_0\,
      I4 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I5 => \s_reg[payload_len][10]_1\(3),
      O => \s[payload_len][4]_i_1_n_0\
    );
\s[payload_len][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(4),
      I2 => \s[payload_len][6]_i_4_n_0\,
      I3 => fresh_avail(4),
      I4 => already_sent(4),
      I5 => \s[payload_len][9]_i_3_n_0\,
      O => \s[payload_len][4]_i_2_n_0\
    );
\s[payload_len][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(1),
      I1 => \^s_reg[payload_len][10]_0\(0),
      I2 => \s_reg[payload_len]\(1),
      O => \s[payload_len][4]_i_3_n_0\
    );
\s[payload_len][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \s[payload_len][5]_i_2_n_0\,
      I1 => \s_reg[payload_len][10]_1\(4),
      I2 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I3 => \s[payload_len][10]_i_6_n_0\,
      I4 => \s[payload_len][5]_i_3_n_0\,
      O => \s[payload_len][5]_i_1_n_0\
    );
\s[payload_len][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(5),
      I2 => fresh_avail(5),
      I3 => already_sent(5),
      I4 => \a[cipcksum]\,
      I5 => \^packet_done[repeated]\,
      O => \s[payload_len][5]_i_2_n_0\
    );
\s[payload_len][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^s_reg[payload_len][10]_0\(3),
      I2 => \s_reg[payload_len]\(1),
      I3 => \^s_reg[payload_len][10]_0\(0),
      I4 => \^s_reg[payload_len][10]_0\(1),
      I5 => \^s_reg[payload_len][10]_0\(2),
      O => \s[payload_len][5]_i_3_n_0\
    );
\s[payload_len][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAEEAAEEAAE"
    )
        port map (
      I0 => \s[payload_len][6]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^s_reg[payload_len][10]_0\(4),
      I3 => \s[payload_len][6]_i_3_n_0\,
      I4 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I5 => \s_reg[payload_len][10]_1\(5),
      O => \s[payload_len][6]_i_1_n_0\
    );
\s[payload_len][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(6),
      I2 => \s[payload_len][6]_i_4_n_0\,
      I3 => fresh_avail(6),
      I4 => already_sent(6),
      I5 => \s[payload_len][9]_i_3_n_0\,
      O => \s[payload_len][6]_i_2_n_0\
    );
\s[payload_len][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_reg[payload_len]\(1),
      I1 => \^s_reg[payload_len][10]_0\(0),
      I2 => \^s_reg[payload_len][10]_0\(1),
      I3 => \^s_reg[payload_len][10]_0\(3),
      I4 => \^s_reg[payload_len][10]_0\(2),
      O => \s[payload_len][6]_i_3_n_0\
    );
\s[payload_len][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \a[cipcksum]\,
      I2 => fresh_avail_over_2k,
      O => \s[payload_len][6]_i_4_n_0\
    );
\s[payload_len][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFFFFFEA"
    )
        port map (
      I0 => \s[payload_len][7]_i_2_n_0\,
      I1 => \s_reg[payload_len][10]_1\(6),
      I2 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I3 => \s[payload_len][10]_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \s[payload_len][7]_i_3_n_0\,
      O => \s[payload_len][7]_i_1_n_0\
    );
\s[payload_len][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \s[payload_len][10]_i_9_n_0\,
      I1 => window_left(7),
      I2 => fresh_avail(7),
      I3 => already_sent(7),
      I4 => \a[cipcksum]\,
      I5 => \^packet_done[repeated]\,
      O => \s[payload_len][7]_i_2_n_0\
    );
\s[payload_len][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(4),
      I1 => \s_reg[payload_len]\(1),
      I2 => \s[payload_len][8]_i_5_n_0\,
      I3 => \^s_reg[payload_len][10]_0\(3),
      I4 => \^s_reg[payload_len][10]_0\(2),
      I5 => \^s_reg[payload_len][10]_0\(5),
      O => \s[payload_len][7]_i_3_n_0\
    );
\s[payload_len][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEFE"
    )
        port map (
      I0 => \s[payload_len][8]_i_2_n_0\,
      I1 => \s[payload_len][10]_i_6_n_0\,
      I2 => \^q\(3),
      I3 => \^s_reg[payload_len][10]_0\(6),
      I4 => \s[payload_len][8]_i_3_n_0\,
      O => \s[payload_len][8]_i_1_n_0\
    );
\s[payload_len][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I1 => \s_reg[payload_len][10]_1\(7),
      I2 => \^packet_done[repeated]\,
      I3 => \a[cipcksum]\,
      I4 => already_sent(8),
      I5 => \s[payload_len][8]_i_4_n_0\,
      O => \s[payload_len][8]_i_2_n_0\
    );
\s[payload_len][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(2),
      I1 => \^s_reg[payload_len][10]_0\(3),
      I2 => \s[payload_len][8]_i_5_n_0\,
      I3 => \s_reg[payload_len]\(1),
      I4 => \^s_reg[payload_len][10]_0\(5),
      I5 => \^s_reg[payload_len][10]_0\(4),
      O => \s[payload_len][8]_i_3_n_0\
    );
\s[payload_len][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => fresh_avail(8),
      I1 => \a[cipcksum]\,
      I2 => \^packet_done[repeated]\,
      I3 => window_left(8),
      I4 => \FSM_onehot_s_reg[state_n_0_][3]\,
      I5 => window_left_negative,
      O => \s[payload_len][8]_i_4_n_0\
    );
\s[payload_len][8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_reg[payload_len][10]_0\(0),
      I1 => \^s_reg[payload_len][10]_0\(1),
      O => \s[payload_len][8]_i_5_n_0\
    );
\s[payload_len][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \s[payload_len][9]_i_2_n_0\,
      I1 => already_sent(9),
      I2 => \s[payload_len][9]_i_3_n_0\,
      I3 => \s[payload_len][9]_i_4_n_0\,
      I4 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I5 => \s_reg[payload_len][10]_1\(8),
      O => \s[payload_len][9]_i_1_n_0\
    );
\s[payload_len][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => fresh_avail(9),
      I1 => \^packet_done[repeated]\,
      I2 => \a[cipcksum]\,
      I3 => fresh_avail_over_2k,
      I4 => window_left(9),
      I5 => \s[payload_len][10]_i_9_n_0\,
      O => \s[payload_len][9]_i_2_n_0\
    );
\s[payload_len][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      I1 => \a[cipcksum]\,
      I2 => already_sent_over_2k,
      O => \s[payload_len][9]_i_3_n_0\
    );
\s[payload_len][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^s_reg[payload_len][10]_0\(7),
      I2 => \^s_reg[payload_len][10]_0\(4),
      I3 => \^s_reg[payload_len][10]_0\(5),
      I4 => \s[payload_len][6]_i_3_n_0\,
      I5 => \^s_reg[payload_len][10]_0\(6),
      O => \s[payload_len][9]_i_4_n_0\
    );
\s[payload_limited]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => is_s_payload_len_ge_tc_limit_tcp_payload,
      I1 => \FSM_onehot_s_reg[state_n_0_][7]\,
      I2 => is_s_payload_len_ge_max_payload,
      I3 => \FSM_onehot_s_reg[state_n_0_][5]\,
      I4 => \^q\(0),
      I5 => \^packet_done[payload_limited]\,
      O => \s[payload_limited]_i_1_n_0\
    );
\s[wcksum][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(10),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][10]_i_1_n_0\
    );
\s[wcksum][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(11),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][11]_i_1_n_0\
    );
\s[wcksum][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(12),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][12]_i_1_n_0\
    );
\s[wcksum][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(13),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][13]_i_1_n_0\
    );
\s[wcksum][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(14),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][14]_i_1_n_0\
    );
\s[wcksum][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(15),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][15]_i_1_n_0\
    );
\s[wcksum][15]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_15\,
      I1 => \^actual_wdata_reg[15]_0\(8),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_10__1_n_0\
    );
\s[wcksum][15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_8\,
      I1 => \^actual_wdata_reg[15]_0\(15),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_3__0_n_0\
    );
\s[wcksum][15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_9\,
      I1 => \^actual_wdata_reg[15]_0\(14),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_4__0_n_0\
    );
\s[wcksum][15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_10\,
      I1 => \^actual_wdata_reg[15]_0\(13),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_5__0_n_0\
    );
\s[wcksum][15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_11\,
      I1 => \^actual_wdata_reg[15]_0\(12),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_6__0_n_0\
    );
\s[wcksum][15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_12\,
      I1 => \^actual_wdata_reg[15]_0\(11),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_7__0_n_0\
    );
\s[wcksum][15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_13\,
      I1 => \^actual_wdata_reg[15]_0\(10),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_8__0_n_0\
    );
\s[wcksum][15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \keep_wcksum_reg[15]_i_2_n_14\,
      I1 => \^actual_wdata_reg[15]_0\(9),
      I2 => dly_accum_cksum,
      O => \s[wcksum][15]_i_9__0_n_0\
    );
\s[wcksum][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(16),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][16]_i_1_n_0\
    );
\s[wcksum][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \a[ctcpcksum]\,
      I1 => \a[cipcksum]\,
      O => \s[wcksum][3]_i_1_n_0\
    );
\s[wcksum][3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_14\,
      I1 => \^actual_wdata_reg[15]_0\(1),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_10_n_0\
    );
\s[wcksum][3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_15\,
      I1 => \^actual_wdata_reg[15]_0\(0),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_11_n_0\
    );
\s[wcksum][3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg[wcksum_n_0_][0]\,
      I1 => R,
      O => \s[wcksum][3]_i_12_n_0\
    );
\s[wcksum][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_8\,
      I1 => \^actual_wdata_reg[15]_0\(7),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_4_n_0\
    );
\s[wcksum][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_9\,
      I1 => \^actual_wdata_reg[15]_0\(6),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_5_n_0\
    );
\s[wcksum][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_10\,
      I1 => \^actual_wdata_reg[15]_0\(5),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_6_n_0\
    );
\s[wcksum][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_11\,
      I1 => \^actual_wdata_reg[15]_0\(4),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_7_n_0\
    );
\s[wcksum][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_12\,
      I1 => \^actual_wdata_reg[15]_0\(3),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_8_n_0\
    );
\s[wcksum][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_reg[wcksum][3]_i_3_n_13\,
      I1 => \^actual_wdata_reg[15]_0\(2),
      I2 => dly_accum_cksum,
      O => \s[wcksum][3]_i_9_n_0\
    );
\s[wcksum][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(4),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][4]_i_1_n_0\
    );
\s[wcksum][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(5),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][5]_i_1_n_0\
    );
\s[wcksum][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(6),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][6]_i_1_n_0\
    );
\s[wcksum][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(7),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][7]_i_1_n_0\
    );
\s[wcksum][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(8),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][8]_i_1_n_0\
    );
\s[wcksum][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \plusOp__0\(9),
      I1 => \a[ctcpcksum]\,
      O => \s[wcksum][9]_i_1_n_0\
    );
\s_reg[accum_cksum]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[accum_cksum]_i_1__1_n_0\,
      Q => \s_reg[accum_cksum]__0\,
      R => '0'
    );
\s_reg[cur_address][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(0),
      Q => \^s_reg[cur_address][16]_0\(0),
      R => '0'
    );
\s_reg[cur_address][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(10),
      Q => \^s_reg[cur_address][16]_0\(10),
      R => '0'
    );
\s_reg[cur_address][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(11),
      Q => \^s_reg[cur_address][16]_0\(11),
      R => '0'
    );
\s_reg[cur_address][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(12),
      Q => \^s_reg[cur_address][16]_0\(12),
      R => '0'
    );
\s_reg[cur_address][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(13),
      Q => \^s_reg[cur_address][16]_0\(13),
      R => '0'
    );
\s_reg[cur_address][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(14),
      Q => \^s_reg[cur_address][16]_0\(14),
      R => '0'
    );
\s_reg[cur_address][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(15),
      Q => \^s_reg[cur_address][16]_0\(15),
      R => '0'
    );
\s_reg[cur_address][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[cur_address][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[cur_address][15]_i_2_n_0\,
      CO(6) => \s_reg[cur_address][15]_i_2_n_1\,
      CO(5) => \s_reg[cur_address][15]_i_2_n_2\,
      CO(4) => \s_reg[cur_address][15]_i_2_n_3\,
      CO(3) => \s_reg[cur_address][15]_i_2_n_4\,
      CO(2) => \s_reg[cur_address][15]_i_2_n_5\,
      CO(1) => \s_reg[cur_address][15]_i_2_n_6\,
      CO(0) => \s_reg[cur_address][15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in61(15 downto 8),
      S(7 downto 0) => \^s_reg[cur_address][16]_0\(15 downto 8)
    );
\s_reg[cur_address][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(16),
      Q => \^s_reg[cur_address][16]_0\(16),
      R => '0'
    );
\s_reg[cur_address][16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[cur_address][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_s_reg[cur_address][16]_i_3_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_s_reg[cur_address][16]_i_3_O_UNCONNECTED\(7 downto 1),
      O(0) => in61(16),
      S(7 downto 1) => B"0000000",
      S(0) => \^s_reg[cur_address][16]_0\(16)
    );
\s_reg[cur_address][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(1),
      Q => \^s_reg[cur_address][16]_0\(1),
      R => '0'
    );
\s_reg[cur_address][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(2),
      Q => \^s_reg[cur_address][16]_0\(2),
      R => '0'
    );
\s_reg[cur_address][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(3),
      Q => \^s_reg[cur_address][16]_0\(3),
      R => '0'
    );
\s_reg[cur_address][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(4),
      Q => \^s_reg[cur_address][16]_0\(4),
      R => '0'
    );
\s_reg[cur_address][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(5),
      Q => \^s_reg[cur_address][16]_0\(5),
      R => '0'
    );
\s_reg[cur_address][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(6),
      Q => \^s_reg[cur_address][16]_0\(6),
      R => '0'
    );
\s_reg[cur_address][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(7),
      Q => \^s_reg[cur_address][16]_0\(7),
      R => '0'
    );
\s_reg[cur_address][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[cur_address][7]_i_2_n_0\,
      CO(6) => \s_reg[cur_address][7]_i_2_n_1\,
      CO(5) => \s_reg[cur_address][7]_i_2_n_2\,
      CO(4) => \s_reg[cur_address][7]_i_2_n_3\,
      CO(3) => \s_reg[cur_address][7]_i_2_n_4\,
      CO(2) => \s_reg[cur_address][7]_i_2_n_5\,
      CO(1) => \s_reg[cur_address][7]_i_2_n_6\,
      CO(0) => \s_reg[cur_address][7]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^s_reg[cur_address][16]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => in61(7 downto 0),
      S(7 downto 2) => \^s_reg[cur_address][16]_0\(7 downto 2),
      S(1) => \s[cur_address][7]_i_3_n_0\,
      S(0) => \^s_reg[cur_address][16]_0\(0)
    );
\s_reg[cur_address][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(8),
      Q => \^s_reg[cur_address][16]_0\(8),
      R => '0'
    );
\s_reg[cur_address][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[cur_address][16]_i_1_n_0\,
      D => \s_reg[cur_address][16]_1\(9),
      Q => \^s_reg[cur_address][16]_0\(9),
      R => '0'
    );
\s_reg[drd]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \a[drd]\,
      Q => \s_reg[drd]__0\,
      R => '0'
    );
\s_reg[drd_address][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][0]_i_1_n_0\,
      Q => \s_reg[drd_address_n_0_][0]\,
      R => '0'
    );
\s_reg[drd_address][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][10]_i_1_n_0\,
      Q => p_0_in(8),
      R => '0'
    );
\s_reg[drd_address][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][11]_i_1_n_0\,
      Q => p_0_in(9),
      R => '0'
    );
\s_reg[drd_address][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][12]_i_1_n_0\,
      Q => p_0_in(10),
      R => '0'
    );
\s_reg[drd_address][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][13]_i_1_n_0\,
      Q => p_0_in(11),
      R => '0'
    );
\s_reg[drd_address][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][14]_i_1_n_0\,
      Q => p_0_in(12),
      R => '0'
    );
\s_reg[drd_address][14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[drd_address][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_s_reg[drd_address][14]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \s_reg[drd_address][14]_i_2_n_2\,
      CO(4) => \s_reg[drd_address][14]_i_2_n_3\,
      CO(3) => \s_reg[drd_address][14]_i_2_n_4\,
      CO(2) => \s_reg[drd_address][14]_i_2_n_5\,
      CO(1) => \s_reg[drd_address][14]_i_2_n_6\,
      CO(0) => \s_reg[drd_address][14]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_s_reg[drd_address][14]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => in63(14 downto 8),
      S(7) => '0',
      S(6 downto 0) => p_0_in(12 downto 6)
    );
\s_reg[drd_address][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][1]_i_1_n_0\,
      Q => \s_reg[drd_address_n_0_][1]\,
      R => '0'
    );
\s_reg[drd_address][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][2]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\s_reg[drd_address][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][3]_i_1_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\s_reg[drd_address][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][4]_i_1_n_0\,
      Q => p_0_in(2),
      R => '0'
    );
\s_reg[drd_address][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][5]_i_1_n_0\,
      Q => p_0_in(3),
      R => '0'
    );
\s_reg[drd_address][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][6]_i_1_n_0\,
      Q => p_0_in(4),
      R => '0'
    );
\s_reg[drd_address][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][7]_i_1_n_0\,
      Q => p_0_in(5),
      R => '0'
    );
\s_reg[drd_address][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[drd_address][7]_i_2_n_0\,
      CO(6) => \s_reg[drd_address][7]_i_2_n_1\,
      CO(5) => \s_reg[drd_address][7]_i_2_n_2\,
      CO(4) => \s_reg[drd_address][7]_i_2_n_3\,
      CO(3) => \s_reg[drd_address][7]_i_2_n_4\,
      CO(2) => \s_reg[drd_address][7]_i_2_n_5\,
      CO(1) => \s_reg[drd_address][7]_i_2_n_6\,
      CO(0) => \s_reg[drd_address][7]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \s_reg[drd_address_n_0_][1]\,
      DI(0) => '0',
      O(7 downto 0) => in63(7 downto 0),
      S(7 downto 2) => p_0_in(5 downto 0),
      S(1) => \s[drd_address][7]_i_3_n_0\,
      S(0) => \s_reg[drd_address_n_0_][0]\
    );
\s_reg[drd_address][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][8]_i_1_n_0\,
      Q => p_0_in(6),
      R => '0'
    );
\s_reg[drd_address][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[drd_address][9]_i_1_n_0\,
      Q => p_0_in(7),
      R => '0'
    );
\s_reg[drd_rdata][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(0),
      Q => \s_reg[drd_rdata]\(0),
      R => '0'
    );
\s_reg[drd_rdata][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(10),
      Q => \s_reg[drd_rdata]\(10),
      R => '0'
    );
\s_reg[drd_rdata][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(11),
      Q => \s_reg[drd_rdata]\(11),
      R => '0'
    );
\s_reg[drd_rdata][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(12),
      Q => \s_reg[drd_rdata]\(12),
      R => '0'
    );
\s_reg[drd_rdata][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(13),
      Q => \s_reg[drd_rdata]\(13),
      R => '0'
    );
\s_reg[drd_rdata][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(14),
      Q => \s_reg[drd_rdata]\(14),
      R => '0'
    );
\s_reg[drd_rdata][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(15),
      Q => \s_reg[drd_rdata]\(15),
      R => '0'
    );
\s_reg[drd_rdata][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(16),
      Q => \s_reg[drd_rdata]\(16),
      R => '0'
    );
\s_reg[drd_rdata][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(17),
      Q => \s_reg[drd_rdata]\(17),
      R => '0'
    );
\s_reg[drd_rdata][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(18),
      Q => \s_reg[drd_rdata]\(18),
      R => '0'
    );
\s_reg[drd_rdata][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(19),
      Q => \s_reg[drd_rdata]\(19),
      R => '0'
    );
\s_reg[drd_rdata][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(1),
      Q => \s_reg[drd_rdata]\(1),
      R => '0'
    );
\s_reg[drd_rdata][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(20),
      Q => \s_reg[drd_rdata]\(20),
      R => '0'
    );
\s_reg[drd_rdata][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(21),
      Q => \s_reg[drd_rdata]\(21),
      R => '0'
    );
\s_reg[drd_rdata][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(22),
      Q => \s_reg[drd_rdata]\(22),
      R => '0'
    );
\s_reg[drd_rdata][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(23),
      Q => \s_reg[drd_rdata]\(23),
      R => '0'
    );
\s_reg[drd_rdata][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(24),
      Q => \s_reg[drd_rdata]\(24),
      R => '0'
    );
\s_reg[drd_rdata][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(25),
      Q => \s_reg[drd_rdata]\(25),
      R => '0'
    );
\s_reg[drd_rdata][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(26),
      Q => \s_reg[drd_rdata]\(26),
      R => '0'
    );
\s_reg[drd_rdata][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(27),
      Q => \s_reg[drd_rdata]\(27),
      R => '0'
    );
\s_reg[drd_rdata][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(28),
      Q => \s_reg[drd_rdata]\(28),
      R => '0'
    );
\s_reg[drd_rdata][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(29),
      Q => \s_reg[drd_rdata]\(29),
      R => '0'
    );
\s_reg[drd_rdata][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(2),
      Q => \s_reg[drd_rdata]\(2),
      R => '0'
    );
\s_reg[drd_rdata][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(30),
      Q => \s_reg[drd_rdata]\(30),
      R => '0'
    );
\s_reg[drd_rdata][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(31),
      Q => \s_reg[drd_rdata]\(31),
      R => '0'
    );
\s_reg[drd_rdata][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(3),
      Q => \s_reg[drd_rdata]\(3),
      R => '0'
    );
\s_reg[drd_rdata][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(4),
      Q => \s_reg[drd_rdata]\(4),
      R => '0'
    );
\s_reg[drd_rdata][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(5),
      Q => \s_reg[drd_rdata]\(5),
      R => '0'
    );
\s_reg[drd_rdata][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(6),
      Q => \s_reg[drd_rdata]\(6),
      R => '0'
    );
\s_reg[drd_rdata][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(7),
      Q => \s_reg[drd_rdata]\(7),
      R => '0'
    );
\s_reg[drd_rdata][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(8),
      Q => \s_reg[drd_rdata]\(8),
      R => '0'
    );
\s_reg[drd_rdata][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s_reg[drd_rdata][31]_0\(9),
      Q => \s_reg[drd_rdata]\(9),
      R => '0'
    );
\s_reg[keepalive]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^q\(0),
      D => \packet_req[send_keepalive]\,
      Q => \^packet_done[keepalive]\,
      R => '0'
    );
\s_reg[packet_count][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(0),
      Q => \s_reg[packet_count]\(0),
      R => '0'
    );
\s_reg[packet_count][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(1),
      Q => \s_reg[packet_count]\(1),
      R => '0'
    );
\s_reg[packet_count][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(2),
      Q => \s_reg[packet_count]\(2),
      R => '0'
    );
\s_reg[packet_count][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(3),
      Q => \s_reg[packet_count]\(3),
      R => '0'
    );
\s_reg[packet_count][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(4),
      Q => \s_reg[packet_count]\(4),
      R => '0'
    );
\s_reg[packet_count][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(5),
      Q => \s_reg[packet_count]\(5),
      R => '0'
    );
\s_reg[packet_count][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(6),
      Q => \s_reg[packet_count]\(6),
      R => '0'
    );
\s_reg[packet_count][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(7),
      Q => \s_reg[packet_count]\(7),
      R => '0'
    );
\s_reg[payload_len][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][0]_i_1_n_0\,
      Q => \s_reg[payload_len]\(0),
      R => '0'
    );
\s_reg[payload_len][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][10]_i_2_n_0\,
      Q => \^s_reg[payload_len][10]_0\(8),
      R => '0'
    );
\s_reg[payload_len][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][1]_i_1_n_0\,
      Q => \s_reg[payload_len]\(1),
      R => '0'
    );
\s_reg[payload_len][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][2]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(0),
      R => '0'
    );
\s_reg[payload_len][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][3]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(1),
      R => '0'
    );
\s_reg[payload_len][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][4]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(2),
      R => '0'
    );
\s_reg[payload_len][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][5]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(3),
      R => '0'
    );
\s_reg[payload_len][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][6]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(4),
      R => '0'
    );
\s_reg[payload_len][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][7]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(5),
      R => '0'
    );
\s_reg[payload_len][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][8]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(6),
      R => '0'
    );
\s_reg[payload_len][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \s[payload_len][10]_i_1_n_0\,
      D => \s[payload_len][9]_i_1_n_0\,
      Q => \^s_reg[payload_len][10]_0\(7),
      R => '0'
    );
\s_reg[payload_limited]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[payload_limited]_i_1_n_0\,
      Q => \^packet_done[payload_limited]\,
      R => '0'
    );
\s_reg[repeat]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \^q\(0),
      D => \packet_req[send_repeat]\,
      Q => \^packet_done[repeated]\,
      R => '0'
    );
\s_reg[wcksum][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \s_reg[wcksum_n_0_][0]\,
      R => \s[wcksum][3]_i_1_n_0\
    );
\s_reg[wcksum][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][10]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][10]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][11]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][11]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][12]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][12]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][13]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][13]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][14]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][14]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][15]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][15]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][3]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][15]_i_2_n_0\,
      CO(6) => \s_reg[wcksum][15]_i_2_n_1\,
      CO(5) => \s_reg[wcksum][15]_i_2_n_2\,
      CO(4) => \s_reg[wcksum][15]_i_2_n_3\,
      CO(3) => \s_reg[wcksum][15]_i_2_n_4\,
      CO(2) => \s_reg[wcksum][15]_i_2_n_5\,
      CO(1) => \s_reg[wcksum][15]_i_2_n_6\,
      CO(0) => \s_reg[wcksum][15]_i_2_n_7\,
      DI(7) => \keep_wcksum_reg[15]_i_2_n_8\,
      DI(6) => \keep_wcksum_reg[15]_i_2_n_9\,
      DI(5) => \keep_wcksum_reg[15]_i_2_n_10\,
      DI(4) => \keep_wcksum_reg[15]_i_2_n_11\,
      DI(3) => \keep_wcksum_reg[15]_i_2_n_12\,
      DI(2) => \keep_wcksum_reg[15]_i_2_n_13\,
      DI(1) => \keep_wcksum_reg[15]_i_2_n_14\,
      DI(0) => \keep_wcksum_reg[15]_i_2_n_15\,
      O(7 downto 0) => \plusOp__0\(15 downto 8),
      S(7) => \s[wcksum][15]_i_3__0_n_0\,
      S(6) => \s[wcksum][15]_i_4__0_n_0\,
      S(5) => \s[wcksum][15]_i_5__0_n_0\,
      S(4) => \s[wcksum][15]_i_6__0_n_0\,
      S(3) => \s[wcksum][15]_i_7__0_n_0\,
      S(2) => \s[wcksum][15]_i_8__0_n_0\,
      S(1) => \s[wcksum][15]_i_9__0_n_0\,
      S(0) => \s[wcksum][15]_i_10__1_n_0\
    );
\s_reg[wcksum][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][16]_i_1_n_0\,
      Q => R,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_reg[wcksum][15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_s_reg[wcksum][16]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_s_reg[wcksum][16]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \plusOp__0\(16),
      S(7 downto 1) => B"0000000",
      S(0) => \s_reg[wcksum][16]_i_3__1_n_7\
    );
\s_reg[wcksum][16]_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \keep_wcksum_reg[15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_s_reg[wcksum][16]_i_3__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \s_reg[wcksum][16]_i_3__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_s_reg[wcksum][16]_i_3__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\s_reg[wcksum][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \s_reg[wcksum_n_0_][1]\,
      R => \s[wcksum][3]_i_1_n_0\
    );
\s_reg[wcksum][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \s_reg[wcksum_n_0_][2]\,
      R => \s[wcksum][3]_i_1_n_0\
    );
\s_reg[wcksum][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \s_reg[wcksum_n_0_][3]\,
      R => \s[wcksum][3]_i_1_n_0\
    );
\s_reg[wcksum][3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][3]_i_2_n_0\,
      CO(6) => \s_reg[wcksum][3]_i_2_n_1\,
      CO(5) => \s_reg[wcksum][3]_i_2_n_2\,
      CO(4) => \s_reg[wcksum][3]_i_2_n_3\,
      CO(3) => \s_reg[wcksum][3]_i_2_n_4\,
      CO(2) => \s_reg[wcksum][3]_i_2_n_5\,
      CO(1) => \s_reg[wcksum][3]_i_2_n_6\,
      CO(0) => \s_reg[wcksum][3]_i_2_n_7\,
      DI(7) => \s_reg[wcksum][3]_i_3_n_8\,
      DI(6) => \s_reg[wcksum][3]_i_3_n_9\,
      DI(5) => \s_reg[wcksum][3]_i_3_n_10\,
      DI(4) => \s_reg[wcksum][3]_i_3_n_11\,
      DI(3) => \s_reg[wcksum][3]_i_3_n_12\,
      DI(2) => \s_reg[wcksum][3]_i_3_n_13\,
      DI(1) => \s_reg[wcksum][3]_i_3_n_14\,
      DI(0) => \s_reg[wcksum][3]_i_3_n_15\,
      O(7 downto 0) => \plusOp__0\(7 downto 0),
      S(7) => \s[wcksum][3]_i_4_n_0\,
      S(6) => \s[wcksum][3]_i_5_n_0\,
      S(5) => \s[wcksum][3]_i_6_n_0\,
      S(4) => \s[wcksum][3]_i_7_n_0\,
      S(3) => \s[wcksum][3]_i_8_n_0\,
      S(2) => \s[wcksum][3]_i_9_n_0\,
      S(1) => \s[wcksum][3]_i_10_n_0\,
      S(0) => \s[wcksum][3]_i_11_n_0\
    );
\s_reg[wcksum][3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_reg[wcksum][3]_i_3_n_0\,
      CO(6) => \s_reg[wcksum][3]_i_3_n_1\,
      CO(5) => \s_reg[wcksum][3]_i_3_n_2\,
      CO(4) => \s_reg[wcksum][3]_i_3_n_3\,
      CO(3) => \s_reg[wcksum][3]_i_3_n_4\,
      CO(2) => \s_reg[wcksum][3]_i_3_n_5\,
      CO(1) => \s_reg[wcksum][3]_i_3_n_6\,
      CO(0) => \s_reg[wcksum][3]_i_3_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \s_reg[wcksum_n_0_][0]\,
      O(7) => \s_reg[wcksum][3]_i_3_n_8\,
      O(6) => \s_reg[wcksum][3]_i_3_n_9\,
      O(5) => \s_reg[wcksum][3]_i_3_n_10\,
      O(4) => \s_reg[wcksum][3]_i_3_n_11\,
      O(3) => \s_reg[wcksum][3]_i_3_n_12\,
      O(2) => \s_reg[wcksum][3]_i_3_n_13\,
      O(1) => \s_reg[wcksum][3]_i_3_n_14\,
      O(0) => \s_reg[wcksum][3]_i_3_n_15\,
      S(7) => \s_reg[wcksum_n_0_][7]\,
      S(6) => \s_reg[wcksum_n_0_][6]\,
      S(5) => \s_reg[wcksum_n_0_][5]\,
      S(4) => \s_reg[wcksum_n_0_][4]\,
      S(3) => \s_reg[wcksum_n_0_][3]\,
      S(2) => \s_reg[wcksum_n_0_][2]\,
      S(1) => \s_reg[wcksum_n_0_][1]\,
      S(0) => \s[wcksum][3]_i_12_n_0\
    );
\s_reg[wcksum][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][4]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][4]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][5]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][5]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][6]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][6]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][7]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][7]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][8]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][8]\,
      R => \a[cipcksum]\
    );
\s_reg[wcksum][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \s[wcksum][9]_i_1_n_0\,
      Q => \s_reg[wcksum_n_0_][9]\,
      R => \a[cipcksum]\
    );
\s_stat[max_sent][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^packet_done[done]\,
      I1 => \info_counts_reg[did_keepalive]\(0),
      I2 => \info_counts_reg[did_keepalive]\(1),
      I3 => \^packet_done[repeated]\,
      O => \^s_stat[max_sent]\
    );
\s_stat[words][10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cur_tcp_prep\,
      I1 => \^q\(4),
      O => cur_tcp_prep_reg_0(0)
    );
\s_stat[words][10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^cur_tcp_prep\,
      O => E(0)
    );
window_left_negative_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => x_window_left_negative,
      Q => window_left_negative,
      R => '0'
    );
\window_left_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[0]\,
      Q => window_left(0),
      R => '0'
    );
\window_left_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[10]\,
      Q => window_left(10),
      R => '0'
    );
\window_left_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[1]\,
      Q => window_left(1),
      R => '0'
    );
\window_left_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[2]\,
      Q => window_left(2),
      R => '0'
    );
\window_left_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[3]\,
      Q => window_left(3),
      R => '0'
    );
\window_left_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[4]\,
      Q => window_left(4),
      R => '0'
    );
\window_left_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[5]\,
      Q => window_left(5),
      R => '0'
    );
\window_left_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[6]\,
      Q => window_left(6),
      R => '0'
    );
\window_left_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[7]\,
      Q => window_left(7),
      R => '0'
    );
\window_left_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[8]\,
      Q => window_left(8),
      R => '0'
    );
\window_left_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \x_window_left_reg_n_0_[9]\,
      Q => window_left(9),
      R => '0'
    );
\x_window_left[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      O => \s_reg[repeat]_2\(0)
    );
\x_window_left[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \astat[cur_off]\(0),
      I1 => \^packet_done[repeated]\,
      O => S(0)
    );
\x_window_left[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^packet_done[repeated]\,
      O => \s_reg[repeat]_1\
    );
\x_window_left_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(0),
      Q => \x_window_left_reg_n_0_[0]\,
      R => '0'
    );
\x_window_left_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(10),
      Q => \x_window_left_reg_n_0_[10]\,
      R => '0'
    );
\x_window_left_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(11),
      Q => \x_window_left_reg_n_0_[11]\,
      R => '0'
    );
\x_window_left_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(12),
      Q => \x_window_left_reg_n_0_[12]\,
      R => '0'
    );
\x_window_left_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(13),
      Q => \x_window_left_reg_n_0_[13]\,
      R => '0'
    );
\x_window_left_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(14),
      Q => \x_window_left_reg_n_0_[14]\,
      R => '0'
    );
\x_window_left_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(15),
      Q => \x_window_left_reg_n_0_[15]\,
      R => '0'
    );
\x_window_left_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(16),
      Q => x_window_left_negative,
      R => '0'
    );
\x_window_left_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(1),
      Q => \x_window_left_reg_n_0_[1]\,
      R => '0'
    );
\x_window_left_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(2),
      Q => \x_window_left_reg_n_0_[2]\,
      R => '0'
    );
\x_window_left_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(3),
      Q => \x_window_left_reg_n_0_[3]\,
      R => '0'
    );
\x_window_left_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(4),
      Q => \x_window_left_reg_n_0_[4]\,
      R => '0'
    );
\x_window_left_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(5),
      Q => \x_window_left_reg_n_0_[5]\,
      R => '0'
    );
\x_window_left_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(6),
      Q => \x_window_left_reg_n_0_[6]\,
      R => '0'
    );
\x_window_left_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(7),
      Q => \x_window_left_reg_n_0_[7]\,
      R => '0'
    );
\x_window_left_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(8),
      Q => \x_window_left_reg_n_0_[8]\,
      R => '0'
    );
\x_window_left_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => D(9),
      Q => \x_window_left_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_test_datagen is
  port (
    lcl_datagen_write : out STD_LOGIC;
    reset_prev : out STD_LOGIC;
    lcl_datagen_commit : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lcl_datagen_offset_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lcl_datagen_word_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xor_state_reg[47]_0\ : out STD_LOGIC;
    \xor_state_reg[44]_0\ : out STD_LOGIC;
    \commit_len_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    chance_ok_reg_0 : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    tcp_reset : in STD_LOGIC;
    tc_do_lcl_datagen : in STD_LOGIC;
    tc_lcl_datagen_len_mask : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tc_lcl_datagen_chance : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_data_free : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    tc_lcl_datagen_mark : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_test_datagen : entity is "fnet_test_datagen";
end top_block_fakernet_top_0_0_fnet_test_datagen;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_test_datagen is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal chance_ok : STD_LOGIC;
  signal chance_ok_i_38_n_0 : STD_LOGIC;
  signal chance_ok_i_39_n_0 : STD_LOGIC;
  signal chance_ok_i_40_n_0 : STD_LOGIC;
  signal chance_ok_i_41_n_0 : STD_LOGIC;
  signal \commit_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \commit_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \commit_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \commit_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \commit_len[4]_i_1_n_0\ : STD_LOGIC;
  signal \commit_len[5]_i_1_n_0\ : STD_LOGIC;
  signal \^commit_len_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \commit_no[7]_i_2_n_0\ : STD_LOGIC;
  signal commit_no_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_avail : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_avail[7]_i_10_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_11_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_6_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_avail[7]_i_9_n_0\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \data_avail_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_avail_reg_n_0_[7]\ : STD_LOGIC;
  signal data_commit : STD_LOGIC;
  signal data_commit0 : STD_LOGIC;
  signal data_commit_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal data_count : STD_LOGIC;
  signal data_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_count_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \data_count_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \data_count_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \data_count_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \data_count_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \data_count_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \data_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal data_offset : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_word[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_word[9]_i_1_n_0\ : STD_LOGIC;
  signal data_write : STD_LOGIC;
  signal data_write0 : STD_LOGIC;
  signal data_write_i_15_n_0 : STD_LOGIC;
  signal data_write_i_16_n_0 : STD_LOGIC;
  signal data_write_i_17_n_0 : STD_LOGIC;
  signal data_write_i_18_n_0 : STD_LOGIC;
  signal data_write_i_19_n_0 : STD_LOGIC;
  signal data_write_i_20_n_0 : STD_LOGIC;
  signal data_write_i_21_n_0 : STD_LOGIC;
  signal data_write_i_22_n_0 : STD_LOGIC;
  signal data_write_i_6_n_0 : STD_LOGIC;
  signal data_write_reg_i_5_n_4 : STD_LOGIC;
  signal data_write_reg_i_5_n_5 : STD_LOGIC;
  signal data_write_reg_i_5_n_6 : STD_LOGIC;
  signal data_write_reg_i_5_n_7 : STD_LOGIC;
  signal lcl_datagen_commit_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lcl_datagen_offset : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lcl_datagen_word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal neqOp0_in : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 52 downto 42 );
  signal p_0_out : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 32 downto 29 );
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal prev_commit_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xor_state3 : STD_LOGIC_VECTOR ( 63 downto 11 );
  signal \xor_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[48]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[49]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[50]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[51]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[52]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[53]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[54]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[55]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[56]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[57]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[58]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[59]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[60]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[61]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[62]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[63]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \xor_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_data_avail_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_data_count_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_data_count_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_data_write_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_data_write_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \commit_no[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \commit_no[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \commit_no[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \commit_no[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \commit_no[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \commit_no[7]_i_1\ : label is "soft_lutpair45";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \data_avail_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_avail_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_count_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_count_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \data_count_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \data_count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \data_pre_len[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_pre_len[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_pre_len[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_pre_len[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_pre_len[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_pre_len[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_pre_offset[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_pre_offset[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_pre_offset[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_pre_offset[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_pre_offset[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_pre_offset[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_pre_offset[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_pre_offset[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_pre_word[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_pre_word[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_pre_word[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_pre_word[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_pre_word[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_pre_word[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_pre_word[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_pre_word[16]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_pre_word[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_pre_word[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_pre_word[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_pre_word[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_pre_word[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_pre_word[21]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_pre_word[22]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_pre_word[23]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_pre_word[24]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_pre_word[25]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_pre_word[26]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_pre_word[27]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_pre_word[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_pre_word[29]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_pre_word[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_pre_word[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_pre_word[31]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_pre_word[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_pre_word[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_pre_word[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_pre_word[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_pre_word[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_pre_word[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_pre_word[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_word[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_word[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_word[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_word[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_word[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_word[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_word[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_word[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_word[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_word[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_word[20]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_word[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_word[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_word[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_word[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_word[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_word[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_word[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_word[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_word[9]_i_1\ : label is "soft_lutpair54";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of data_write_reg_i_5 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of data_write_reg_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reset_count[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \reset_count[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \reset_count[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \reset_count[3]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \xor_state[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \xor_state[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \xor_state[18]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \xor_state[19]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \xor_state[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \xor_state[20]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \xor_state[21]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \xor_state[22]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xor_state[23]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \xor_state[24]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \xor_state[25]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xor_state[26]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xor_state[27]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xor_state[28]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xor_state[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \xor_state[29]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xor_state[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xor_state[30]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \xor_state[30]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \xor_state[31]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \xor_state[31]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \xor_state[32]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \xor_state[32]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \xor_state[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xor_state[44]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xor_state[45]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xor_state[46]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \xor_state[47]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \xor_state[48]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \xor_state[49]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \xor_state[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \xor_state[50]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \xor_state[51]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \xor_state[52]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \xor_state[55]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \xor_state[56]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xor_state[57]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xor_state[58]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xor_state[59]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \xor_state[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \xor_state[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \xor_state[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \xor_state[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \xor_state[9]_i_1\ : label is "soft_lutpair37";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \commit_len_reg[5]_0\(5 downto 0) <= \^commit_len_reg[5]_0\(5 downto 0);
chance_ok_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(22),
      I1 => tc_lcl_datagen_chance(6),
      I2 => tc_lcl_datagen_chance(8),
      I3 => \^q\(24),
      I4 => tc_lcl_datagen_chance(7),
      I5 => \^q\(23),
      O => chance_ok_i_38_n_0
    );
chance_ok_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(25),
      I1 => tc_lcl_datagen_chance(9),
      I2 => tc_lcl_datagen_chance(11),
      I3 => \^q\(27),
      I4 => tc_lcl_datagen_chance(10),
      I5 => \^q\(26),
      O => chance_ok_i_39_n_0
    );
chance_ok_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(28),
      I1 => tc_lcl_datagen_chance(12),
      I2 => tc_lcl_datagen_chance(14),
      I3 => \^q\(30),
      I4 => tc_lcl_datagen_chance(13),
      I5 => \^q\(29),
      O => \xor_state_reg[44]_0\
    );
chance_ok_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(16),
      I1 => tc_lcl_datagen_chance(0),
      I2 => tc_lcl_datagen_chance(2),
      I3 => \^q\(18),
      I4 => tc_lcl_datagen_chance(1),
      I5 => \^q\(17),
      O => chance_ok_i_40_n_0
    );
chance_ok_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(19),
      I1 => tc_lcl_datagen_chance(3),
      I2 => tc_lcl_datagen_chance(5),
      I3 => \^q\(21),
      I4 => tc_lcl_datagen_chance(4),
      I5 => \^q\(20),
      O => chance_ok_i_41_n_0
    );
chance_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => tc_lcl_datagen_chance(15),
      I2 => chance_ok_i_38_n_0,
      I3 => chance_ok_i_39_n_0,
      I4 => chance_ok_i_40_n_0,
      I5 => chance_ok_i_41_n_0,
      O => \xor_state_reg[47]_0\
    );
chance_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => chance_ok_reg_0,
      Q => chance_ok,
      R => '0'
    );
\commit_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[0]\,
      I1 => tc_lcl_datagen_len_mask(0),
      O => \commit_len[0]_i_1_n_0\
    );
\commit_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[1]\,
      I1 => tc_lcl_datagen_len_mask(1),
      O => \commit_len[1]_i_1_n_0\
    );
\commit_len[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[2]\,
      I1 => tc_lcl_datagen_len_mask(2),
      O => \commit_len[2]_i_1_n_0\
    );
\commit_len[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[3]\,
      I1 => tc_lcl_datagen_len_mask(3),
      O => \commit_len[3]_i_1_n_0\
    );
\commit_len[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[4]\,
      I1 => tc_lcl_datagen_len_mask(4),
      O => \commit_len[4]_i_1_n_0\
    );
\commit_len[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_state_reg_n_0_[5]\,
      I1 => tc_lcl_datagen_len_mask(5),
      O => \commit_len[5]_i_1_n_0\
    );
\commit_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[0]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(0),
      R => '0'
    );
\commit_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[1]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(1),
      R => '0'
    );
\commit_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[2]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(2),
      R => '0'
    );
\commit_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[3]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(3),
      R => '0'
    );
\commit_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[4]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(4),
      R => '0'
    );
\commit_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \commit_len[5]_i_1_n_0\,
      Q => \^commit_len_reg[5]_0\(5),
      R => '0'
    );
\commit_no[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => commit_no_reg(0),
      O => \plusOp__1\(0)
    );
\commit_no[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => commit_no_reg(0),
      I1 => commit_no_reg(1),
      O => \plusOp__1\(1)
    );
\commit_no[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => commit_no_reg(0),
      I1 => commit_no_reg(1),
      I2 => commit_no_reg(2),
      O => \plusOp__1\(2)
    );
\commit_no[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => commit_no_reg(1),
      I1 => commit_no_reg(0),
      I2 => commit_no_reg(2),
      I3 => commit_no_reg(3),
      O => \plusOp__1\(3)
    );
\commit_no[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => commit_no_reg(2),
      I1 => commit_no_reg(0),
      I2 => commit_no_reg(1),
      I3 => commit_no_reg(3),
      I4 => commit_no_reg(4),
      O => \plusOp__1\(4)
    );
\commit_no[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => commit_no_reg(3),
      I1 => commit_no_reg(1),
      I2 => commit_no_reg(0),
      I3 => commit_no_reg(2),
      I4 => commit_no_reg(4),
      I5 => commit_no_reg(5),
      O => \plusOp__1\(5)
    );
\commit_no[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \commit_no[7]_i_2_n_0\,
      I1 => commit_no_reg(6),
      O => \plusOp__1\(6)
    );
\commit_no[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \commit_no[7]_i_2_n_0\,
      I1 => commit_no_reg(6),
      I2 => commit_no_reg(7),
      O => \plusOp__1\(7)
    );
\commit_no[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => commit_no_reg(5),
      I1 => commit_no_reg(3),
      I2 => commit_no_reg(1),
      I3 => commit_no_reg(0),
      I4 => commit_no_reg(2),
      I5 => commit_no_reg(4),
      O => \commit_no[7]_i_2_n_0\
    );
\commit_no_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(0),
      Q => commit_no_reg(0),
      R => tcp_reset
    );
\commit_no_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(1),
      Q => commit_no_reg(1),
      R => tcp_reset
    );
\commit_no_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(2),
      Q => commit_no_reg(2),
      R => tcp_reset
    );
\commit_no_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(3),
      Q => commit_no_reg(3),
      R => tcp_reset
    );
\commit_no_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(4),
      Q => commit_no_reg(4),
      R => tcp_reset
    );
\commit_no_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(5),
      Q => commit_no_reg(5),
      R => tcp_reset
    );
\commit_no_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(6),
      Q => commit_no_reg(6),
      R => tcp_reset
    );
\commit_no_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \plusOp__1\(7),
      Q => commit_no_reg(7),
      R => tcp_reset
    );
\data_avail[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_commit0,
      I1 => data_write0,
      O => \data_avail[7]_i_1_n_0\
    );
\data_avail[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(1),
      I1 => data_commit0,
      I2 => \data_avail_reg_n_0_[1]\,
      O => \data_avail[7]_i_10_n_0\
    );
\data_avail[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => data_commit0,
      I1 => \^commit_len_reg[5]_0\(0),
      O => \data_avail[7]_i_11_n_0\
    );
\data_avail[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_avail_reg_n_0_[6]\,
      O => \data_avail[7]_i_3_n_0\
    );
\data_avail[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_avail_reg_n_0_[6]\,
      I1 => \data_avail_reg_n_0_[7]\,
      O => \data_avail[7]_i_4_n_0\
    );
\data_avail[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_avail_reg_n_0_[6]\,
      I1 => data_commit0,
      O => \data_avail[7]_i_5_n_0\
    );
\data_avail[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(5),
      I1 => data_commit0,
      I2 => \data_avail_reg_n_0_[5]\,
      O => \data_avail[7]_i_6_n_0\
    );
\data_avail[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(4),
      I1 => data_commit0,
      I2 => \data_avail_reg_n_0_[4]\,
      O => \data_avail[7]_i_7_n_0\
    );
\data_avail[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(3),
      I1 => data_commit0,
      I2 => \data_avail_reg_n_0_[3]\,
      O => \data_avail[7]_i_8_n_0\
    );
\data_avail[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(2),
      I1 => data_commit0,
      I2 => \data_avail_reg_n_0_[2]\,
      O => \data_avail[7]_i_9_n_0\
    );
\data_avail_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(0),
      Q => \data_avail_reg_n_0_[0]\,
      R => tcp_reset
    );
\data_avail_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(1),
      Q => \data_avail_reg_n_0_[1]\,
      R => tcp_reset
    );
\data_avail_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(2),
      Q => \data_avail_reg_n_0_[2]\,
      R => tcp_reset
    );
\data_avail_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(3),
      Q => \data_avail_reg_n_0_[3]\,
      R => tcp_reset
    );
\data_avail_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(4),
      Q => \data_avail_reg_n_0_[4]\,
      R => tcp_reset
    );
\data_avail_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(5),
      Q => \data_avail_reg_n_0_[5]\,
      R => tcp_reset
    );
\data_avail_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(6),
      Q => \data_avail_reg_n_0_[6]\,
      R => tcp_reset
    );
\data_avail_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \data_avail[7]_i_1_n_0\,
      D => data_avail(7),
      Q => \data_avail_reg_n_0_[7]\,
      R => tcp_reset
    );
\data_avail_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_avail_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \NLW_data_avail_reg[7]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \data_avail_reg[7]_i_2_n_1\,
      CO(5) => \data_avail_reg[7]_i_2_n_2\,
      CO(4) => \data_avail_reg[7]_i_2_n_3\,
      CO(3) => \data_avail_reg[7]_i_2_n_4\,
      CO(2) => \data_avail_reg[7]_i_2_n_5\,
      CO(1) => \data_avail_reg[7]_i_2_n_6\,
      CO(0) => \data_avail_reg[7]_i_2_n_7\,
      DI(7) => '0',
      DI(6) => \data_avail[7]_i_3_n_0\,
      DI(5) => \data_avail_reg_n_0_[5]\,
      DI(4) => \data_avail_reg_n_0_[4]\,
      DI(3) => \data_avail_reg_n_0_[3]\,
      DI(2) => \data_avail_reg_n_0_[2]\,
      DI(1) => \data_avail_reg_n_0_[1]\,
      DI(0) => data_commit0,
      O(7 downto 0) => data_avail(7 downto 0),
      S(7) => \data_avail[7]_i_4_n_0\,
      S(6) => \data_avail[7]_i_5_n_0\,
      S(5) => \data_avail[7]_i_6_n_0\,
      S(4) => \data_avail[7]_i_7_n_0\,
      S(3) => \data_avail[7]_i_8_n_0\,
      S(2) => \data_avail[7]_i_9_n_0\,
      S(1) => \data_avail[7]_i_10_n_0\,
      S(0) => \data_avail[7]_i_11_n_0\
    );
\data_commit_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(0),
      Q => data_commit_len(0),
      R => '0'
    );
\data_commit_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(1),
      Q => data_commit_len(1),
      R => '0'
    );
\data_commit_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(2),
      Q => data_commit_len(2),
      R => '0'
    );
\data_commit_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(3),
      Q => data_commit_len(3),
      R => '0'
    );
\data_commit_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(4),
      Q => data_commit_len(4),
      R => '0'
    );
\data_commit_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(5),
      Q => data_commit_len(5),
      R => '0'
    );
data_commit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_commit0,
      Q => data_commit,
      R => '0'
    );
\data_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_reg(0),
      O => p_0_out(16)
    );
\data_count[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_write0,
      I1 => data_commit0,
      O => data_count
    );
\data_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => p_0_out(16),
      Q => data_count_reg(0),
      R => tcp_reset
    );
\data_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(10),
      Q => data_count_reg(10),
      R => tcp_reset
    );
\data_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(11),
      Q => data_count_reg(11),
      R => tcp_reset
    );
\data_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(12),
      Q => data_count_reg(12),
      R => tcp_reset
    );
\data_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(13),
      Q => data_count_reg(13),
      R => tcp_reset
    );
\data_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(14),
      Q => data_count_reg(14),
      R => tcp_reset
    );
\data_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(15),
      Q => data_count_reg(15),
      R => tcp_reset
    );
\data_count_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \data_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_data_count_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \data_count_reg[15]_i_2_n_2\,
      CO(4) => \data_count_reg[15]_i_2_n_3\,
      CO(3) => \data_count_reg[15]_i_2_n_4\,
      CO(2) => \data_count_reg[15]_i_2_n_5\,
      CO(1) => \data_count_reg[15]_i_2_n_6\,
      CO(0) => \data_count_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_data_count_reg[15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => plusOp(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => data_count_reg(15 downto 9)
    );
\data_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(1),
      Q => data_count_reg(1),
      R => tcp_reset
    );
\data_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(2),
      Q => data_count_reg(2),
      R => tcp_reset
    );
\data_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(3),
      Q => data_count_reg(3),
      R => tcp_reset
    );
\data_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(4),
      Q => data_count_reg(4),
      R => tcp_reset
    );
\data_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(5),
      Q => data_count_reg(5),
      R => tcp_reset
    );
\data_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(6),
      Q => data_count_reg(6),
      R => tcp_reset
    );
\data_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(7),
      Q => data_count_reg(7),
      R => tcp_reset
    );
\data_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(8),
      Q => data_count_reg(8),
      R => tcp_reset
    );
\data_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => data_count_reg(0),
      CI_TOP => '0',
      CO(7) => \data_count_reg[8]_i_1_n_0\,
      CO(6) => \data_count_reg[8]_i_1_n_1\,
      CO(5) => \data_count_reg[8]_i_1_n_2\,
      CO(4) => \data_count_reg[8]_i_1_n_3\,
      CO(3) => \data_count_reg[8]_i_1_n_4\,
      CO(2) => \data_count_reg[8]_i_1_n_5\,
      CO(1) => \data_count_reg[8]_i_1_n_6\,
      CO(0) => \data_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 0) => data_count_reg(8 downto 1)
    );
\data_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => data_count,
      D => plusOp(9),
      Q => data_count_reg(9),
      R => tcp_reset
    );
\data_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[0]\,
      Q => data_offset(0),
      R => data_commit0
    );
\data_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[1]\,
      Q => data_offset(1),
      R => data_commit0
    );
\data_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[2]\,
      Q => data_offset(2),
      R => data_commit0
    );
\data_offset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[3]\,
      Q => data_offset(3),
      R => data_commit0
    );
\data_offset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[4]\,
      Q => data_offset(4),
      R => data_commit0
    );
\data_offset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[5]\,
      Q => data_offset(5),
      R => data_commit0
    );
\data_offset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[6]\,
      Q => data_offset(6),
      R => data_commit0
    );
\data_offset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_avail_reg_n_0_[7]\,
      Q => data_offset(7),
      R => data_commit0
    );
\data_pre_len[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => lcl_datagen_commit_len(0),
      I1 => tc_do_lcl_datagen,
      O => D(0)
    );
\data_pre_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_commit_len(1),
      I1 => tc_do_lcl_datagen,
      O => D(1)
    );
\data_pre_len[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_commit_len(2),
      I1 => tc_do_lcl_datagen,
      O => D(2)
    );
\data_pre_len[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_commit_len(3),
      I1 => tc_do_lcl_datagen,
      O => D(3)
    );
\data_pre_len[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_commit_len(4),
      I1 => tc_do_lcl_datagen,
      O => D(4)
    );
\data_pre_len[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_commit_len(5),
      I1 => tc_do_lcl_datagen,
      O => D(5)
    );
\data_pre_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(0),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(0)
    );
\data_pre_offset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(1),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(1)
    );
\data_pre_offset[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(2),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(2)
    );
\data_pre_offset[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(3),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(3)
    );
\data_pre_offset[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(4),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(4)
    );
\data_pre_offset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(5),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(5)
    );
\data_pre_offset[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(6),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(6)
    );
\data_pre_offset[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_offset(7),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_offset_reg[7]_0\(7)
    );
\data_pre_word[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(0),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(0)
    );
\data_pre_word[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(10),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(10)
    );
\data_pre_word[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(11),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(11)
    );
\data_pre_word[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(12),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(12)
    );
\data_pre_word[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(13),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(13)
    );
\data_pre_word[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(14),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(14)
    );
\data_pre_word[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(15),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(15)
    );
\data_pre_word[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(16),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(16)
    );
\data_pre_word[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(17),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(17)
    );
\data_pre_word[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(18),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(18)
    );
\data_pre_word[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(19),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(19)
    );
\data_pre_word[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(1),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(1)
    );
\data_pre_word[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(20),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(20)
    );
\data_pre_word[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(21),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(21)
    );
\data_pre_word[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(22),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(22)
    );
\data_pre_word[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(23),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(23)
    );
\data_pre_word[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(24),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(24)
    );
\data_pre_word[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(25),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(25)
    );
\data_pre_word[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(26),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(26)
    );
\data_pre_word[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(27),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(27)
    );
\data_pre_word[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(28),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(28)
    );
\data_pre_word[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(29),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(29)
    );
\data_pre_word[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(2),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(2)
    );
\data_pre_word[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(30),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(30)
    );
\data_pre_word[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(31),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(31)
    );
\data_pre_word[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(3),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(3)
    );
\data_pre_word[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(4),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(4)
    );
\data_pre_word[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(5),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(5)
    );
\data_pre_word[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(6),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(6)
    );
\data_pre_word[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(7),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(7)
    );
\data_pre_word[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(8),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(8)
    );
\data_pre_word[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lcl_datagen_word(9),
      I1 => tc_do_lcl_datagen,
      O => \lcl_datagen_word_reg[31]_0\(9)
    );
\data_word[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(0),
      I1 => data_commit0,
      I2 => data_count_reg(0),
      O => \data_word[0]_i_1_n_0\
    );
\data_word[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(2),
      I1 => data_commit0,
      I2 => data_count_reg(10),
      O => \data_word[10]_i_1_n_0\
    );
\data_word[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(3),
      I1 => data_commit0,
      I2 => data_count_reg(11),
      O => \data_word[11]_i_1_n_0\
    );
\data_word[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(4),
      I1 => data_commit0,
      I2 => data_count_reg(12),
      O => \data_word[12]_i_1_n_0\
    );
\data_word[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(5),
      I1 => data_commit0,
      I2 => data_count_reg(13),
      O => \data_word[13]_i_1_n_0\
    );
\data_word[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(0),
      I1 => data_commit0,
      I2 => data_count_reg(0),
      O => \data_word[16]_i_1_n_0\
    );
\data_word[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(1),
      I1 => data_commit0,
      I2 => data_count_reg(1),
      O => \data_word[17]_i_1_n_0\
    );
\data_word[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(2),
      I1 => data_commit0,
      I2 => data_count_reg(2),
      O => \data_word[18]_i_1_n_0\
    );
\data_word[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(3),
      I1 => data_commit0,
      I2 => data_count_reg(3),
      O => \data_word[19]_i_1_n_0\
    );
\data_word[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(1),
      I1 => data_commit0,
      I2 => data_count_reg(1),
      O => \data_word[1]_i_1_n_0\
    );
\data_word[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(4),
      I1 => data_commit0,
      I2 => data_count_reg(4),
      O => \data_word[20]_i_1_n_0\
    );
\data_word[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(5),
      I1 => data_commit0,
      I2 => data_count_reg(5),
      O => \data_word[21]_i_1_n_0\
    );
\data_word[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_reg(6),
      O => \data_word[22]_i_1_n_0\
    );
\data_word[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_count_reg(7),
      O => \data_word[23]_i_1_n_0\
    );
\data_word[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(2),
      I1 => data_commit0,
      I2 => data_count_reg(2),
      O => \data_word[2]_i_1_n_0\
    );
\data_word[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(3),
      I1 => data_commit0,
      I2 => data_count_reg(3),
      O => \data_word[3]_i_1_n_0\
    );
\data_word[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(4),
      I1 => data_commit0,
      I2 => data_count_reg(4),
      O => \data_word[4]_i_1_n_0\
    );
\data_word[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(5),
      I1 => data_commit0,
      I2 => data_count_reg(5),
      O => \data_word[5]_i_1_n_0\
    );
\data_word[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(6),
      I1 => data_commit0,
      I2 => data_count_reg(6),
      O => \data_word[6]_i_1_n_0\
    );
\data_word[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => commit_no_reg(7),
      I1 => data_commit0,
      I2 => data_count_reg(7),
      O => \data_word[7]_i_1_n_0\
    );
\data_word[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(0),
      I1 => data_commit0,
      I2 => data_count_reg(8),
      O => \data_word[8]_i_1_n_0\
    );
\data_word[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prev_commit_len(1),
      I1 => data_commit0,
      I2 => data_count_reg(9),
      O => \data_word[9]_i_1_n_0\
    );
\data_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[0]_i_1_n_0\,
      Q => data_word(0),
      R => '0'
    );
\data_word_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[10]_i_1_n_0\,
      Q => data_word(10),
      R => '0'
    );
\data_word_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[11]_i_1_n_0\,
      Q => data_word(11),
      R => '0'
    );
\data_word_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[12]_i_1_n_0\,
      Q => data_word(12),
      R => '0'
    );
\data_word_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[13]_i_1_n_0\,
      Q => data_word(13),
      R => '0'
    );
\data_word_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_count_reg(14),
      Q => data_word(14),
      R => data_commit0
    );
\data_word_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_count_reg(15),
      Q => data_word(15),
      R => data_commit0
    );
\data_word_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[16]_i_1_n_0\,
      Q => data_word(16),
      R => '0'
    );
\data_word_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[17]_i_1_n_0\,
      Q => data_word(17),
      R => '0'
    );
\data_word_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[18]_i_1_n_0\,
      Q => data_word(18),
      R => '0'
    );
\data_word_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[19]_i_1_n_0\,
      Q => data_word(19),
      R => '0'
    );
\data_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[1]_i_1_n_0\,
      Q => data_word(1),
      R => '0'
    );
\data_word_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[20]_i_1_n_0\,
      Q => data_word(20),
      R => '0'
    );
\data_word_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[21]_i_1_n_0\,
      Q => data_word(21),
      R => '0'
    );
\data_word_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[22]_i_1_n_0\,
      Q => data_word(22),
      R => data_commit0
    );
\data_word_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[23]_i_1_n_0\,
      Q => data_word(23),
      R => data_commit0
    );
\data_word_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reset_count_reg(0),
      Q => data_word(24),
      S => data_commit0
    );
\data_word_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reset_count_reg(1),
      Q => data_word(25),
      R => data_commit0
    );
\data_word_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reset_count_reg(2),
      Q => data_word(26),
      S => data_commit0
    );
\data_word_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reset_count_reg(3),
      Q => data_word(27),
      R => data_commit0
    );
\data_word_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => tc_lcl_datagen_mark(0),
      Q => data_word(28),
      R => data_commit0
    );
\data_word_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => tc_lcl_datagen_mark(1),
      Q => data_word(29),
      S => data_commit0
    );
\data_word_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[2]_i_1_n_0\,
      Q => data_word(2),
      R => '0'
    );
\data_word_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => tc_lcl_datagen_mark(2),
      Q => data_word(30),
      R => data_commit0
    );
\data_word_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => tc_lcl_datagen_mark(3),
      Q => data_word(31),
      S => data_commit0
    );
\data_word_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[3]_i_1_n_0\,
      Q => data_word(3),
      R => '0'
    );
\data_word_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[4]_i_1_n_0\,
      Q => data_word(4),
      R => '0'
    );
\data_word_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[5]_i_1_n_0\,
      Q => data_word(5),
      R => '0'
    );
\data_word_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[6]_i_1_n_0\,
      Q => data_word(6),
      R => '0'
    );
\data_word_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[7]_i_1_n_0\,
      Q => data_word(7),
      R => '0'
    );
\data_word_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[8]_i_1_n_0\,
      Q => data_word(8),
      R => '0'
    );
\data_word_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \data_word[9]_i_1_n_0\,
      Q => data_word(9),
      R => '0'
    );
data_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => user_data_free,
      I1 => CO(0),
      I2 => neqOp0_in,
      I3 => data_write_reg_i_5_n_4,
      I4 => chance_ok,
      O => data_commit0
    );
data_write_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_avail_reg_n_0_[6]\,
      I1 => \data_avail_reg_n_0_[7]\,
      O => data_write_i_15_n_0
    );
data_write_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_avail_reg_n_0_[4]\,
      I1 => \^commit_len_reg[5]_0\(4),
      I2 => \^commit_len_reg[5]_0\(5),
      I3 => \data_avail_reg_n_0_[5]\,
      O => data_write_i_16_n_0
    );
data_write_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_avail_reg_n_0_[2]\,
      I1 => \^commit_len_reg[5]_0\(2),
      I2 => \^commit_len_reg[5]_0\(3),
      I3 => \data_avail_reg_n_0_[3]\,
      O => data_write_i_17_n_0
    );
data_write_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_avail_reg_n_0_[0]\,
      I1 => \^commit_len_reg[5]_0\(0),
      I2 => \^commit_len_reg[5]_0\(1),
      I3 => \data_avail_reg_n_0_[1]\,
      O => data_write_i_18_n_0
    );
data_write_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_avail_reg_n_0_[6]\,
      I1 => \data_avail_reg_n_0_[7]\,
      O => data_write_i_19_n_0
    );
data_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => user_data_free,
      I1 => data_write_i_6_n_0,
      I2 => \data_avail_reg_n_0_[7]\,
      I3 => \data_avail_reg_n_0_[6]\,
      I4 => \data_avail_reg_n_0_[4]\,
      I5 => \data_avail_reg_n_0_[5]\,
      O => data_write0
    );
data_write_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_avail_reg_n_0_[4]\,
      I1 => \^commit_len_reg[5]_0\(4),
      I2 => \data_avail_reg_n_0_[5]\,
      I3 => \^commit_len_reg[5]_0\(5),
      O => data_write_i_20_n_0
    );
data_write_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_avail_reg_n_0_[2]\,
      I1 => \^commit_len_reg[5]_0\(2),
      I2 => \data_avail_reg_n_0_[3]\,
      I3 => \^commit_len_reg[5]_0\(3),
      O => data_write_i_21_n_0
    );
data_write_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_avail_reg_n_0_[0]\,
      I1 => \^commit_len_reg[5]_0\(0),
      I2 => \data_avail_reg_n_0_[1]\,
      I3 => \^commit_len_reg[5]_0\(1),
      O => data_write_i_22_n_0
    );
data_write_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^commit_len_reg[5]_0\(5),
      I1 => \^commit_len_reg[5]_0\(4),
      I2 => \^commit_len_reg[5]_0\(1),
      I3 => \^commit_len_reg[5]_0\(0),
      I4 => \^commit_len_reg[5]_0\(3),
      I5 => \^commit_len_reg[5]_0\(2),
      O => neqOp0_in
    );
data_write_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \data_avail_reg_n_0_[2]\,
      I1 => \data_avail_reg_n_0_[3]\,
      I2 => \data_avail_reg_n_0_[0]\,
      I3 => \data_avail_reg_n_0_[1]\,
      O => data_write_i_6_n_0
    );
data_write_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => data_write0,
      Q => data_write,
      S => data_commit0
    );
data_write_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_data_write_reg_i_5_CO_UNCONNECTED(7 downto 4),
      CO(3) => data_write_reg_i_5_n_4,
      CO(2) => data_write_reg_i_5_n_5,
      CO(1) => data_write_reg_i_5_n_6,
      CO(0) => data_write_reg_i_5_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => data_write_i_15_n_0,
      DI(2) => data_write_i_16_n_0,
      DI(1) => data_write_i_17_n_0,
      DI(0) => data_write_i_18_n_0,
      O(7 downto 0) => NLW_data_write_reg_i_5_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => data_write_i_19_n_0,
      S(2) => data_write_i_20_n_0,
      S(1) => data_write_i_21_n_0,
      S(0) => data_write_i_22_n_0
    );
\lcl_datagen_commit_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(0),
      Q => lcl_datagen_commit_len(0),
      R => '0'
    );
\lcl_datagen_commit_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(1),
      Q => lcl_datagen_commit_len(1),
      R => '0'
    );
\lcl_datagen_commit_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(2),
      Q => lcl_datagen_commit_len(2),
      R => '0'
    );
\lcl_datagen_commit_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(3),
      Q => lcl_datagen_commit_len(3),
      R => '0'
    );
\lcl_datagen_commit_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(4),
      Q => lcl_datagen_commit_len(4),
      R => '0'
    );
\lcl_datagen_commit_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit_len(5),
      Q => lcl_datagen_commit_len(5),
      R => '0'
    );
lcl_datagen_commit_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_commit,
      Q => lcl_datagen_commit,
      R => '0'
    );
\lcl_datagen_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(0),
      Q => lcl_datagen_offset(0),
      R => '0'
    );
\lcl_datagen_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(1),
      Q => lcl_datagen_offset(1),
      R => '0'
    );
\lcl_datagen_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(2),
      Q => lcl_datagen_offset(2),
      R => '0'
    );
\lcl_datagen_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(3),
      Q => lcl_datagen_offset(3),
      R => '0'
    );
\lcl_datagen_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(4),
      Q => lcl_datagen_offset(4),
      R => '0'
    );
\lcl_datagen_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(5),
      Q => lcl_datagen_offset(5),
      R => '0'
    );
\lcl_datagen_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(6),
      Q => lcl_datagen_offset(6),
      R => '0'
    );
\lcl_datagen_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_offset(7),
      Q => lcl_datagen_offset(7),
      R => '0'
    );
\lcl_datagen_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(0),
      Q => lcl_datagen_word(0),
      R => '0'
    );
\lcl_datagen_word_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(10),
      Q => lcl_datagen_word(10),
      R => '0'
    );
\lcl_datagen_word_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(11),
      Q => lcl_datagen_word(11),
      R => '0'
    );
\lcl_datagen_word_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(12),
      Q => lcl_datagen_word(12),
      R => '0'
    );
\lcl_datagen_word_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(13),
      Q => lcl_datagen_word(13),
      R => '0'
    );
\lcl_datagen_word_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(14),
      Q => lcl_datagen_word(14),
      R => '0'
    );
\lcl_datagen_word_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(15),
      Q => lcl_datagen_word(15),
      R => '0'
    );
\lcl_datagen_word_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(16),
      Q => lcl_datagen_word(16),
      R => '0'
    );
\lcl_datagen_word_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(17),
      Q => lcl_datagen_word(17),
      R => '0'
    );
\lcl_datagen_word_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(18),
      Q => lcl_datagen_word(18),
      R => '0'
    );
\lcl_datagen_word_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(19),
      Q => lcl_datagen_word(19),
      R => '0'
    );
\lcl_datagen_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(1),
      Q => lcl_datagen_word(1),
      R => '0'
    );
\lcl_datagen_word_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(20),
      Q => lcl_datagen_word(20),
      R => '0'
    );
\lcl_datagen_word_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(21),
      Q => lcl_datagen_word(21),
      R => '0'
    );
\lcl_datagen_word_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(22),
      Q => lcl_datagen_word(22),
      R => '0'
    );
\lcl_datagen_word_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(23),
      Q => lcl_datagen_word(23),
      R => '0'
    );
\lcl_datagen_word_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(24),
      Q => lcl_datagen_word(24),
      R => '0'
    );
\lcl_datagen_word_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(25),
      Q => lcl_datagen_word(25),
      R => '0'
    );
\lcl_datagen_word_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(26),
      Q => lcl_datagen_word(26),
      R => '0'
    );
\lcl_datagen_word_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(27),
      Q => lcl_datagen_word(27),
      R => '0'
    );
\lcl_datagen_word_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(28),
      Q => lcl_datagen_word(28),
      R => '0'
    );
\lcl_datagen_word_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(29),
      Q => lcl_datagen_word(29),
      R => '0'
    );
\lcl_datagen_word_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(2),
      Q => lcl_datagen_word(2),
      R => '0'
    );
\lcl_datagen_word_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(30),
      Q => lcl_datagen_word(30),
      R => '0'
    );
\lcl_datagen_word_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(31),
      Q => lcl_datagen_word(31),
      R => '0'
    );
\lcl_datagen_word_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(3),
      Q => lcl_datagen_word(3),
      R => '0'
    );
\lcl_datagen_word_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(4),
      Q => lcl_datagen_word(4),
      R => '0'
    );
\lcl_datagen_word_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(5),
      Q => lcl_datagen_word(5),
      R => '0'
    );
\lcl_datagen_word_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(6),
      Q => lcl_datagen_word(6),
      R => '0'
    );
\lcl_datagen_word_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(7),
      Q => lcl_datagen_word(7),
      R => '0'
    );
\lcl_datagen_word_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(8),
      Q => lcl_datagen_word(8),
      R => '0'
    );
\lcl_datagen_word_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_word(9),
      Q => lcl_datagen_word(9),
      R => '0'
    );
lcl_datagen_write_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => data_write,
      Q => lcl_datagen_write,
      R => '0'
    );
\prev_commit_len_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(0),
      Q => prev_commit_len(0),
      S => tcp_reset
    );
\prev_commit_len_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(1),
      Q => prev_commit_len(1),
      S => tcp_reset
    );
\prev_commit_len_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(2),
      Q => prev_commit_len(2),
      S => tcp_reset
    );
\prev_commit_len_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(3),
      Q => prev_commit_len(3),
      S => tcp_reset
    );
\prev_commit_len_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(4),
      Q => prev_commit_len(4),
      S => tcp_reset
    );
\prev_commit_len_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_in,
      CE => data_commit0,
      D => \^commit_len_reg[5]_0\(5),
      Q => prev_commit_len(5),
      S => tcp_reset
    );
\reset_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_count_reg(0),
      O => \plusOp__0\(0)
    );
\reset_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reset_count_reg(0),
      I1 => reset_count_reg(1),
      O => \plusOp__0\(1)
    );
\reset_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => reset_count_reg(0),
      I1 => reset_count_reg(1),
      I2 => reset_count_reg(2),
      O => \plusOp__0\(2)
    );
\reset_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => reset_count_reg(1),
      I1 => reset_count_reg(0),
      I2 => reset_count_reg(2),
      I3 => reset_count_reg(3),
      O => \plusOp__0\(3)
    );
\reset_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => reset_count_reg(0),
      R => '0'
    );
\reset_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => reset_count_reg(1),
      R => '0'
    );
\reset_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => reset_count_reg(2),
      R => '0'
    );
\reset_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => reset_count_reg(3),
      R => '0'
    );
reset_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => tcp_reset,
      Q => reset_prev,
      R => '0'
    );
\xor_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(15),
      I1 => \xor_state_reg_n_0_[13]\,
      I2 => \xor_state_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\xor_state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(7),
      I2 => \xor_state_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\xor_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[0]\,
      I1 => \xor_state_reg_n_0_[13]\,
      I2 => \^q\(15),
      I3 => \xor_state_reg_n_0_[11]\,
      I4 => \^q\(8),
      I5 => \^q\(26),
      O => xor_state3(11)
    );
\xor_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[1]\,
      I1 => \xor_state_reg_n_0_[14]\,
      I2 => \^q\(16),
      I3 => \xor_state_reg_n_0_[12]\,
      I4 => \^q\(9),
      I5 => \^q\(27),
      O => xor_state3(12)
    );
\xor_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[2]\,
      I1 => \xor_state_reg_n_0_[15]\,
      I2 => \^q\(17),
      I3 => \xor_state_reg_n_0_[13]\,
      I4 => \^q\(10),
      I5 => \^q\(28),
      O => xor_state3(13)
    );
\xor_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(18),
      I3 => \xor_state_reg_n_0_[14]\,
      I4 => \^q\(11),
      I5 => \^q\(29),
      O => xor_state3(14)
    );
\xor_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => \^q\(19),
      I3 => \xor_state_reg_n_0_[15]\,
      I4 => \^q\(12),
      I5 => \^q\(30),
      O => xor_state3(15)
    );
\xor_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[5]\,
      I1 => \^q\(2),
      I2 => \^q\(20),
      I3 => \^q\(0),
      I4 => \^q\(13),
      I5 => \^q\(31),
      O => xor_state3(16)
    );
\xor_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[6]\,
      I1 => \^q\(3),
      I2 => \^q\(21),
      I3 => \^q\(1),
      I4 => \^q\(14),
      I5 => \xor_state_reg_n_0_[48]\,
      O => xor_state3(17)
    );
\xor_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[7]\,
      I1 => \^q\(4),
      I2 => \^q\(22),
      I3 => \xor_state_reg_n_0_[0]\,
      I4 => \^q\(2),
      I5 => p_0_in(49),
      O => xor_state3(18)
    );
\xor_state[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \xor_state_reg_n_0_[49]\,
      O => p_0_in(49)
    );
\xor_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[8]\,
      I1 => \^q\(5),
      I2 => \^q\(23),
      I3 => \xor_state_reg_n_0_[1]\,
      I4 => \^q\(3),
      I5 => p_0_in(50),
      O => xor_state3(19)
    );
\xor_state[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => \xor_state_reg_n_0_[50]\,
      O => p_0_in(50)
    );
\xor_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(16),
      I1 => \xor_state_reg_n_0_[14]\,
      I2 => \xor_state_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\xor_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[9]\,
      I1 => \^q\(6),
      I2 => \^q\(24),
      I3 => \xor_state_reg_n_0_[2]\,
      I4 => \^q\(4),
      I5 => p_0_in(51),
      O => xor_state3(20)
    );
\xor_state[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => \xor_state_reg_n_0_[51]\,
      O => p_0_in(51)
    );
\xor_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[10]\,
      I1 => \^q\(7),
      I2 => \^q\(25),
      I3 => \xor_state_reg_n_0_[3]\,
      I4 => \^q\(5),
      I5 => p_0_in(52),
      O => xor_state3(21)
    );
\xor_state[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \xor_state_reg_n_0_[52]\,
      O => p_0_in(52)
    );
\xor_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[11]\,
      I1 => p_0_in(42),
      I2 => \xor_state_reg_n_0_[4]\,
      I3 => \^q\(6),
      I4 => \^q\(19),
      I5 => \xor_state_reg_n_0_[53]\,
      O => xor_state3(22)
    );
\xor_state[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(26),
      O => p_0_in(42)
    );
\xor_state[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[12]\,
      I1 => p_0_in(43),
      I2 => \xor_state_reg_n_0_[5]\,
      I3 => \^q\(7),
      I4 => \^q\(20),
      I5 => \xor_state_reg_n_0_[54]\,
      O => xor_state3(23)
    );
\xor_state[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(27),
      O => p_0_in(43)
    );
\xor_state[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[13]\,
      I1 => p_0_in(44),
      I2 => \xor_state_reg_n_0_[6]\,
      I3 => \^q\(8),
      I4 => \^q\(21),
      I5 => \xor_state_reg_n_0_[55]\,
      O => xor_state3(24)
    );
\xor_state[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(28),
      O => p_0_in(44)
    );
\xor_state[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[14]\,
      I1 => p_0_in(45),
      I2 => \xor_state_reg_n_0_[7]\,
      I3 => \^q\(9),
      I4 => \^q\(22),
      I5 => \xor_state_reg_n_0_[56]\,
      O => xor_state3(25)
    );
\xor_state[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(29),
      O => p_0_in(45)
    );
\xor_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[15]\,
      I1 => p_0_in(46),
      I2 => \xor_state_reg_n_0_[8]\,
      I3 => \^q\(10),
      I4 => \^q\(23),
      I5 => \xor_state_reg_n_0_[57]\,
      O => xor_state3(26)
    );
\xor_state[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(30),
      O => p_0_in(46)
    );
\xor_state[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in(47),
      I2 => \xor_state_reg_n_0_[9]\,
      I3 => \^q\(11),
      I4 => \^q\(24),
      I5 => \xor_state_reg_n_0_[58]\,
      O => xor_state3(27)
    );
\xor_state[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(31),
      O => p_0_in(47)
    );
\xor_state[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in(48),
      I2 => \xor_state_reg_n_0_[10]\,
      I3 => \^q\(12),
      I4 => \^q\(25),
      I5 => \xor_state_reg_n_0_[59]\,
      O => xor_state3(28)
    );
\xor_state[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \xor_state_reg_n_0_[48]\,
      O => p_0_in(48)
    );
\xor_state[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(15),
      I3 => \xor_state_reg_n_0_[49]\,
      I4 => \p_1_in__0\(29),
      O => xor_state3(29)
    );
\xor_state[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[60]\,
      I1 => \^q\(26),
      I2 => \^q\(13),
      I3 => \xor_state_reg_n_0_[11]\,
      O => \p_1_in__0\(29)
    );
\xor_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(17),
      I1 => \xor_state_reg_n_0_[15]\,
      I2 => \xor_state_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\xor_state[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[1]\,
      I1 => \^q\(3),
      I2 => \^q\(16),
      I3 => \xor_state_reg_n_0_[50]\,
      I4 => \p_1_in__0\(30),
      O => xor_state3(30)
    );
\xor_state[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[61]\,
      I1 => \^q\(27),
      I2 => \^q\(14),
      I3 => \xor_state_reg_n_0_[12]\,
      O => \p_1_in__0\(30)
    );
\xor_state[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[2]\,
      I1 => \^q\(4),
      I2 => \^q\(17),
      I3 => \xor_state_reg_n_0_[51]\,
      I4 => \p_1_in__0\(31),
      O => xor_state3(31)
    );
\xor_state[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[62]\,
      I1 => \^q\(28),
      I2 => \^q\(15),
      I3 => \xor_state_reg_n_0_[13]\,
      O => \p_1_in__0\(31)
    );
\xor_state[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[3]\,
      I1 => \^q\(5),
      I2 => \^q\(18),
      I3 => \xor_state_reg_n_0_[52]\,
      I4 => \p_1_in__0\(32),
      O => xor_state3(32)
    );
\xor_state[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[63]\,
      I1 => \^q\(29),
      I2 => \^q\(16),
      I3 => \xor_state_reg_n_0_[14]\,
      O => \p_1_in__0\(32)
    );
\xor_state[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[4]\,
      I1 => \^q\(6),
      I2 => \^q\(19),
      I3 => \xor_state_reg_n_0_[53]\,
      I4 => \^q\(17),
      I5 => \xor_state_reg_n_0_[15]\,
      O => xor_state3(33)
    );
\xor_state[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[5]\,
      I1 => \^q\(7),
      I2 => \^q\(20),
      I3 => \xor_state_reg_n_0_[54]\,
      I4 => \^q\(18),
      I5 => \^q\(0),
      O => xor_state3(34)
    );
\xor_state[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[6]\,
      I1 => \^q\(8),
      I2 => \^q\(21),
      I3 => \xor_state_reg_n_0_[55]\,
      I4 => \^q\(19),
      I5 => \^q\(1),
      O => xor_state3(35)
    );
\xor_state[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[7]\,
      I1 => \^q\(9),
      I2 => \^q\(22),
      I3 => \xor_state_reg_n_0_[56]\,
      I4 => \^q\(20),
      I5 => \^q\(2),
      O => xor_state3(36)
    );
\xor_state[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[8]\,
      I1 => \^q\(10),
      I2 => \^q\(23),
      I3 => \xor_state_reg_n_0_[57]\,
      I4 => \^q\(21),
      I5 => \^q\(3),
      O => xor_state3(37)
    );
\xor_state[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[9]\,
      I1 => \^q\(11),
      I2 => \^q\(24),
      I3 => \xor_state_reg_n_0_[58]\,
      I4 => \^q\(22),
      I5 => \^q\(4),
      O => xor_state3(38)
    );
\xor_state[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[10]\,
      I1 => \^q\(12),
      I2 => \^q\(25),
      I3 => \xor_state_reg_n_0_[59]\,
      I4 => \^q\(23),
      I5 => \^q\(5),
      O => xor_state3(39)
    );
\xor_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(0),
      I2 => \xor_state_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\xor_state[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[11]\,
      I1 => \^q\(13),
      I2 => \^q\(26),
      I3 => \xor_state_reg_n_0_[60]\,
      I4 => \^q\(24),
      I5 => \^q\(6),
      O => xor_state3(40)
    );
\xor_state[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[12]\,
      I1 => \^q\(14),
      I2 => \^q\(27),
      I3 => \xor_state_reg_n_0_[61]\,
      I4 => \^q\(25),
      I5 => \^q\(7),
      O => xor_state3(41)
    );
\xor_state[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[13]\,
      I1 => \^q\(15),
      I2 => \^q\(28),
      I3 => \xor_state_reg_n_0_[62]\,
      I4 => \^q\(26),
      I5 => \^q\(8),
      O => xor_state3(42)
    );
\xor_state[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[14]\,
      I1 => \^q\(16),
      I2 => \^q\(29),
      I3 => \xor_state_reg_n_0_[63]\,
      I4 => \^q\(27),
      I5 => \^q\(9),
      O => xor_state3(43)
    );
\xor_state[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(17),
      I1 => \xor_state_reg_n_0_[15]\,
      I2 => \^q\(28),
      I3 => \^q\(10),
      O => xor_state3(44)
    );
\xor_state[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(0),
      I2 => \^q\(29),
      I3 => \^q\(11),
      O => xor_state3(45)
    );
\xor_state[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(1),
      I2 => \^q\(30),
      I3 => \^q\(12),
      O => xor_state3(46)
    );
\xor_state[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(2),
      I2 => \^q\(31),
      I3 => \^q\(13),
      O => xor_state3(47)
    );
\xor_state[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(3),
      I2 => \xor_state_reg_n_0_[48]\,
      I3 => \^q\(14),
      O => xor_state3(48)
    );
\xor_state[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(4),
      I2 => \xor_state_reg_n_0_[49]\,
      I3 => \^q\(15),
      O => xor_state3(49)
    );
\xor_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(1),
      I2 => \xor_state_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\xor_state[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(5),
      I2 => \xor_state_reg_n_0_[50]\,
      I3 => \^q\(16),
      O => xor_state3(50)
    );
\xor_state[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(6),
      I2 => \xor_state_reg_n_0_[51]\,
      I3 => \^q\(17),
      O => xor_state3(51)
    );
\xor_state[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(7),
      I2 => \xor_state_reg_n_0_[52]\,
      I3 => \^q\(18),
      O => xor_state3(52)
    );
\xor_state[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(8),
      I2 => \xor_state_reg_n_0_[53]\,
      I3 => \^q\(19),
      O => xor_state3(53)
    );
\xor_state[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(9),
      I2 => \xor_state_reg_n_0_[54]\,
      I3 => \^q\(20),
      O => xor_state3(54)
    );
\xor_state[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(10),
      I2 => \xor_state_reg_n_0_[55]\,
      I3 => \^q\(21),
      O => xor_state3(55)
    );
\xor_state[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(11),
      I2 => \xor_state_reg_n_0_[56]\,
      I3 => \^q\(22),
      O => xor_state3(56)
    );
\xor_state[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(12),
      I2 => \xor_state_reg_n_0_[57]\,
      I3 => \^q\(23),
      O => xor_state3(57)
    );
\xor_state[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(13),
      I2 => \xor_state_reg_n_0_[58]\,
      I3 => \^q\(24),
      O => xor_state3(58)
    );
\xor_state[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[48]\,
      I1 => \^q\(14),
      I2 => \xor_state_reg_n_0_[59]\,
      I3 => \^q\(25),
      O => xor_state3(59)
    );
\xor_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(2),
      I2 => \xor_state_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\xor_state[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[49]\,
      I1 => \^q\(15),
      I2 => \xor_state_reg_n_0_[60]\,
      I3 => \^q\(26),
      O => xor_state3(60)
    );
\xor_state[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[50]\,
      I1 => \^q\(16),
      I2 => \xor_state_reg_n_0_[61]\,
      I3 => \^q\(27),
      O => xor_state3(61)
    );
\xor_state[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[51]\,
      I1 => \^q\(17),
      I2 => \xor_state_reg_n_0_[62]\,
      I3 => \^q\(28),
      O => xor_state3(62)
    );
\xor_state[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \xor_state_reg_n_0_[52]\,
      I1 => \^q\(18),
      I2 => \xor_state_reg_n_0_[63]\,
      I3 => \^q\(29),
      O => xor_state3(63)
    );
\xor_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(3),
      I2 => \xor_state_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\xor_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(4),
      I2 => \xor_state_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\xor_state[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(5),
      I2 => \xor_state_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\xor_state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(6),
      I2 => \xor_state_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\xor_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(0),
      Q => \xor_state_reg_n_0_[0]\,
      R => '0'
    );
\xor_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(10),
      Q => \xor_state_reg_n_0_[10]\,
      R => '0'
    );
\xor_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(11),
      Q => \xor_state_reg_n_0_[11]\,
      R => '0'
    );
\xor_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(12),
      Q => \xor_state_reg_n_0_[12]\,
      R => '0'
    );
\xor_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(13),
      Q => \xor_state_reg_n_0_[13]\,
      R => '0'
    );
\xor_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(14),
      Q => \xor_state_reg_n_0_[14]\,
      R => '0'
    );
\xor_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(15),
      Q => \xor_state_reg_n_0_[15]\,
      R => '0'
    );
\xor_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(16),
      Q => \^q\(0),
      R => '0'
    );
\xor_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(17),
      Q => \^q\(1),
      R => '0'
    );
\xor_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(18),
      Q => \^q\(2),
      R => '0'
    );
\xor_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(19),
      Q => \^q\(3),
      R => '0'
    );
\xor_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(1),
      Q => \xor_state_reg_n_0_[1]\,
      R => '0'
    );
\xor_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(20),
      Q => \^q\(4),
      R => '0'
    );
\xor_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(21),
      Q => \^q\(5),
      R => '0'
    );
\xor_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(22),
      Q => \^q\(6),
      R => '0'
    );
\xor_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(23),
      Q => \^q\(7),
      R => '0'
    );
\xor_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(24),
      Q => \^q\(8),
      R => '0'
    );
\xor_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(25),
      Q => \^q\(9),
      R => '0'
    );
\xor_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(26),
      Q => \^q\(10),
      R => '0'
    );
\xor_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(27),
      Q => \^q\(11),
      R => '0'
    );
\xor_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(28),
      Q => \^q\(12),
      R => '0'
    );
\xor_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(29),
      Q => \^q\(13),
      R => '0'
    );
\xor_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(2),
      Q => \xor_state_reg_n_0_[2]\,
      R => '0'
    );
\xor_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(30),
      Q => \^q\(14),
      R => '0'
    );
\xor_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(31),
      Q => \^q\(15),
      R => '0'
    );
\xor_state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(32),
      Q => \^q\(16),
      R => '0'
    );
\xor_state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(33),
      Q => \^q\(17),
      R => '0'
    );
\xor_state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(34),
      Q => \^q\(18),
      R => '0'
    );
\xor_state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(35),
      Q => \^q\(19),
      R => '0'
    );
\xor_state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(36),
      Q => \^q\(20),
      R => '0'
    );
\xor_state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(37),
      Q => \^q\(21),
      R => '0'
    );
\xor_state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(38),
      Q => \^q\(22),
      R => '0'
    );
\xor_state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(39),
      Q => \^q\(23),
      R => '0'
    );
\xor_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(3),
      Q => \xor_state_reg_n_0_[3]\,
      R => '0'
    );
\xor_state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(40),
      Q => \^q\(24),
      R => '0'
    );
\xor_state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(41),
      Q => \^q\(25),
      R => '0'
    );
\xor_state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(42),
      Q => \^q\(26),
      R => '0'
    );
\xor_state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(43),
      Q => \^q\(27),
      R => '0'
    );
\xor_state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(44),
      Q => \^q\(28),
      R => '0'
    );
\xor_state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(45),
      Q => \^q\(29),
      R => '0'
    );
\xor_state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(46),
      Q => \^q\(30),
      R => '0'
    );
\xor_state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(47),
      Q => \^q\(31),
      R => '0'
    );
\xor_state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(48),
      Q => \xor_state_reg_n_0_[48]\,
      R => '0'
    );
\xor_state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(49),
      Q => \xor_state_reg_n_0_[49]\,
      R => '0'
    );
\xor_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(4),
      Q => \xor_state_reg_n_0_[4]\,
      R => '0'
    );
\xor_state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(50),
      Q => \xor_state_reg_n_0_[50]\,
      R => '0'
    );
\xor_state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(51),
      Q => \xor_state_reg_n_0_[51]\,
      R => '0'
    );
\xor_state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(52),
      Q => \xor_state_reg_n_0_[52]\,
      R => '0'
    );
\xor_state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(53),
      Q => \xor_state_reg_n_0_[53]\,
      R => '0'
    );
\xor_state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(54),
      Q => \xor_state_reg_n_0_[54]\,
      R => '0'
    );
\xor_state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(55),
      Q => \xor_state_reg_n_0_[55]\,
      R => '0'
    );
\xor_state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(56),
      Q => \xor_state_reg_n_0_[56]\,
      R => '0'
    );
\xor_state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(57),
      Q => \xor_state_reg_n_0_[57]\,
      R => '0'
    );
\xor_state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(58),
      Q => \xor_state_reg_n_0_[58]\,
      R => '0'
    );
\xor_state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(59),
      Q => \xor_state_reg_n_0_[59]\,
      R => '0'
    );
\xor_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(5),
      Q => \xor_state_reg_n_0_[5]\,
      R => '0'
    );
\xor_state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(60),
      Q => \xor_state_reg_n_0_[60]\,
      R => '0'
    );
\xor_state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(61),
      Q => \xor_state_reg_n_0_[61]\,
      R => '0'
    );
\xor_state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(62),
      Q => \xor_state_reg_n_0_[62]\,
      R => '0'
    );
\xor_state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => xor_state3(63),
      Q => \xor_state_reg_n_0_[63]\,
      R => '0'
    );
\xor_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(6),
      Q => \xor_state_reg_n_0_[6]\,
      R => '0'
    );
\xor_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(7),
      Q => \xor_state_reg_n_0_[7]\,
      R => '0'
    );
\xor_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(8),
      Q => \xor_state_reg_n_0_[8]\,
      R => '0'
    );
\xor_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => p_1_in(9),
      Q => \xor_state_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \osm_dp_ram_array_porto[0][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_arp_icmp/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_0(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \osm_dp_ram_array_porto[0][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_10 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_tcp_template[port_b][o][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_10 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_10;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_10 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_tcp_template/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \dp_ram_tcp_template[port_b][o][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_11 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_udp_regacc[port_b][o][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_11 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_11;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_11 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_udp_regacc/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \dp_ram_udp_regacc[port_b][o][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_12 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_12 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_12;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_12 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_udp_regidp/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_2(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_3(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_bram_0_0(0),
      ENBWREN => ram_reg_bram_0_1,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_0(0),
      WEA(0) => ram_reg_bram_0_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_13 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_udp_regres_port_b_o_tmp[0][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_13 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_13;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_13 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_0(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \dp_ram_udp_regres_port_b_o_tmp[0][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_14 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_14 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_14;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_14 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_1(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_2(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_bram_0_0(0),
      ENBWREN => \dp_ram_udp_regres_port_b_o_tmp[1][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_0(0),
      WEA(0) => ram_reg_bram_0_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_15 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \regacc_pre2_addr_reg[2]\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_1\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_2\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_3\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_4\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_5\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_6\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_7\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_8\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_9\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_10\ : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    \dp_ram_counts[port_b][o][rd]\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_data_rd_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd_reg[25]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[25]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[24]\ : in STD_LOGIC;
    \reg_data_rd_reg[23]\ : in STD_LOGIC;
    \reg_data_rd_reg[23]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[30]\ : in STD_LOGIC;
    \reg_data_rd_reg[23]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[0]\ : in STD_LOGIC;
    \reg_data_rd_reg[0]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[14]\ : in STD_LOGIC;
    \reg_data_rd_reg[30]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[2]\ : in STD_LOGIC;
    \reg_data_rd_reg[2]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[5]\ : in STD_LOGIC;
    \reg_data_rd_reg[5]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[9]\ : in STD_LOGIC;
    \reg_data_rd_reg[9]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[12]\ : in STD_LOGIC;
    \reg_data_rd_reg[12]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[13]\ : in STD_LOGIC;
    \reg_data_rd_reg[13]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[16]\ : in STD_LOGIC;
    \reg_data_rd_reg[16]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[21]\ : in STD_LOGIC;
    \reg_data_rd_reg[21]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[24]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[24]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[25]_2\ : in STD_LOGIC;
    \reg_data_rd_reg[25]_3\ : in STD_LOGIC;
    \reg_data_rd_reg[28]\ : in STD_LOGIC;
    \reg_data_rd_reg[28]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[29]\ : in STD_LOGIC;
    \reg_data_rd_reg[29]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[30]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[30]_2\ : in STD_LOGIC;
    \reg_data_rd_reg[6]\ : in STD_LOGIC;
    \reg_data_rd_reg[6]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[8]\ : in STD_LOGIC;
    \reg_data_rd_reg[8]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[10]\ : in STD_LOGIC;
    \reg_data_rd_reg[10]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[11]\ : in STD_LOGIC;
    \reg_data_rd_reg[11]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[14]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[14]_1\ : in STD_LOGIC;
    wdata_incr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_15 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_15;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_15 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dp_ram_counts[port_a][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_counts[port_a][o][wdata][7]_i_2_n_0\ : STD_LOGIC;
  signal \dp_ram_counts[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_1\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_2\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_3\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_4\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_5\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_6\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_7\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_1\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_2\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_3\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_4\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_5\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_6\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_7\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \reg_data_rd[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_rd[25]_i_2_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_wdata_incr_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_wdata_incr_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/lclreg/if_dpdp_ram_info_counts.dpdp_ram_info_counts/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  DOUTBDOUT(8 downto 0) <= \^doutbdout\(8 downto 0);
\dp_ram_counts[port_a][o][wdata][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dp_ram_counts[port_a][i][rdata]\(0),
      I1 => wdata_incr,
      O => \dp_ram_counts[port_a][o][wdata][7]_i_2_n_0\
    );
\dp_ram_counts_reg[port_a][o][wdata][15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0\,
      CO(6) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_1\,
      CO(5) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_2\,
      CO(4) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_3\,
      CO(3) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_4\,
      CO(2) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_5\,
      CO(1) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_6\,
      CO(0) => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ram_reg_bram_0_5(15 downto 8),
      S(7 downto 0) => \dp_ram_counts[port_a][i][rdata]\(15 downto 8)
    );
\dp_ram_counts_reg[port_a][o][wdata][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0\,
      CO(6) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_1\,
      CO(5) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_2\,
      CO(4) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_3\,
      CO(3) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_4\,
      CO(2) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_5\,
      CO(1) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_6\,
      CO(0) => \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dp_ram_counts[port_a][i][rdata]\(0),
      O(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      S(7 downto 1) => \dp_ram_counts[port_a][i][rdata]\(7 downto 1),
      S(0) => \dp_ram_counts[port_a][o][wdata][7]_i_2_n_0\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => Q(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \dp_ram_counts[port_a][i][rdata]\(15 downto 0),
      DOUTBDOUT(15) => \^doutbdout\(8),
      DOUTBDOUT(14 downto 12) => \dp_ram_counts[port_b][i][rdata]\(14 downto 12),
      DOUTBDOUT(11 downto 10) => \^doutbdout\(7 downto 6),
      DOUTBDOUT(9 downto 8) => \dp_ram_counts[port_b][i][rdata]\(9 downto 8),
      DOUTBDOUT(7 downto 6) => \^doutbdout\(5 downto 4),
      DOUTBDOUT(5) => \dp_ram_counts[port_b][i][rdata]\(5),
      DOUTBDOUT(4 downto 1) => \^doutbdout\(3 downto 0),
      DOUTBDOUT(0) => \dp_ram_counts[port_b][i][rdata]\(0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \dp_ram_counts[port_b][o][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => ram_reg_bram_0_6(0),
      WEA(0) => ram_reg_bram_0_6(0),
      WEBWE(3 downto 0) => B"0000"
    );
\reg_data_rd[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => \reg_data_rd_reg[0]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[0]_0\,
      I3 => \dp_ram_counts[port_b][i][rdata]\(0),
      I4 => \reg_data_rd_reg[14]\,
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_0\
    );
\reg_data_rd[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477747"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \reg_data_rd_reg[14]\,
      I2 => \reg_data_rd_reg[10]\,
      I3 => ADDRBWRADDR(3),
      I4 => \reg_data_rd_reg[10]_0\,
      O => ram_reg_bram_0_2
    );
\reg_data_rd[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477477"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \reg_data_rd_reg[14]\,
      I2 => ADDRBWRADDR(3),
      I3 => \reg_data_rd_reg[11]\,
      I4 => \reg_data_rd_reg[11]_0\,
      O => ram_reg_bram_0_3
    );
\reg_data_rd[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[12]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[12]_0\,
      I3 => \reg_data_rd_reg[14]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(12),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_4\
    );
\reg_data_rd[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000053FF53"
    )
        port map (
      I0 => \reg_data_rd_reg[13]\,
      I1 => \reg_data_rd_reg[13]_0\,
      I2 => ADDRBWRADDR(3),
      I3 => \reg_data_rd_reg[14]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(13),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_5\
    );
\reg_data_rd[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477747"
    )
        port map (
      I0 => \dp_ram_counts[port_b][i][rdata]\(14),
      I1 => \reg_data_rd_reg[14]\,
      I2 => \reg_data_rd_reg[14]_0\,
      I3 => ADDRBWRADDR(3),
      I4 => \reg_data_rd_reg[14]_1\,
      O => ram_reg_bram_0_4
    );
\reg_data_rd[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => \reg_data_rd_reg[16]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[16]_0\,
      I3 => \dp_ram_counts[port_b][i][rdata]\(0),
      I4 => \reg_data_rd_reg[30]\,
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_6\
    );
\reg_data_rd[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_data_rd_reg[21]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[21]_0\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(5),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_7\
    );
\reg_data_rd[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => \reg_data_rd_reg[23]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[23]_0\,
      I3 => \^doutbdout\(5),
      I4 => \reg_data_rd_reg[30]\,
      I5 => \reg_data_rd_reg[23]_1\,
      O => \regacc_pre2_addr_reg[2]\
    );
\reg_data_rd[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \reg_data_rd_reg[25]\(0),
      I1 => \reg_data_rd_reg[25]_0\,
      I2 => \reg_data_rd_reg[24]\,
      I3 => \reg_data_rd[24]_i_3_n_0\,
      O => D(0)
    );
\reg_data_rd[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[24]_0\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[24]_1\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(8),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \reg_data_rd[24]_i_3_n_0\
    );
\reg_data_rd[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \reg_data_rd_reg[25]\(1),
      I1 => \reg_data_rd_reg[25]_0\,
      I2 => \reg_data_rd[25]_i_2_n_0\,
      I3 => \reg_data_rd_reg[25]_1\,
      O => D(1)
    );
\reg_data_rd[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[25]_2\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[25]_3\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(9),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \reg_data_rd[25]_i_2_n_0\
    );
\reg_data_rd[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[28]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[28]_0\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(12),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_8\
    );
\reg_data_rd[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[29]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[29]_0\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(13),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_9\
    );
\reg_data_rd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[2]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[2]_0\,
      I3 => \reg_data_rd_reg[14]\,
      I4 => \^doutbdout\(1),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_1\
    );
\reg_data_rd[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_data_rd_reg[30]_1\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[30]_2\,
      I3 => \reg_data_rd_reg[30]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(14),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_10\
    );
\reg_data_rd[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \reg_data_rd_reg[5]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[5]_0\,
      I3 => \reg_data_rd_reg[14]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(5),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_2\
    );
\reg_data_rd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => \reg_data_rd_reg[14]\,
      I2 => ADDRBWRADDR(3),
      I3 => \reg_data_rd_reg[6]\,
      I4 => \reg_data_rd_reg[6]_0\,
      O => ram_reg_bram_0_0
    );
\reg_data_rd[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744777"
    )
        port map (
      I0 => \dp_ram_counts[port_b][i][rdata]\(8),
      I1 => \reg_data_rd_reg[14]\,
      I2 => ADDRBWRADDR(3),
      I3 => \reg_data_rd_reg[8]\,
      I4 => \reg_data_rd_reg[8]_0\,
      O => ram_reg_bram_0_1
    );
\reg_data_rd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \reg_data_rd_reg[9]\,
      I1 => ADDRBWRADDR(3),
      I2 => \reg_data_rd_reg[9]_0\,
      I3 => \reg_data_rd_reg[14]\,
      I4 => \dp_ram_counts[port_b][i][rdata]\(9),
      I5 => \reg_data_rd_reg[30]_0\,
      O => \regacc_pre2_addr_reg[2]_3\
    );
wdata_incr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => ram_reg_bram_0_6(0),
      I2 => \p_1_in__0\,
      O => \cnt_reg[0]\
    );
wdata_incr_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_wdata_incr_reg_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => \p_1_in__0\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_wdata_incr_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_7 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_7 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_7;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_7 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_pkt_gen/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => Q(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ram_reg_bram_0_0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_8 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_8 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_8;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_8 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_tcp_prep0/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_1(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_2(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ram_reg_bram_0_0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_ram_block_a11d16_9 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \osm_dp_ram_array_porto[6][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_ram_block_a11d16_9 : entity is "ram_block_a11d16";
end top_block_fakernet_top_0_0_ram_block_a11d16_9;

architecture STRUCTURE of top_block_fakernet_top_0_0_ram_block_a11d16_9 is
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/t/fakernet/dpdp_ram_tcp_prep1/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ram_reg_bram_0_0(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clk_in,
      CLKBWRCLK => clk_in,
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => \osm_dp_ram_array_porto[6][rd]\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_word_in_fifo is
  port (
    clk_in_0 : out STD_LOGIC;
    clk_in_1 : out STD_LOGIC;
    clk_in_2 : out STD_LOGIC;
    clk_in_3 : out STD_LOGIC;
    clk_in_4 : out STD_LOGIC;
    clk_in_5 : out STD_LOGIC;
    clk_in_6 : out STD_LOGIC;
    clk_in_7 : out STD_LOGIC;
    clk_in_8 : out STD_LOGIC;
    clk_in_9 : out STD_LOGIC;
    clk_in_10 : out STD_LOGIC;
    clk_in_11 : out STD_LOGIC;
    clk_in_12 : out STD_LOGIC;
    clk_in_13 : out STD_LOGIC;
    clk_in_14 : out STD_LOGIC;
    fifo_out_has : out STD_LOGIC;
    in_got_word : out STD_LOGIC;
    \output_b_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    eth_rx_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_fifo_got_word : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_word_in_fifo : entity is "efnet_word_in_fifo";
end top_block_fakernet_top_0_0_efnet_word_in_fifo;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_word_in_fifo is
begin
fifo: entity work.top_block_fakernet_top_0_0_fnet_async_fifo
     port map (
      DIB(0) => DIB(0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      clk_in => clk_in,
      clk_in_0 => clk_in_0,
      clk_in_1 => clk_in_1,
      clk_in_10 => clk_in_10,
      clk_in_11 => clk_in_11,
      clk_in_12 => clk_in_12,
      clk_in_13 => clk_in_13,
      clk_in_14 => clk_in_14,
      clk_in_2 => clk_in_2,
      clk_in_3 => clk_in_3,
      clk_in_4 => clk_in_4,
      clk_in_5 => clk_in_5,
      clk_in_6 => clk_in_6,
      clk_in_7 => clk_in_7,
      clk_in_8 => clk_in_8,
      clk_in_9 => clk_in_9,
      eth_rx_clk => eth_rx_clk,
      fifo_out_has => fifo_out_has,
      in_fifo_got_word => in_fifo_got_word,
      in_got_word => in_got_word,
      \output_b_reg[16]_0\(1 downto 0) => \output_b_reg[16]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_word_out_fifo is
  port (
    \wr_ptr_a_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_fifo_many : out STD_LOGIC;
    output_b : out STD_LOGIC_VECTOR ( 16 downto 0 );
    clk_in : in STD_LOGIC;
    \output_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \output_b_r_reg[15]_0\ : in STD_LOGIC;
    eth_tx_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_word_out_fifo : entity is "efnet_word_out_fifo";
end top_block_fakernet_top_0_0_efnet_word_out_fifo;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_word_out_fifo is
begin
fifo: entity work.\top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0\
     port map (
      E(0) => E(0),
      clk_in => clk_in,
      eth_tx_clk => eth_tx_clk,
      out_fifo_many => out_fifo_many,
      output_b(16 downto 0) => output_b(16 downto 0),
      \output_b_r_reg[15]_0\(15 downto 0) => \output_b_r_reg[15]\(15 downto 0),
      \output_b_r_reg[15]_1\ => \output_b_r_reg[15]_0\,
      \wr_ptr_a_reg[4]_0\(0) => \wr_ptr_a_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fnet_local_reg is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_read_prev : out STD_LOGIC;
    reg_read_prev2 : out STD_LOGIC;
    \mdio_latched_reg[17]_0\ : out STD_LOGIC;
    mdio_req_reg_0 : out STD_LOGIC;
    tcp_reset : out STD_LOGIC;
    \rawregs_reg[3]_11\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_int_done : out STD_LOGIC;
    \testctrl_reg_reg[4][31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \testctrl_reg_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \testctrl_reg_reg[0][31]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[0][20]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \testctrl_reg_reg[3][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \regacc_pre2_addr_reg[2]\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_1\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_2\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_3\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_4\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_5\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_6\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_7\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_8\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_9\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_10\ : out STD_LOGIC;
    \testctrl_reg_reg[3][20]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[2][31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    \testctrl_reg_reg[7][31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \testctrl_reg_reg[6][31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \testctrl_reg_reg[5][31]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \testctrl_reg_reg[7][27]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][27]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][26]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][26]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][22]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][22]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][19]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][19]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][18]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][18]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][17]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][17]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[7][15]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][15]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_11\ : out STD_LOGIC;
    \testctrl_reg_reg[7][4]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[3][4]_0\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_12\ : out STD_LOGIC;
    \regacc_pre2_addr_reg[2]_13\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    x_is_s_payload_len_ge_tc_limit_tcp_payload : out STD_LOGIC;
    \testctrl_reg_reg[2][0]_0\ : out STD_LOGIC;
    \testctrl_reg_reg[2][0]_1\ : out STD_LOGIC;
    \xor_state_reg[44]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[4][6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mdio_req_d_reg[31]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rawregs_reg[4][14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rawregs_reg[5][15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \rawregs_reg[8][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_data_rd_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_in : in STD_LOGIC;
    \dp_ram_counts[port_b][o][rd]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_int_read : in STD_LOGIC;
    access_done1_out : in STD_LOGIC;
    access_done0 : in STD_LOGIC;
    \tcp_ctrl_stat[base_seqno]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_done_reg_0 : in STD_LOGIC;
    \s_stat_reg[window_sz][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[window_sz][15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_data_rd_reg[15]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[25]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[24]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[30]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[23]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[14]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[30]_1\ : in STD_LOGIC;
    is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    lcl_datagen_write : in STD_LOGIC;
    lcl_datagen_commit : in STD_LOGIC;
    chance_ok_reg_i_2_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    chance_ok_reg : in STD_LOGIC;
    chance_ok_reg_0 : in STD_LOGIC;
    reset_prev : in STD_LOGIC;
    data_write_reg_i_3_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \testctrl_reg_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[6][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \testctrl_reg_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[2][0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[3][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[4][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[5][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[6][31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \testctrl_reg_reg[7][31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \astat[filled]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \astat[unsent]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rawregs_reg[5][15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \astat[cur_off]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_data_rd_reg[16]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_data_rd_reg[31]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \reg_data_rd_reg[15]_1\ : in STD_LOGIC;
    \reg_data_rd_reg[12]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[9]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[5]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[4]_0\ : in STD_LOGIC;
    \reg_data_rd_reg[2]_0\ : in STD_LOGIC;
    \to_count_reg[78]_0\ : in STD_LOGIC;
    \to_count_reg[77]_0\ : in STD_LOGIC;
    \to_count_reg[76]_0\ : in STD_LOGIC;
    \to_count_reg[74]_0\ : in STD_LOGIC;
    \to_count_reg[73]_0\ : in STD_LOGIC;
    \to_count_reg[72]_0\ : in STD_LOGIC;
    \to_count_reg[71]_0\ : in STD_LOGIC;
    \info_counts[pkt_gen]\ : in STD_LOGIC;
    \to_count_reg[69]_0\ : in STD_LOGIC;
    \to_count_reg[68]_0\ : in STD_LOGIC;
    \to_count_reg[67]_0\ : in STD_LOGIC;
    \to_count_reg[66]_0\ : in STD_LOGIC;
    \to_count_reg[65]_0\ : in STD_LOGIC;
    \to_count_reg[64]_0\ : in STD_LOGIC;
    \to_count_reg[63]_0\ : in STD_LOGIC;
    \info_counts[udp_idp]\ : in STD_LOGIC;
    \to_count_reg[61]_0\ : in STD_LOGIC;
    \to_count_reg[60]_0\ : in STD_LOGIC;
    \to_count_reg[59]_0\ : in STD_LOGIC;
    \to_count_reg[58]_0\ : in STD_LOGIC;
    \ts_info_counts[did_keepalive]\ : in STD_LOGIC;
    \ts_info_counts[new_rtt_est]\ : in STD_LOGIC;
    \ts_info_counts[got_syn]\ : in STD_LOGIC;
    \ts_info_counts[connect]\ : in STD_LOGIC;
    \ts_info_counts[abort_repeat]\ : in STD_LOGIC;
    \ts_info_counts[twice_same_ack]\ : in STD_LOGIC;
    \ts_info_counts[same_ack]\ : in STD_LOGIC;
    \ts_info_counts[got_meas_rtt]\ : in STD_LOGIC;
    \ts_info_counts[got_ack]\ : in STD_LOGIC;
    \ts_info_counts[did_repeat]\ : in STD_LOGIC;
    \ts_info_counts[start_meas_rtt]\ : in STD_LOGIC;
    \to_count_reg[44]_0\ : in STD_LOGIC;
    \to_count_reg[43]_0\ : in STD_LOGIC;
    \out_info[udp]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \to_count_reg[33]_0\ : in STD_LOGIC;
    \to_count_reg[27]_0\ : in STD_LOGIC;
    \to_count_reg[26]_0\ : in STD_LOGIC;
    \to_count_reg[25]_0\ : in STD_LOGIC;
    \to_count_reg[24]_0\ : in STD_LOGIC;
    \to_count_reg[23]_0\ : in STD_LOGIC;
    \to_count_reg[22]_0\ : in STD_LOGIC;
    \to_count_reg[21]_0\ : in STD_LOGIC;
    \to_count_reg[20]_0\ : in STD_LOGIC;
    \to_count_reg[19]_0\ : in STD_LOGIC;
    \to_count_reg[18]_0\ : in STD_LOGIC;
    \to_count_reg[17]_0\ : in STD_LOGIC;
    \to_count_reg[16]_0\ : in STD_LOGIC;
    \to_count_reg[15]_0\ : in STD_LOGIC;
    \to_count_reg[14]_0\ : in STD_LOGIC;
    \to_count_reg[13]_0\ : in STD_LOGIC;
    \to_count_reg[12]_0\ : in STD_LOGIC;
    \to_count_reg[11]_0\ : in STD_LOGIC;
    \to_count_reg[10]_0\ : in STD_LOGIC;
    \to_count_reg[9]_0\ : in STD_LOGIC;
    \to_count_reg[8]_0\ : in STD_LOGIC;
    \to_count_reg[7]_0\ : in STD_LOGIC;
    \to_count_reg[6]_0\ : in STD_LOGIC;
    \to_count_reg[5]_0\ : in STD_LOGIC;
    \to_count_reg[4]_0\ : in STD_LOGIC;
    \to_count_reg[3]_0\ : in STD_LOGIC;
    \to_count_reg[2]_0\ : in STD_LOGIC;
    \to_count_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fnet_local_reg : entity is "fnet_local_reg";
end top_block_fakernet_top_0_0_fnet_local_reg;

architecture STRUCTURE of top_block_fakernet_top_0_0_fnet_local_reg is
  signal chance_ok_i_10_n_0 : STD_LOGIC;
  signal chance_ok_i_11_n_0 : STD_LOGIC;
  signal chance_ok_i_12_n_0 : STD_LOGIC;
  signal chance_ok_i_13_n_0 : STD_LOGIC;
  signal chance_ok_i_14_n_0 : STD_LOGIC;
  signal chance_ok_i_15_n_0 : STD_LOGIC;
  signal chance_ok_i_16_n_0 : STD_LOGIC;
  signal chance_ok_i_17_n_0 : STD_LOGIC;
  signal chance_ok_i_18_n_0 : STD_LOGIC;
  signal chance_ok_i_19_n_0 : STD_LOGIC;
  signal chance_ok_i_20_n_0 : STD_LOGIC;
  signal chance_ok_i_21_n_0 : STD_LOGIC;
  signal chance_ok_i_22_n_0 : STD_LOGIC;
  signal chance_ok_i_23_n_0 : STD_LOGIC;
  signal chance_ok_i_24_n_0 : STD_LOGIC;
  signal chance_ok_i_25_n_0 : STD_LOGIC;
  signal chance_ok_i_26_n_0 : STD_LOGIC;
  signal chance_ok_i_27_n_0 : STD_LOGIC;
  signal chance_ok_i_28_n_0 : STD_LOGIC;
  signal chance_ok_i_29_n_0 : STD_LOGIC;
  signal chance_ok_i_30_n_0 : STD_LOGIC;
  signal chance_ok_i_31_n_0 : STD_LOGIC;
  signal chance_ok_i_32_n_0 : STD_LOGIC;
  signal chance_ok_i_33_n_0 : STD_LOGIC;
  signal chance_ok_i_34_n_0 : STD_LOGIC;
  signal chance_ok_i_35_n_0 : STD_LOGIC;
  signal chance_ok_i_36_n_0 : STD_LOGIC;
  signal chance_ok_i_37_n_0 : STD_LOGIC;
  signal chance_ok_i_6_n_0 : STD_LOGIC;
  signal chance_ok_i_7_n_0 : STD_LOGIC;
  signal chance_ok_i_8_n_0 : STD_LOGIC;
  signal chance_ok_i_9_n_0 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_1 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_2 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_3 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_4 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_5 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_6 : STD_LOGIC;
  signal chance_ok_reg_i_2_n_7 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_1 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_2 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_3 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_4 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_5 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_6 : STD_LOGIC;
  signal chance_ok_reg_i_3_n_7 : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_idx : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cnt_idx[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_gen.test_data_gen/ltOp\ : STD_LOGIC;
  signal \data_gen.test_data_gen/ltOp1_in\ : STD_LOGIC;
  signal data_write_i_10_n_0 : STD_LOGIC;
  signal data_write_i_11_n_0 : STD_LOGIC;
  signal data_write_i_12_n_0 : STD_LOGIC;
  signal data_write_i_13_n_0 : STD_LOGIC;
  signal data_write_i_14_n_0 : STD_LOGIC;
  signal data_write_i_7_n_0 : STD_LOGIC;
  signal data_write_i_8_n_0 : STD_LOGIC;
  signal data_write_i_9_n_0 : STD_LOGIC;
  signal data_write_reg_i_3_n_5 : STD_LOGIC;
  signal data_write_reg_i_3_n_6 : STD_LOGIC;
  signal data_write_reg_i_3_n_7 : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][0]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][10]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][11]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][12]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][13]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][14]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][15]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][1]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][2]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][3]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][4]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][5]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][6]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][7]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][8]\ : STD_LOGIC;
  signal \dp_ram_counts_reg[port_a][o][wdata_n_0_][9]\ : STD_LOGIC;
  signal fnet_or_reduction : STD_LOGIC;
  signal high_idx : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal high_idx0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \high_idx0[0]_i_10_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_11_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_12_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_13_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_14_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_15_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_16_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_17_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_18_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_19_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_6_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_7_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_8_n_0\ : STD_LOGIC;
  signal \high_idx0[0]_i_9_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_10_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_11_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_12_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_13_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_14_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_15_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_16_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_17_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_18_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_19_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_6_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_7_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_8_n_0\ : STD_LOGIC;
  signal \high_idx0[1]_i_9_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx0[2]_i_6_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_6_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_7_n_0\ : STD_LOGIC;
  signal \high_idx0[3]_i_8_n_0\ : STD_LOGIC;
  signal \high_idx0[4]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[4]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[4]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[4]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx0[4]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx0[5]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx0[5]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx0[5]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx0[5]_i_4_n_0\ : STD_LOGIC;
  signal high_idx1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \high_idx1[0]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx1[0]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx1[0]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx1[0]_i_4_n_0\ : STD_LOGIC;
  signal \high_idx1[0]_i_5_n_0\ : STD_LOGIC;
  signal \high_idx1[1]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx1[1]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx1[1]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx1[2]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx1[2]_i_2_n_0\ : STD_LOGIC;
  signal \high_idx1[2]_i_3_n_0\ : STD_LOGIC;
  signal \high_idx1[3]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[2]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[3]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[4]_i_1_n_0\ : STD_LOGIC;
  signal \high_idx[5]_i_1_n_0\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44\ : STD_LOGIC;
  signal \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9\ : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0 : STD_LOGIC;
  signal is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0 : STD_LOGIC;
  signal \mdio_req_d_reg_n_0_[24]\ : STD_LOGIC;
  signal \mdio_req_d_reg_n_0_[25]\ : STD_LOGIC;
  signal \^mdio_req_reg_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_10_in9_in : STD_LOGIC;
  signal p_11_in10_in : STD_LOGIC;
  signal p_12_in11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in2_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_4_in3_in : STD_LOGIC;
  signal p_5_in4_in : STD_LOGIC;
  signal p_6_in5_in : STD_LOGIC;
  signal p_7_in6_in : STD_LOGIC;
  signal p_8_in7_in : STD_LOGIC;
  signal p_9_in8_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \reg_data_rd[0]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_rd[13]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_rd[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_rd[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_rd[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_rd[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_rd[9]_i_6_n_0\ : STD_LOGIC;
  signal \^reg_read_prev\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_2_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_3_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_5_n_0\ : STD_LOGIC;
  signal \s_stat[window_sz][15]_i_6_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal some_idx1 : STD_LOGIC;
  signal some_idx1_i_2_n_0 : STD_LOGIC;
  signal tc_lcl_datagen_chance : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tc_lcl_datagen_len_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tcp_reset\ : STD_LOGIC;
  signal \^testctrl_reg_reg[0][20]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \testctrl_reg_reg[0]_4\ : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal \^testctrl_reg_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \testctrl_reg_reg[1]_5\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^testctrl_reg_reg[2][31]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \testctrl_reg_reg[2]_6\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \^testctrl_reg_reg[3][31]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^testctrl_reg_reg[4][31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \testctrl_reg_reg[4]_7\ : STD_LOGIC_VECTOR ( 30 downto 16 );
  signal \^testctrl_reg_reg[5][31]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \testctrl_reg_reg[5]_8\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \testctrl_reg_reg[6]_9\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \testctrl_reg_reg[7]_10\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \testctrl_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \testctrl_reg_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \testctrl_reg_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \to_count[10]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[11]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[13]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[14]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[15]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[15]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[16]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[17]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[18]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[19]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[20]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[21]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[22]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[23]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[24]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[25]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[26]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[27]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[27]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[33]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[34]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[35]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[43]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[44]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[47]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[47]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[48]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[49]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[50]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[51]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[52]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[53]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[54]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[55]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[56]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[57]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[58]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[59]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[59]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[60]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[61]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[62]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[63]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[63]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[63]_i_3_n_0\ : STD_LOGIC;
  signal \to_count[64]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[64]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[65]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[65]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[66]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[66]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[67]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[67]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[68]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[68]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[69]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[69]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[70]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[70]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[71]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[71]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[72]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[72]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[73]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[73]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[74]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[74]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[76]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[76]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[77]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[77]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[78]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[78]_i_2_n_0\ : STD_LOGIC;
  signal \to_count[78]_i_3_n_0\ : STD_LOGIC;
  signal \to_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \to_count[9]_i_1_n_0\ : STD_LOGIC;
  signal \to_count_reg_n_0_[64]\ : STD_LOGIC;
  signal wdata_incr : STD_LOGIC;
  signal NLW_chance_ok_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_chance_ok_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_write_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_data_write_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of chance_ok_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of chance_ok_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of data_pre_commit_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of data_pre_write_i_1 : label is "soft_lutpair373";
  attribute COMPARATOR_THRESHOLD of data_write_reg_i_3 : label is 11;
  attribute SOFT_HLUTNM of \high_idx0[0]_i_10\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \high_idx0[0]_i_11\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \high_idx0[0]_i_14\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \high_idx0[0]_i_15\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \high_idx0[0]_i_19\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \high_idx0[0]_i_3\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_13\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_14\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_18\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_19\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_5\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \high_idx0[1]_i_9\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \high_idx0[2]_i_3\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \high_idx0[2]_i_6\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \high_idx0[3]_i_4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \high_idx0[3]_i_5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \high_idx0[3]_i_7\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \high_idx0[4]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \high_idx0[5]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \high_idx1[0]_i_5\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \high_idx1[1]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \high_idx1[2]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \high_idx[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \high_idx[1]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \high_idx[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \high_idx[3]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \high_idx[4]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \high_idx[5]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \to_count[15]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \to_count[17]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \to_count[22]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \to_count[27]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \to_count[27]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \to_count[43]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \to_count[47]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \to_count[57]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \to_count[59]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \to_count[63]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \to_count[63]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \to_count[64]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \to_count[65]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \to_count[66]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \to_count[67]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \to_count[68]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \to_count[69]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \to_count[70]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \to_count[71]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \to_count[72]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \to_count[73]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \to_count[74]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \to_count[74]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \to_count[76]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \to_count[77]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \to_count[78]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \to_count[78]_i_3\ : label is "soft_lutpair352";
begin
  mdio_req_reg_0 <= \^mdio_req_reg_0\;
  reg_read_prev <= \^reg_read_prev\;
  tcp_reset <= \^tcp_reset\;
  \testctrl_reg_reg[0][20]_0\(10 downto 0) <= \^testctrl_reg_reg[0][20]_0\(10 downto 0);
  \testctrl_reg_reg[1][15]_0\(15 downto 0) <= \^testctrl_reg_reg[1][15]_0\(15 downto 0);
  \testctrl_reg_reg[2][31]_0\(1 downto 0) <= \^testctrl_reg_reg[2][31]_0\(1 downto 0);
  \testctrl_reg_reg[3][31]_0\(15 downto 0) <= \^testctrl_reg_reg[3][31]_0\(15 downto 0);
  \testctrl_reg_reg[4][31]_0\(7 downto 0) <= \^testctrl_reg_reg[4][31]_0\(7 downto 0);
  \testctrl_reg_reg[5][31]_0\(5 downto 0) <= \^testctrl_reg_reg[5][31]_0\(5 downto 0);
access_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => access_done_reg_0,
      Q => reg_int_done,
      R => '0'
    );
chance_ok_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_gen.test_data_gen/ltOp\,
      I1 => \data_gen.test_data_gen/ltOp1_in\,
      I2 => chance_ok_reg,
      I3 => chance_ok_reg_0,
      O => \xor_state_reg[44]\
    );
chance_ok_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(6),
      I1 => chance_ok_reg_i_2_0(22),
      I2 => chance_ok_reg_i_2_0(23),
      I3 => \^testctrl_reg_reg[3][31]_0\(7),
      O => chance_ok_i_10_n_0
    );
chance_ok_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(4),
      I1 => chance_ok_reg_i_2_0(20),
      I2 => chance_ok_reg_i_2_0(21),
      I3 => \^testctrl_reg_reg[3][31]_0\(5),
      O => chance_ok_i_11_n_0
    );
chance_ok_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(2),
      I1 => chance_ok_reg_i_2_0(18),
      I2 => chance_ok_reg_i_2_0(19),
      I3 => \^testctrl_reg_reg[3][31]_0\(3),
      O => chance_ok_i_12_n_0
    );
chance_ok_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(0),
      I1 => chance_ok_reg_i_2_0(16),
      I2 => chance_ok_reg_i_2_0(17),
      I3 => \^testctrl_reg_reg[3][31]_0\(1),
      O => chance_ok_i_13_n_0
    );
chance_ok_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(14),
      I1 => chance_ok_reg_i_2_0(30),
      I2 => \^testctrl_reg_reg[3][31]_0\(15),
      I3 => chance_ok_reg_i_2_0(31),
      O => chance_ok_i_14_n_0
    );
chance_ok_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(12),
      I1 => chance_ok_reg_i_2_0(28),
      I2 => \^testctrl_reg_reg[3][31]_0\(13),
      I3 => chance_ok_reg_i_2_0(29),
      O => chance_ok_i_15_n_0
    );
chance_ok_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(10),
      I1 => chance_ok_reg_i_2_0(26),
      I2 => \^testctrl_reg_reg[3][31]_0\(11),
      I3 => chance_ok_reg_i_2_0(27),
      O => chance_ok_i_16_n_0
    );
chance_ok_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(8),
      I1 => chance_ok_reg_i_2_0(24),
      I2 => \^testctrl_reg_reg[3][31]_0\(9),
      I3 => chance_ok_reg_i_2_0(25),
      O => chance_ok_i_17_n_0
    );
chance_ok_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(6),
      I1 => chance_ok_reg_i_2_0(22),
      I2 => \^testctrl_reg_reg[3][31]_0\(7),
      I3 => chance_ok_reg_i_2_0(23),
      O => chance_ok_i_18_n_0
    );
chance_ok_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(4),
      I1 => chance_ok_reg_i_2_0(20),
      I2 => \^testctrl_reg_reg[3][31]_0\(5),
      I3 => chance_ok_reg_i_2_0(21),
      O => chance_ok_i_19_n_0
    );
chance_ok_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(2),
      I1 => chance_ok_reg_i_2_0(18),
      I2 => \^testctrl_reg_reg[3][31]_0\(3),
      I3 => chance_ok_reg_i_2_0(19),
      O => chance_ok_i_20_n_0
    );
chance_ok_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(0),
      I1 => chance_ok_reg_i_2_0(16),
      I2 => \^testctrl_reg_reg[3][31]_0\(1),
      I3 => chance_ok_reg_i_2_0(17),
      O => chance_ok_i_21_n_0
    );
chance_ok_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(14),
      I1 => chance_ok_reg_i_2_0(14),
      I2 => chance_ok_reg_i_2_0(15),
      I3 => tc_lcl_datagen_chance(15),
      O => chance_ok_i_22_n_0
    );
chance_ok_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(12),
      I1 => chance_ok_reg_i_2_0(12),
      I2 => chance_ok_reg_i_2_0(13),
      I3 => tc_lcl_datagen_chance(13),
      O => chance_ok_i_23_n_0
    );
chance_ok_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(10),
      I1 => chance_ok_reg_i_2_0(10),
      I2 => chance_ok_reg_i_2_0(11),
      I3 => tc_lcl_datagen_chance(11),
      O => chance_ok_i_24_n_0
    );
chance_ok_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(8),
      I1 => chance_ok_reg_i_2_0(8),
      I2 => chance_ok_reg_i_2_0(9),
      I3 => tc_lcl_datagen_chance(9),
      O => chance_ok_i_25_n_0
    );
chance_ok_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(6),
      I1 => chance_ok_reg_i_2_0(6),
      I2 => chance_ok_reg_i_2_0(7),
      I3 => tc_lcl_datagen_chance(7),
      O => chance_ok_i_26_n_0
    );
chance_ok_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(4),
      I1 => chance_ok_reg_i_2_0(4),
      I2 => chance_ok_reg_i_2_0(5),
      I3 => tc_lcl_datagen_chance(5),
      O => chance_ok_i_27_n_0
    );
chance_ok_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(2),
      I1 => chance_ok_reg_i_2_0(2),
      I2 => chance_ok_reg_i_2_0(3),
      I3 => tc_lcl_datagen_chance(3),
      O => chance_ok_i_28_n_0
    );
chance_ok_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_chance(0),
      I1 => chance_ok_reg_i_2_0(0),
      I2 => chance_ok_reg_i_2_0(1),
      I3 => tc_lcl_datagen_chance(1),
      O => chance_ok_i_29_n_0
    );
chance_ok_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(14),
      I1 => chance_ok_reg_i_2_0(14),
      I2 => tc_lcl_datagen_chance(15),
      I3 => chance_ok_reg_i_2_0(15),
      O => chance_ok_i_30_n_0
    );
chance_ok_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(12),
      I1 => chance_ok_reg_i_2_0(12),
      I2 => tc_lcl_datagen_chance(13),
      I3 => chance_ok_reg_i_2_0(13),
      O => chance_ok_i_31_n_0
    );
chance_ok_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(10),
      I1 => chance_ok_reg_i_2_0(10),
      I2 => tc_lcl_datagen_chance(11),
      I3 => chance_ok_reg_i_2_0(11),
      O => chance_ok_i_32_n_0
    );
chance_ok_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(8),
      I1 => chance_ok_reg_i_2_0(8),
      I2 => tc_lcl_datagen_chance(9),
      I3 => chance_ok_reg_i_2_0(9),
      O => chance_ok_i_33_n_0
    );
chance_ok_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(6),
      I1 => chance_ok_reg_i_2_0(6),
      I2 => tc_lcl_datagen_chance(7),
      I3 => chance_ok_reg_i_2_0(7),
      O => chance_ok_i_34_n_0
    );
chance_ok_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(4),
      I1 => chance_ok_reg_i_2_0(4),
      I2 => tc_lcl_datagen_chance(5),
      I3 => chance_ok_reg_i_2_0(5),
      O => chance_ok_i_35_n_0
    );
chance_ok_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(2),
      I1 => chance_ok_reg_i_2_0(2),
      I2 => tc_lcl_datagen_chance(3),
      I3 => chance_ok_reg_i_2_0(3),
      O => chance_ok_i_36_n_0
    );
chance_ok_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_chance(0),
      I1 => chance_ok_reg_i_2_0(0),
      I2 => tc_lcl_datagen_chance(1),
      I3 => chance_ok_reg_i_2_0(1),
      O => chance_ok_i_37_n_0
    );
chance_ok_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(14),
      I1 => chance_ok_reg_i_2_0(30),
      I2 => chance_ok_reg_i_2_0(31),
      I3 => \^testctrl_reg_reg[3][31]_0\(15),
      O => chance_ok_i_6_n_0
    );
chance_ok_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(12),
      I1 => chance_ok_reg_i_2_0(28),
      I2 => chance_ok_reg_i_2_0(29),
      I3 => \^testctrl_reg_reg[3][31]_0\(13),
      O => chance_ok_i_7_n_0
    );
chance_ok_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(10),
      I1 => chance_ok_reg_i_2_0(26),
      I2 => chance_ok_reg_i_2_0(27),
      I3 => \^testctrl_reg_reg[3][31]_0\(11),
      O => chance_ok_i_8_n_0
    );
chance_ok_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(8),
      I1 => chance_ok_reg_i_2_0(24),
      I2 => chance_ok_reg_i_2_0(25),
      I3 => \^testctrl_reg_reg[3][31]_0\(9),
      O => chance_ok_i_9_n_0
    );
chance_ok_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_gen.test_data_gen/ltOp\,
      CO(6) => chance_ok_reg_i_2_n_1,
      CO(5) => chance_ok_reg_i_2_n_2,
      CO(4) => chance_ok_reg_i_2_n_3,
      CO(3) => chance_ok_reg_i_2_n_4,
      CO(2) => chance_ok_reg_i_2_n_5,
      CO(1) => chance_ok_reg_i_2_n_6,
      CO(0) => chance_ok_reg_i_2_n_7,
      DI(7) => chance_ok_i_6_n_0,
      DI(6) => chance_ok_i_7_n_0,
      DI(5) => chance_ok_i_8_n_0,
      DI(4) => chance_ok_i_9_n_0,
      DI(3) => chance_ok_i_10_n_0,
      DI(2) => chance_ok_i_11_n_0,
      DI(1) => chance_ok_i_12_n_0,
      DI(0) => chance_ok_i_13_n_0,
      O(7 downto 0) => NLW_chance_ok_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => chance_ok_i_14_n_0,
      S(6) => chance_ok_i_15_n_0,
      S(5) => chance_ok_i_16_n_0,
      S(4) => chance_ok_i_17_n_0,
      S(3) => chance_ok_i_18_n_0,
      S(2) => chance_ok_i_19_n_0,
      S(1) => chance_ok_i_20_n_0,
      S(0) => chance_ok_i_21_n_0
    );
chance_ok_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \data_gen.test_data_gen/ltOp1_in\,
      CO(6) => chance_ok_reg_i_3_n_1,
      CO(5) => chance_ok_reg_i_3_n_2,
      CO(4) => chance_ok_reg_i_3_n_3,
      CO(3) => chance_ok_reg_i_3_n_4,
      CO(2) => chance_ok_reg_i_3_n_5,
      CO(1) => chance_ok_reg_i_3_n_6,
      CO(0) => chance_ok_reg_i_3_n_7,
      DI(7) => chance_ok_i_22_n_0,
      DI(6) => chance_ok_i_23_n_0,
      DI(5) => chance_ok_i_24_n_0,
      DI(4) => chance_ok_i_25_n_0,
      DI(3) => chance_ok_i_26_n_0,
      DI(2) => chance_ok_i_27_n_0,
      DI(1) => chance_ok_i_28_n_0,
      DI(0) => chance_ok_i_29_n_0,
      O(7 downto 0) => NLW_chance_ok_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => chance_ok_i_30_n_0,
      S(6) => chance_ok_i_31_n_0,
      S(5) => chance_ok_i_32_n_0,
      S(4) => chance_ok_i_33_n_0,
      S(3) => chance_ok_i_34_n_0,
      S(2) => chance_ok_i_35_n_0,
      S(1) => chance_ok_i_36_n_0,
      S(0) => chance_ok_i_37_n_0
    );
\cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt(0),
      O => plusOp(0)
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt(0),
      I1 => cnt(1),
      O => plusOp(1)
    );
\cnt_idx[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cnt(0),
      I1 => cnt(1),
      O => \cnt_idx[6]_i_1_n_0\
    );
\cnt_idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(0),
      Q => cnt_idx(0),
      R => '0'
    );
\cnt_idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(1),
      Q => cnt_idx(1),
      R => '0'
    );
\cnt_idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(2),
      Q => cnt_idx(2),
      R => '0'
    );
\cnt_idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(3),
      Q => cnt_idx(3),
      R => '0'
    );
\cnt_idx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(4),
      Q => cnt_idx(4),
      R => '0'
    );
\cnt_idx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(5),
      Q => cnt_idx(5),
      R => '0'
    );
\cnt_idx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \cnt_idx[6]_i_1_n_0\,
      D => high_idx(6),
      Q => cnt_idx(6),
      R => '0'
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(0),
      Q => cnt(0),
      R => '0'
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => plusOp(1),
      Q => cnt(1),
      R => '0'
    );
data_pre_commit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^testctrl_reg_reg[2][31]_0\(0),
      I1 => lcl_datagen_commit,
      O => \testctrl_reg_reg[2][0]_1\
    );
data_pre_write_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^testctrl_reg_reg[2][31]_0\(0),
      I1 => lcl_datagen_write,
      O => \testctrl_reg_reg[2][0]_0\
    );
data_write_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(0),
      I1 => data_write_reg_i_3_0(0),
      I2 => data_write_reg_i_3_0(1),
      I3 => tc_lcl_datagen_len_mask(1),
      O => data_write_i_10_n_0
    );
data_write_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(6),
      I1 => tc_lcl_datagen_len_mask(7),
      O => data_write_i_11_n_0
    );
data_write_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(4),
      I1 => data_write_reg_i_3_0(4),
      I2 => tc_lcl_datagen_len_mask(5),
      I3 => data_write_reg_i_3_0(5),
      O => data_write_i_12_n_0
    );
data_write_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(2),
      I1 => data_write_reg_i_3_0(2),
      I2 => tc_lcl_datagen_len_mask(3),
      I3 => data_write_reg_i_3_0(3),
      O => data_write_i_13_n_0
    );
data_write_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(0),
      I1 => data_write_reg_i_3_0(0),
      I2 => tc_lcl_datagen_len_mask(1),
      I3 => data_write_reg_i_3_0(1),
      O => data_write_i_14_n_0
    );
data_write_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(6),
      I1 => tc_lcl_datagen_len_mask(7),
      O => data_write_i_7_n_0
    );
data_write_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(4),
      I1 => data_write_reg_i_3_0(4),
      I2 => data_write_reg_i_3_0(5),
      I3 => tc_lcl_datagen_len_mask(5),
      O => data_write_i_8_n_0
    );
data_write_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tc_lcl_datagen_len_mask(2),
      I1 => data_write_reg_i_3_0(2),
      I2 => data_write_reg_i_3_0(3),
      I3 => tc_lcl_datagen_len_mask(3),
      O => data_write_i_9_n_0
    );
data_write_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_data_write_reg_i_3_CO_UNCONNECTED(7 downto 4),
      CO(3) => \testctrl_reg_reg[4][6]_0\(0),
      CO(2) => data_write_reg_i_3_n_5,
      CO(1) => data_write_reg_i_3_n_6,
      CO(0) => data_write_reg_i_3_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => data_write_i_7_n_0,
      DI(2) => data_write_i_8_n_0,
      DI(1) => data_write_i_9_n_0,
      DI(0) => data_write_i_10_n_0,
      O(7 downto 0) => NLW_data_write_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => data_write_i_11_n_0,
      S(2) => data_write_i_12_n_0,
      S(1) => data_write_i_13_n_0,
      S(0) => data_write_i_14_n_0
    );
\dp_ram_counts_reg[port_a][o][wdata][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][0]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][10]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][11]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][12]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][13]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][14]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][15]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][1]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][2]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][3]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][4]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][5]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][6]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][7]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][8]\,
      R => '0'
    );
\dp_ram_counts_reg[port_a][o][wdata][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35\,
      Q => \dp_ram_counts_reg[port_a][o][wdata_n_0_][9]\,
      R => '0'
    );
\high_idx0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => \high_idx0[0]_i_2_n_0\,
      I1 => \high_idx0[0]_i_3_n_0\,
      I2 => \high_idx0[0]_i_4_n_0\,
      I3 => \high_idx0[0]_i_5_n_0\,
      I4 => \high_idx0[0]_i_6_n_0\,
      O => \high_idx0[0]_i_1_n_0\
    );
\high_idx0[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(34),
      I1 => sel0(32),
      I2 => sel0(46),
      I3 => sel0(42),
      O => \high_idx0[0]_i_10_n_0\
    );
\high_idx0[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(56),
      I1 => sel0(54),
      O => \high_idx0[0]_i_11_n_0\
    );
\high_idx0[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFFFFFF4"
    )
        port map (
      I0 => sel0(14),
      I1 => sel0(13),
      I2 => sel0(17),
      I3 => \high_idx0[0]_i_15_n_0\,
      I4 => sel0(15),
      I5 => sel0(16),
      O => \high_idx0[0]_i_12_n_0\
    );
\high_idx0[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEAE"
    )
        port map (
      I0 => \high_idx0[0]_i_16_n_0\,
      I1 => \high_idx0[0]_i_17_n_0\,
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => sel0(6),
      I5 => \high_idx0[0]_i_18_n_0\,
      O => \high_idx0[0]_i_13_n_0\
    );
\high_idx0[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(20),
      I2 => sel0(26),
      I3 => sel0(24),
      I4 => sel0(22),
      O => \high_idx0[0]_i_14_n_0\
    );
\high_idx0[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(19),
      O => \high_idx0[0]_i_15_n_0\
    );
\high_idx0[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(9),
      I2 => sel0(7),
      I3 => sel0(6),
      I4 => sel0(5),
      O => \high_idx0[0]_i_16_n_0\
    );
\high_idx0[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      O => \high_idx0[0]_i_17_n_0\
    );
\high_idx0[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4544"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(10),
      I2 => sel0(9),
      I3 => sel0(8),
      I4 => \high_idx0[0]_i_19_n_0\,
      I5 => sel0(12),
      O => \high_idx0[0]_i_18_n_0\
    );
\high_idx0[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(14),
      O => \high_idx0[0]_i_19_n_0\
    );
\high_idx0[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => sel0(56),
      I1 => sel0(54),
      I2 => sel0(53),
      I3 => \high_idx0[0]_i_7_n_0\,
      O => \high_idx0[0]_i_2_n_0\
    );
\high_idx0[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \high_idx0[0]_i_8_n_0\,
      I1 => sel0(34),
      I2 => sel0(46),
      I3 => sel0(42),
      I4 => sel0(33),
      O => \high_idx0[0]_i_3_n_0\
    );
\high_idx0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45444545"
    )
        port map (
      I0 => \high_idx0[0]_i_9_n_0\,
      I1 => sel0(26),
      I2 => sel0(25),
      I3 => sel0(24),
      I4 => sel0(23),
      I5 => \high_idx0[0]_i_10_n_0\,
      O => \high_idx0[0]_i_4_n_0\
    );
\high_idx0[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF0F4"
    )
        port map (
      I0 => sel0(49),
      I1 => sel0(48),
      I2 => sel0(52),
      I3 => sel0(51),
      I4 => sel0(50),
      I5 => \high_idx0[0]_i_11_n_0\,
      O => \high_idx0[0]_i_5_n_0\
    );
\high_idx0[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBABA"
    )
        port map (
      I0 => sel0(62),
      I1 => sel0(61),
      I2 => sel0(60),
      I3 => sel0(59),
      I4 => sel0(58),
      O => \high_idx0[0]_i_6_n_0\
    );
\high_idx0[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => sel0(56),
      I1 => sel0(55),
      I2 => sel0(61),
      I3 => sel0(59),
      I4 => sel0(57),
      O => \high_idx0[0]_i_7_n_0\
    );
\high_idx0[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => sel0(46),
      I1 => sel0(43),
      I2 => sel0(51),
      I3 => sel0(49),
      I4 => sel0(47),
      O => \high_idx0[0]_i_8_n_0\
    );
\high_idx0[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0E0E000E"
    )
        port map (
      I0 => \high_idx0[0]_i_12_n_0\,
      I1 => \high_idx0[0]_i_13_n_0\,
      I2 => \high_idx0[0]_i_14_n_0\,
      I3 => sel0(18),
      I4 => sel0(19),
      I5 => sel0(21),
      O => \high_idx0[0]_i_9_n_0\
    );
\high_idx0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEFEEEE"
    )
        port map (
      I0 => sel0(62),
      I1 => sel0(61),
      I2 => \high_idx0[1]_i_2_n_0\,
      I3 => \high_idx0[1]_i_3_n_0\,
      I4 => \high_idx0[1]_i_4_n_0\,
      I5 => \high_idx0[1]_i_5_n_0\,
      O => \high_idx0[1]_i_1_n_0\
    );
\high_idx0[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => sel0(23),
      I1 => sel0(24),
      I2 => sel0(21),
      I3 => sel0(22),
      I4 => sel0(20),
      I5 => sel0(19),
      O => \high_idx0[1]_i_10_n_0\
    );
\high_idx0[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555501"
    )
        port map (
      I0 => \high_idx0[1]_i_16_n_0\,
      I1 => sel0(8),
      I2 => sel0(7),
      I3 => sel0(9),
      I4 => sel0(10),
      I5 => \high_idx0[1]_i_17_n_0\,
      O => \high_idx0[1]_i_11_n_0\
    );
\high_idx0[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(53),
      I1 => sel0(54),
      I2 => sel0(57),
      I3 => sel0(58),
      O => \high_idx0[1]_i_12_n_0\
    );
\high_idx0[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(26),
      I1 => sel0(25),
      O => \high_idx0[1]_i_13_n_0\
    );
\high_idx0[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(50),
      I1 => sel0(49),
      O => \high_idx0[1]_i_14_n_0\
    );
\high_idx0[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(9),
      I1 => sel0(10),
      I2 => sel0(6),
      I3 => sel0(5),
      O => \high_idx0[1]_i_15_n_0\
    );
\high_idx0[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF54"
    )
        port map (
      I0 => \high_idx0[1]_i_15_n_0\,
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(11),
      I4 => sel0(12),
      I5 => \high_idx0[1]_i_18_n_0\,
      O => \high_idx0[1]_i_16_n_0\
    );
\high_idx0[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAFAE"
    )
        port map (
      I0 => \high_idx0[1]_i_19_n_0\,
      I1 => sel0(13),
      I2 => \high_idx0[1]_i_18_n_0\,
      I3 => sel0(14),
      I4 => sel0(18),
      I5 => sel0(17),
      O => \high_idx0[1]_i_17_n_0\
    );
\high_idx0[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(15),
      O => \high_idx0[1]_i_18_n_0\
    );
\high_idx0[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(22),
      O => \high_idx0[1]_i_19_n_0\
    );
\high_idx0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \high_idx0[1]_i_6_n_0\,
      I1 => \high_idx0[5]_i_3_n_0\,
      I2 => sel0(33),
      I3 => sel0(34),
      I4 => \high_idx0[1]_i_7_n_0\,
      I5 => \high_idx0[1]_i_8_n_0\,
      O => \high_idx0[1]_i_2_n_0\
    );
\high_idx0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => sel0(46),
      I1 => sel0(43),
      I2 => sel0(51),
      I3 => sel0(52),
      I4 => sel0(48),
      I5 => sel0(47),
      O => \high_idx0[1]_i_3_n_0\
    );
\high_idx0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBBBBABBBA"
    )
        port map (
      I0 => \high_idx0[1]_i_9_n_0\,
      I1 => sel0(32),
      I2 => sel0(25),
      I3 => sel0(26),
      I4 => \high_idx0[1]_i_10_n_0\,
      I5 => \high_idx0[1]_i_11_n_0\,
      O => \high_idx0[1]_i_4_n_0\
    );
\high_idx0[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1110"
    )
        port map (
      I0 => sel0(51),
      I1 => sel0(52),
      I2 => sel0(50),
      I3 => sel0(49),
      I4 => \high_idx0[1]_i_12_n_0\,
      O => \high_idx0[1]_i_5_n_0\
    );
\high_idx0[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => sel0(59),
      I1 => sel0(60),
      I2 => sel0(58),
      I3 => sel0(57),
      I4 => sel0(56),
      I5 => sel0(55),
      O => \high_idx0[1]_i_6_n_0\
    );
\high_idx0[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => sel0(14),
      I3 => sel0(13),
      I4 => \high_idx0[1]_i_13_n_0\,
      I5 => \high_idx0[1]_i_14_n_0\,
      O => \high_idx0[1]_i_7_n_0\
    );
\high_idx0[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \high_idx0[1]_i_12_n_0\,
      I1 => sel0(17),
      I2 => sel0(18),
      I3 => sel0(22),
      I4 => sel0(21),
      I5 => \high_idx0[1]_i_15_n_0\,
      O => \high_idx0[1]_i_8_n_0\
    );
\high_idx0[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(34),
      I1 => sel0(33),
      I2 => sel0(46),
      I3 => sel0(42),
      O => \high_idx0[1]_i_9_n_0\
    );
\high_idx0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(61),
      I1 => sel0(62),
      I2 => sel0(60),
      I3 => sel0(59),
      I4 => \high_idx0[2]_i_2_n_0\,
      O => \high_idx0[2]_i_1_n_0\
    );
\high_idx0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880AAAAAAAA"
    )
        port map (
      I0 => \high_idx0[5]_i_4_n_0\,
      I1 => \high_idx0[2]_i_3_n_0\,
      I2 => \high_idx0[2]_i_4_n_0\,
      I3 => sel0(43),
      I4 => sel0(46),
      I5 => \high_idx0[3]_i_8_n_0\,
      O => \high_idx0[2]_i_2_n_0\
    );
\high_idx0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(47),
      I1 => sel0(48),
      I2 => sel0(49),
      I3 => sel0(50),
      O => \high_idx0[2]_i_3_n_0\
    );
\high_idx0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \high_idx0[2]_i_5_n_0\,
      I1 => \high_idx0[2]_i_6_n_0\,
      I2 => \high_idx0[4]_i_5_n_0\,
      I3 => \high_idx0[4]_i_3_n_0\,
      I4 => sel0(42),
      I5 => \high_idx0[3]_i_7_n_0\,
      O => \high_idx0[2]_i_4_n_0\
    );
\high_idx0[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \high_idx0[3]_i_5_n_0\,
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => \high_idx0[3]_i_6_n_0\,
      O => \high_idx0[2]_i_5_n_0\
    );
\high_idx0[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(15),
      I1 => sel0(16),
      I2 => sel0(17),
      I3 => sel0(18),
      O => \high_idx0[2]_i_6_n_0\
    );
\high_idx0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \high_idx0[3]_i_2_n_0\,
      I1 => sel0(42),
      I2 => sel0(46),
      I3 => sel0(43),
      I4 => \high_idx0[3]_i_3_n_0\,
      I5 => \high_idx0[3]_i_4_n_0\,
      O => \high_idx0[3]_i_1_n_0\
    );
\high_idx0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sel0(61),
      I1 => sel0(62),
      I2 => sel0(60),
      I3 => sel0(59),
      I4 => \high_idx0[5]_i_4_n_0\,
      O => \high_idx0[3]_i_2_n_0\
    );
\high_idx0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \high_idx0[4]_i_2_n_0\,
      I1 => \high_idx0[3]_i_5_n_0\,
      I2 => \high_idx0[3]_i_6_n_0\,
      I3 => \high_idx0[4]_i_3_n_0\,
      I4 => \high_idx0[3]_i_7_n_0\,
      O => \high_idx0[3]_i_3_n_0\
    );
\high_idx0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sel0(50),
      I1 => sel0(49),
      I2 => sel0(48),
      I3 => sel0(47),
      I4 => \high_idx0[3]_i_8_n_0\,
      O => \high_idx0[3]_i_4_n_0\
    );
\high_idx0[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(11),
      I2 => sel0(13),
      I3 => sel0(14),
      O => \high_idx0[3]_i_5_n_0\
    );
\high_idx0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(7),
      I2 => sel0(9),
      I3 => sel0(10),
      O => \high_idx0[3]_i_6_n_0\
    );
\high_idx0[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(32),
      I1 => sel0(34),
      I2 => sel0(33),
      O => \high_idx0[3]_i_7_n_0\
    );
\high_idx0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(52),
      I1 => sel0(51),
      I2 => sel0(53),
      I3 => sel0(54),
      O => \high_idx0[3]_i_8_n_0\
    );
\high_idx0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \high_idx0[5]_i_2_n_0\,
      I1 => \high_idx0[4]_i_2_n_0\,
      I2 => \high_idx0[4]_i_3_n_0\,
      I3 => \high_idx0[4]_i_4_n_0\,
      O => \high_idx0[4]_i_1_n_0\
    );
\high_idx0[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(18),
      I1 => sel0(17),
      I2 => sel0(16),
      I3 => sel0(15),
      I4 => \high_idx0[4]_i_5_n_0\,
      O => \high_idx0[4]_i_2_n_0\
    );
\high_idx0[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(23),
      I1 => sel0(24),
      I2 => sel0(25),
      I3 => sel0(26),
      O => \high_idx0[4]_i_3_n_0\
    );
\high_idx0[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(42),
      I1 => sel0(46),
      I2 => sel0(43),
      I3 => sel0(33),
      I4 => sel0(34),
      I5 => sel0(32),
      O => \high_idx0[4]_i_4_n_0\
    );
\high_idx0[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(19),
      I1 => sel0(20),
      I2 => sel0(22),
      I3 => sel0(21),
      O => \high_idx0[4]_i_5_n_0\
    );
\high_idx0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \high_idx0[5]_i_2_n_0\,
      I1 => sel0(32),
      I2 => sel0(34),
      I3 => sel0(33),
      I4 => sel0(43),
      I5 => \high_idx0[5]_i_3_n_0\,
      O => \high_idx0[5]_i_1_n_0\
    );
\high_idx0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \high_idx0[5]_i_4_n_0\,
      I1 => sel0(59),
      I2 => sel0(60),
      I3 => sel0(62),
      I4 => sel0(61),
      I5 => \high_idx0[3]_i_4_n_0\,
      O => \high_idx0[5]_i_2_n_0\
    );
\high_idx0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(42),
      I1 => sel0(46),
      O => \high_idx0[5]_i_3_n_0\
    );
\high_idx0[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(55),
      I1 => sel0(56),
      I2 => sel0(57),
      I3 => sel0(58),
      O => \high_idx0[5]_i_4_n_0\
    );
\high_idx0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[0]_i_1_n_0\,
      Q => high_idx0(0),
      R => '0'
    );
\high_idx0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[1]_i_1_n_0\,
      Q => high_idx0(1),
      R => '0'
    );
\high_idx0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[2]_i_1_n_0\,
      Q => high_idx0(2),
      R => '0'
    );
\high_idx0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[3]_i_1_n_0\,
      Q => high_idx0(3),
      R => '0'
    );
\high_idx0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[4]_i_1_n_0\,
      Q => high_idx0(4),
      R => '0'
    );
\high_idx0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx0[5]_i_1_n_0\,
      Q => high_idx0(5),
      R => '0'
    );
\high_idx1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \high_idx1[0]_i_2_n_0\,
      I1 => p_0_in0_in,
      I2 => p_49_in,
      I3 => \high_idx1[0]_i_3_n_0\,
      I4 => p_6_in5_in,
      O => \high_idx1[0]_i_1_n_0\
    );
\high_idx1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0002"
    )
        port map (
      I0 => \high_idx1[0]_i_4_n_0\,
      I1 => p_5_in4_in,
      I2 => p_7_in6_in,
      I3 => \high_idx1[0]_i_5_n_0\,
      I4 => p_4_in3_in,
      I5 => p_1_in,
      O => \high_idx1[0]_i_2_n_0\
    );
\high_idx1[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_49_in,
      I1 => p_3_in2_in,
      I2 => p_1_in,
      I3 => p_5_in4_in,
      O => \high_idx1[0]_i_3_n_0\
    );
\high_idx1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => p_9_in8_in,
      I1 => p_11_in10_in,
      I2 => p_12_in11_in,
      I3 => p_10_in9_in,
      I4 => p_8_in7_in,
      O => \high_idx1[0]_i_4_n_0\
    );
\high_idx1[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_3_in2_in,
      I1 => p_49_in,
      O => \high_idx1[0]_i_5_n_0\
    );
\high_idx1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF101010"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_1_in,
      I2 => p_3_in2_in,
      I3 => \high_idx1[1]_i_2_n_0\,
      I4 => \high_idx1[1]_i_3_n_0\,
      I5 => p_49_in,
      O => \high_idx1[1]_i_1_n_0\
    );
\high_idx1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_4_in3_in,
      I2 => p_1_in,
      I3 => p_5_in4_in,
      O => \high_idx1[1]_i_2_n_0\
    );
\high_idx1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => p_9_in8_in,
      I1 => p_8_in7_in,
      I2 => p_11_in10_in,
      I3 => p_10_in9_in,
      I4 => p_6_in5_in,
      I5 => p_7_in6_in,
      O => \high_idx1[1]_i_3_n_0\
    );
\high_idx1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \high_idx1[2]_i_2_n_0\,
      I1 => \high_idx1[2]_i_3_n_0\,
      I2 => p_0_in0_in,
      I3 => p_49_in,
      I4 => p_1_in,
      O => \high_idx1[2]_i_1_n_0\
    );
\high_idx1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_3_in2_in,
      I1 => p_4_in3_in,
      I2 => p_5_in4_in,
      O => \high_idx1[2]_i_2_n_0\
    );
\high_idx1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_8_in7_in,
      I1 => p_9_in8_in,
      I2 => p_6_in5_in,
      I3 => p_7_in6_in,
      O => \high_idx1[2]_i_3_n_0\
    );
\high_idx1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_4_in3_in,
      I2 => p_5_in4_in,
      I3 => p_1_in,
      I4 => p_3_in2_in,
      I5 => p_49_in,
      O => \high_idx1[3]_i_1_n_0\
    );
\high_idx1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx1[0]_i_1_n_0\,
      Q => high_idx1(0),
      R => '0'
    );
\high_idx1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx1[1]_i_1_n_0\,
      Q => high_idx1(1),
      R => '0'
    );
\high_idx1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx1[2]_i_1_n_0\,
      Q => high_idx1(2),
      R => '0'
    );
\high_idx1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx1[3]_i_1_n_0\,
      Q => high_idx1(3),
      R => '0'
    );
\high_idx[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => high_idx1(0),
      I1 => some_idx1,
      I2 => high_idx0(0),
      O => \high_idx[0]_i_1_n_0\
    );
\high_idx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => high_idx1(1),
      I1 => some_idx1,
      I2 => high_idx0(1),
      O => \high_idx[1]_i_1_n_0\
    );
\high_idx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => high_idx1(2),
      I1 => some_idx1,
      I2 => high_idx0(2),
      O => \high_idx[2]_i_1_n_0\
    );
\high_idx[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => high_idx1(3),
      I1 => some_idx1,
      I2 => high_idx0(3),
      O => \high_idx[3]_i_1_n_0\
    );
\high_idx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => high_idx0(4),
      I1 => some_idx1,
      O => \high_idx[4]_i_1_n_0\
    );
\high_idx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => high_idx0(5),
      I1 => some_idx1,
      O => \high_idx[5]_i_1_n_0\
    );
\high_idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[0]_i_1_n_0\,
      Q => high_idx(0),
      R => '0'
    );
\high_idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[1]_i_1_n_0\,
      Q => high_idx(1),
      R => '0'
    );
\high_idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[2]_i_1_n_0\,
      Q => high_idx(2),
      R => '0'
    );
\high_idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[3]_i_1_n_0\,
      Q => high_idx(3),
      R => '0'
    );
\high_idx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[4]_i_1_n_0\,
      Q => high_idx(4),
      R => '0'
    );
\high_idx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \high_idx[5]_i_1_n_0\,
      Q => high_idx(5),
      R => '0'
    );
\high_idx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => some_idx1,
      Q => high_idx(6),
      R => '0'
    );
\if_dpdp_ram_info_counts.dpdp_ram_info_counts\: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_15
     port map (
      ADDRARDADDR(7 downto 1) => cnt_idx(6 downto 0),
      ADDRARDADDR(0) => cnt(0),
      ADDRBWRADDR(9 downto 1) => Q(8 downto 0),
      ADDRBWRADDR(0) => ram_reg_bram_0_4(0),
      D(1) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9\,
      D(0) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10\,
      DOUTBDOUT(8 downto 0) => DOUTBDOUT(8 downto 0),
      Q(15) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][15]\,
      Q(14) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][14]\,
      Q(13) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][13]\,
      Q(12) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][12]\,
      Q(11) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][11]\,
      Q(10) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][10]\,
      Q(9) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][9]\,
      Q(8) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][8]\,
      Q(7) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][7]\,
      Q(6) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][6]\,
      Q(5) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][5]\,
      Q(4) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][4]\,
      Q(3) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][3]\,
      Q(2) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][2]\,
      Q(1) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][1]\,
      Q(0) => \dp_ram_counts_reg[port_a][o][wdata_n_0_][0]\,
      clk_in => clk_in,
      \cnt_reg[0]\ => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28\,
      \dp_ram_counts[port_b][o][rd]\ => \dp_ram_counts[port_b][o][rd]\,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_0,
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(15) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29\,
      ram_reg_bram_0_5(14) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30\,
      ram_reg_bram_0_5(13) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31\,
      ram_reg_bram_0_5(12) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32\,
      ram_reg_bram_0_5(11) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33\,
      ram_reg_bram_0_5(10) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34\,
      ram_reg_bram_0_5(9) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35\,
      ram_reg_bram_0_5(8) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36\,
      ram_reg_bram_0_5(7) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37\,
      ram_reg_bram_0_5(6) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38\,
      ram_reg_bram_0_5(5) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39\,
      ram_reg_bram_0_5(4) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40\,
      ram_reg_bram_0_5(3) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41\,
      ram_reg_bram_0_5(2) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42\,
      ram_reg_bram_0_5(1) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43\,
      ram_reg_bram_0_5(0) => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44\,
      ram_reg_bram_0_6(0) => cnt(1),
      \reg_data_rd_reg[0]\ => \reg_data_rd[0]_i_9_n_0\,
      \reg_data_rd_reg[0]_0\ => \reg_data_rd[0]_i_10_n_0\,
      \reg_data_rd_reg[10]\ => \reg_data_rd[10]_i_6_n_0\,
      \reg_data_rd_reg[10]_0\ => \reg_data_rd[10]_i_7_n_0\,
      \reg_data_rd_reg[11]\ => \reg_data_rd[11]_i_6_n_0\,
      \reg_data_rd_reg[11]_0\ => \reg_data_rd[11]_i_7_n_0\,
      \reg_data_rd_reg[12]\ => \reg_data_rd[12]_i_7_n_0\,
      \reg_data_rd_reg[12]_0\ => \reg_data_rd[12]_i_8_n_0\,
      \reg_data_rd_reg[13]\ => \reg_data_rd[13]_i_9_n_0\,
      \reg_data_rd_reg[13]_0\ => \reg_data_rd[13]_i_10_n_0\,
      \reg_data_rd_reg[14]\ => \reg_data_rd_reg[14]_0\,
      \reg_data_rd_reg[14]_0\ => \reg_data_rd[14]_i_8_n_0\,
      \reg_data_rd_reg[14]_1\ => \reg_data_rd[14]_i_9_n_0\,
      \reg_data_rd_reg[16]\ => \reg_data_rd[16]_i_6_n_0\,
      \reg_data_rd_reg[16]_0\ => \reg_data_rd[16]_i_7_n_0\,
      \reg_data_rd_reg[21]\ => \reg_data_rd[21]_i_4_n_0\,
      \reg_data_rd_reg[21]_0\ => \reg_data_rd[21]_i_5_n_0\,
      \reg_data_rd_reg[23]\ => \reg_data_rd[23]_i_4_n_0\,
      \reg_data_rd_reg[23]_0\ => \reg_data_rd[23]_i_5_n_0\,
      \reg_data_rd_reg[23]_1\ => \reg_data_rd_reg[23]_0\,
      \reg_data_rd_reg[24]\ => \reg_data_rd_reg[24]_0\,
      \reg_data_rd_reg[24]_0\ => \reg_data_rd[24]_i_5_n_0\,
      \reg_data_rd_reg[24]_1\ => \reg_data_rd[24]_i_6_n_0\,
      \reg_data_rd_reg[25]\(1) => \mdio_req_d_reg_n_0_[25]\,
      \reg_data_rd_reg[25]\(0) => \mdio_req_d_reg_n_0_[24]\,
      \reg_data_rd_reg[25]_0\ => \reg_data_rd_reg[15]_0\,
      \reg_data_rd_reg[25]_1\ => \reg_data_rd_reg[25]_0\,
      \reg_data_rd_reg[25]_2\ => \reg_data_rd[25]_i_4_n_0\,
      \reg_data_rd_reg[25]_3\ => \reg_data_rd[25]_i_5_n_0\,
      \reg_data_rd_reg[28]\ => \reg_data_rd[28]_i_4_n_0\,
      \reg_data_rd_reg[28]_0\ => \reg_data_rd[28]_i_5_n_0\,
      \reg_data_rd_reg[29]\ => \reg_data_rd[29]_i_4_n_0\,
      \reg_data_rd_reg[29]_0\ => \reg_data_rd[29]_i_5_n_0\,
      \reg_data_rd_reg[2]\ => \reg_data_rd[2]_i_4_n_0\,
      \reg_data_rd_reg[2]_0\ => \reg_data_rd[2]_i_5_n_0\,
      \reg_data_rd_reg[30]\ => \reg_data_rd_reg[30]_0\,
      \reg_data_rd_reg[30]_0\ => \reg_data_rd_reg[30]_1\,
      \reg_data_rd_reg[30]_1\ => \reg_data_rd[30]_i_7_n_0\,
      \reg_data_rd_reg[30]_2\ => \reg_data_rd[30]_i_8_n_0\,
      \reg_data_rd_reg[5]\ => \reg_data_rd[5]_i_5_n_0\,
      \reg_data_rd_reg[5]_0\ => \reg_data_rd[5]_i_6_n_0\,
      \reg_data_rd_reg[6]\ => \reg_data_rd[6]_i_5_n_0\,
      \reg_data_rd_reg[6]_0\ => \reg_data_rd[6]_i_6_n_0\,
      \reg_data_rd_reg[8]\ => \reg_data_rd[8]_i_6_n_0\,
      \reg_data_rd_reg[8]_0\ => \reg_data_rd[8]_i_7_n_0\,
      \reg_data_rd_reg[9]\ => \reg_data_rd[9]_i_5_n_0\,
      \reg_data_rd_reg[9]_0\ => \reg_data_rd[9]_i_6_n_0\,
      \regacc_pre2_addr_reg[2]\ => \regacc_pre2_addr_reg[2]\,
      \regacc_pre2_addr_reg[2]_0\ => \regacc_pre2_addr_reg[2]_0\,
      \regacc_pre2_addr_reg[2]_1\ => \regacc_pre2_addr_reg[2]_1\,
      \regacc_pre2_addr_reg[2]_10\ => \regacc_pre2_addr_reg[2]_10\,
      \regacc_pre2_addr_reg[2]_2\ => \regacc_pre2_addr_reg[2]_2\,
      \regacc_pre2_addr_reg[2]_3\ => \regacc_pre2_addr_reg[2]_3\,
      \regacc_pre2_addr_reg[2]_4\ => \regacc_pre2_addr_reg[2]_4\,
      \regacc_pre2_addr_reg[2]_5\ => \regacc_pre2_addr_reg[2]_5\,
      \regacc_pre2_addr_reg[2]_6\ => \regacc_pre2_addr_reg[2]_6\,
      \regacc_pre2_addr_reg[2]_7\ => \regacc_pre2_addr_reg[2]_7\,
      \regacc_pre2_addr_reg[2]_8\ => \regacc_pre2_addr_reg[2]_8\,
      \regacc_pre2_addr_reg[2]_9\ => \regacc_pre2_addr_reg[2]_9\,
      wdata_incr => wdata_incr
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(0),
      I1 => \^testctrl_reg_reg[0][20]_0\(3),
      I2 => \^testctrl_reg_reg[0][20]_0\(4),
      I3 => CO(0),
      I4 => is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0,
      I5 => is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0,
      O => x_is_s_payload_len_ge_tc_limit_tcp_payload
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(9),
      I1 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(8),
      O => S(4)
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(8),
      I1 => \^testctrl_reg_reg[0][20]_0\(7),
      I2 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(7),
      I3 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(6),
      O => S(3)
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(6),
      I1 => \^testctrl_reg_reg[0][20]_0\(5),
      I2 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(5),
      I3 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(4),
      O => S(2)
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(4),
      I1 => \^testctrl_reg_reg[0][20]_0\(3),
      I2 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(3),
      I3 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(2),
      O => S(1)
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(2),
      I1 => \^testctrl_reg_reg[0][20]_0\(1),
      I2 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(1),
      I3 => is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(0),
      O => S(0)
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(5),
      I1 => \^testctrl_reg_reg[0][20]_0\(6),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0
    );
is_s_payload_len_ge_tc_limit_tcp_payload_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \^testctrl_reg_reg[0][20]_0\(9),
      I1 => \^testctrl_reg_reg[0][20]_0\(8),
      I2 => \^testctrl_reg_reg[0][20]_0\(7),
      I3 => CO(0),
      I4 => \^testctrl_reg_reg[0][20]_0\(1),
      I5 => \^testctrl_reg_reg[0][20]_0\(2),
      O => is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0
    );
\mdio_latched_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \^mdio_req_reg_0\,
      Q => \mdio_latched_reg[17]_0\,
      R => '0'
    );
\mdio_req_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \mdio_req_d_reg[31]_0\(0),
      R => '0'
    );
\mdio_req_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \mdio_req_d_reg[31]_0\(1),
      R => '0'
    );
\mdio_req_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \mdio_req_d_reg[31]_0\(2),
      R => '0'
    );
\mdio_req_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \mdio_req_d_reg[31]_0\(3),
      R => '0'
    );
\mdio_req_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \mdio_req_d_reg[31]_0\(4),
      R => '0'
    );
\mdio_req_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \mdio_req_d_reg[31]_0\(5),
      R => '0'
    );
\mdio_req_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \mdio_req_d_reg_n_0_[24]\,
      R => '0'
    );
\mdio_req_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \mdio_req_d_reg_n_0_[25]\,
      R => '0'
    );
\mdio_req_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \mdio_req_d_reg[31]_0\(6),
      R => '0'
    );
\mdio_req_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \mdio_req_d_reg[31]_0\(7),
      R => '0'
    );
\mdio_req_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \mdio_req_d_reg[31]_0\(8),
      R => '0'
    );
\mdio_req_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \mdio_req_d_reg[31]_0\(9),
      R => '0'
    );
\mdio_req_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \mdio_req_d_reg[31]_0\(10),
      R => '0'
    );
\mdio_req_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \mdio_req_d_reg[31]_0\(11),
      R => '0'
    );
mdio_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => access_done1_out,
      D => '1',
      Q => \^mdio_req_reg_0\,
      R => '0'
    );
\rawregs_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \tcp_ctrl_stat[base_seqno]\(0),
      Q => \rawregs_reg[3]_11\(0),
      R => '0'
    );
\rawregs_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(9),
      Q => \rawregs_reg[3]_11\(10),
      R => '0'
    );
\rawregs_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(10),
      Q => \rawregs_reg[3]_11\(11),
      R => '0'
    );
\rawregs_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(11),
      Q => \rawregs_reg[3]_11\(12),
      R => '0'
    );
\rawregs_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(12),
      Q => \rawregs_reg[3]_11\(13),
      R => '0'
    );
\rawregs_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(13),
      Q => \rawregs_reg[3]_11\(14),
      R => '0'
    );
\rawregs_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(0),
      Q => \rawregs_reg[3]_11\(1),
      R => '0'
    );
\rawregs_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(1),
      Q => \rawregs_reg[3]_11\(2),
      R => '0'
    );
\rawregs_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(2),
      Q => \rawregs_reg[3]_11\(3),
      R => '0'
    );
\rawregs_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(3),
      Q => \rawregs_reg[3]_11\(4),
      R => '0'
    );
\rawregs_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(4),
      Q => \rawregs_reg[3]_11\(5),
      R => '0'
    );
\rawregs_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(5),
      Q => \rawregs_reg[3]_11\(6),
      R => '0'
    );
\rawregs_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(6),
      Q => \rawregs_reg[3]_11\(7),
      R => '0'
    );
\rawregs_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(7),
      Q => \rawregs_reg[3]_11\(8),
      R => '0'
    );
\rawregs_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[filled]\(8),
      Q => \rawregs_reg[3]_11\(9),
      R => '0'
    );
\rawregs_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(0),
      Q => \rawregs_reg[4][14]_0\(0),
      R => '0'
    );
\rawregs_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(10),
      Q => \rawregs_reg[4][14]_0\(10),
      R => '0'
    );
\rawregs_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(11),
      Q => \rawregs_reg[4][14]_0\(11),
      R => '0'
    );
\rawregs_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(12),
      Q => \rawregs_reg[4][14]_0\(12),
      R => '0'
    );
\rawregs_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(13),
      Q => \rawregs_reg[4][14]_0\(13),
      R => '0'
    );
\rawregs_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(14),
      Q => \rawregs_reg[4][14]_0\(14),
      R => '0'
    );
\rawregs_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(1),
      Q => \rawregs_reg[4][14]_0\(1),
      R => '0'
    );
\rawregs_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(2),
      Q => \rawregs_reg[4][14]_0\(2),
      R => '0'
    );
\rawregs_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(3),
      Q => \rawregs_reg[4][14]_0\(3),
      R => '0'
    );
\rawregs_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(4),
      Q => \rawregs_reg[4][14]_0\(4),
      R => '0'
    );
\rawregs_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(5),
      Q => \rawregs_reg[4][14]_0\(5),
      R => '0'
    );
\rawregs_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(6),
      Q => \rawregs_reg[4][14]_0\(6),
      R => '0'
    );
\rawregs_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(7),
      Q => \rawregs_reg[4][14]_0\(7),
      R => '0'
    );
\rawregs_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(8),
      Q => \rawregs_reg[4][14]_0\(8),
      R => '0'
    );
\rawregs_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[unsent]\(9),
      Q => \rawregs_reg[4][14]_0\(9),
      R => '0'
    );
\rawregs_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(9),
      Q => \rawregs_reg[5][15]_0\(9),
      R => '0'
    );
\rawregs_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(10),
      Q => \rawregs_reg[5][15]_0\(10),
      R => '0'
    );
\rawregs_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(11),
      Q => \rawregs_reg[5][15]_0\(11),
      R => '0'
    );
\rawregs_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(12),
      Q => \rawregs_reg[5][15]_0\(12),
      R => '0'
    );
\rawregs_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(13),
      Q => \rawregs_reg[5][15]_0\(13),
      R => '0'
    );
\rawregs_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(14),
      Q => \rawregs_reg[5][15]_0\(14),
      R => '0'
    );
\rawregs_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(0),
      Q => \rawregs_reg[5][15]_0\(0),
      R => '0'
    );
\rawregs_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(1),
      Q => \rawregs_reg[5][15]_0\(1),
      R => '0'
    );
\rawregs_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(2),
      Q => \rawregs_reg[5][15]_0\(2),
      R => '0'
    );
\rawregs_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(3),
      Q => \rawregs_reg[5][15]_0\(3),
      R => '0'
    );
\rawregs_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(4),
      Q => \rawregs_reg[5][15]_0\(4),
      R => '0'
    );
\rawregs_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(5),
      Q => \rawregs_reg[5][15]_0\(5),
      R => '0'
    );
\rawregs_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(6),
      Q => \rawregs_reg[5][15]_0\(6),
      R => '0'
    );
\rawregs_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(7),
      Q => \rawregs_reg[5][15]_0\(7),
      R => '0'
    );
\rawregs_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \rawregs_reg[5][15]_1\(8),
      Q => \rawregs_reg[5][15]_0\(8),
      R => '0'
    );
\rawregs_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(0),
      Q => \rawregs_reg[8][15]_0\(0),
      R => '0'
    );
\rawregs_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(10),
      Q => \rawregs_reg[8][15]_0\(10),
      R => '0'
    );
\rawregs_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(11),
      Q => \rawregs_reg[8][15]_0\(11),
      R => '0'
    );
\rawregs_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(12),
      Q => \rawregs_reg[8][15]_0\(12),
      R => '0'
    );
\rawregs_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(13),
      Q => \rawregs_reg[8][15]_0\(13),
      R => '0'
    );
\rawregs_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(14),
      Q => \rawregs_reg[8][15]_0\(14),
      R => '0'
    );
\rawregs_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(15),
      Q => \rawregs_reg[8][15]_0\(15),
      R => '0'
    );
\rawregs_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(1),
      Q => \rawregs_reg[8][15]_0\(1),
      R => '0'
    );
\rawregs_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(2),
      Q => \rawregs_reg[8][15]_0\(2),
      R => '0'
    );
\rawregs_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(3),
      Q => \rawregs_reg[8][15]_0\(3),
      R => '0'
    );
\rawregs_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(4),
      Q => \rawregs_reg[8][15]_0\(4),
      R => '0'
    );
\rawregs_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(5),
      Q => \rawregs_reg[8][15]_0\(5),
      R => '0'
    );
\rawregs_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(6),
      Q => \rawregs_reg[8][15]_0\(6),
      R => '0'
    );
\rawregs_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(7),
      Q => \rawregs_reg[8][15]_0\(7),
      R => '0'
    );
\rawregs_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(8),
      Q => \rawregs_reg[8][15]_0\(8),
      R => '0'
    );
\rawregs_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \astat[cur_off]\(9),
      Q => \rawregs_reg[8][15]_0\(9),
      R => '0'
    );
\reg_data_rd[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(0),
      I1 => \^testctrl_reg_reg[2][31]_0\(0),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(0),
      I4 => Q(0),
      I5 => \testctrl_reg_reg_n_0_[0][0]\,
      O => \reg_data_rd[0]_i_10_n_0\
    );
\reg_data_rd[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(0),
      I1 => \testctrl_reg_reg[6]_9\(0),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[5][31]_0\(0),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(0),
      O => \reg_data_rd[0]_i_9_n_0\
    );
\reg_data_rd[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(10),
      I1 => \testctrl_reg_reg[2]_6\(10),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(10),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(9),
      O => \reg_data_rd[10]_i_6_n_0\
    );
\reg_data_rd[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(10),
      I1 => \testctrl_reg_reg[6]_9\(10),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(10),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(2),
      O => \reg_data_rd[10]_i_7_n_0\
    );
\reg_data_rd[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(11),
      I1 => \testctrl_reg_reg[2]_6\(11),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(11),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(11),
      O => \reg_data_rd[11]_i_6_n_0\
    );
\reg_data_rd[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(11),
      I1 => \testctrl_reg_reg[6]_9\(11),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(11),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(3),
      O => \reg_data_rd[11]_i_7_n_0\
    );
\reg_data_rd[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(12),
      I1 => \testctrl_reg_reg[6]_9\(12),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(12),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(4),
      O => \reg_data_rd[12]_i_7_n_0\
    );
\reg_data_rd[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(12),
      I1 => \testctrl_reg_reg[2]_6\(12),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(12),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(12),
      O => \reg_data_rd[12]_i_8_n_0\
    );
\reg_data_rd[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(13),
      I1 => \testctrl_reg_reg[2]_6\(13),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(13),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(13),
      O => \reg_data_rd[13]_i_10_n_0\
    );
\reg_data_rd[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(13),
      I1 => \testctrl_reg_reg[6]_9\(13),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(13),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(5),
      O => \reg_data_rd[13]_i_9_n_0\
    );
\reg_data_rd[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(14),
      I1 => \testctrl_reg_reg[2]_6\(14),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(14),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(14),
      O => \reg_data_rd[14]_i_8_n_0\
    );
\reg_data_rd[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(14),
      I1 => \testctrl_reg_reg[6]_9\(14),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(14),
      I4 => Q(0),
      I5 => \testctrl_reg_reg_n_0_[4][14]\,
      O => \reg_data_rd[14]_i_9_n_0\
    );
\reg_data_rd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(15),
      I1 => \testctrl_reg_reg[6]_9\(15),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(15),
      I4 => Q(0),
      I5 => \testctrl_reg_reg_n_0_[4][15]\,
      O => \testctrl_reg_reg[7][15]_0\
    );
\reg_data_rd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(15),
      I1 => \testctrl_reg_reg[2]_6\(15),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(15),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(15),
      O => \testctrl_reg_reg[3][15]_0\
    );
\reg_data_rd[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(16),
      I1 => \testctrl_reg_reg[6]_9\(16),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(16),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(16),
      O => \reg_data_rd[16]_i_6_n_0\
    );
\reg_data_rd[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(0),
      I1 => \testctrl_reg_reg[2]_6\(16),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(16),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(16),
      O => \reg_data_rd[16]_i_7_n_0\
    );
\reg_data_rd[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(17),
      I1 => \testctrl_reg_reg[6]_9\(17),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(17),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(17),
      O => \testctrl_reg_reg[7][17]_0\
    );
\reg_data_rd[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(1),
      I1 => \testctrl_reg_reg[2]_6\(17),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(17),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(17),
      O => \testctrl_reg_reg[3][17]_0\
    );
\reg_data_rd[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(18),
      I1 => \testctrl_reg_reg[6]_9\(18),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(18),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(18),
      O => \testctrl_reg_reg[7][18]_0\
    );
\reg_data_rd[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(2),
      I1 => \testctrl_reg_reg[2]_6\(18),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(18),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(18),
      O => \testctrl_reg_reg[3][18]_0\
    );
\reg_data_rd[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(3),
      I1 => \testctrl_reg_reg[2]_6\(19),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(19),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(19),
      O => \testctrl_reg_reg[3][19]_0\
    );
\reg_data_rd[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(19),
      I1 => \testctrl_reg_reg[6]_9\(19),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(19),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(19),
      O => \testctrl_reg_reg[7][19]_0\
    );
\reg_data_rd[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(1),
      I1 => \testctrl_reg_reg[2]_6\(1),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(1),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(0),
      O => \reg_data_rd[1]_i_7_n_0\
    );
\reg_data_rd[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(1),
      I1 => \testctrl_reg_reg[6]_9\(1),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[5][31]_0\(1),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(1),
      O => \reg_data_rd[1]_i_8_n_0\
    );
\reg_data_rd[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACF0AC00"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(4),
      I1 => \testctrl_reg_reg[2]_6\(20),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \testctrl_reg_reg[1]_5\(20),
      O => \testctrl_reg_reg[3][20]_0\
    );
\reg_data_rd[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(5),
      I1 => \testctrl_reg_reg[2]_6\(21),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(21),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(21),
      O => \reg_data_rd[21]_i_4_n_0\
    );
\reg_data_rd[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(21),
      I1 => \testctrl_reg_reg[6]_9\(21),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(21),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(21),
      O => \reg_data_rd[21]_i_5_n_0\
    );
\reg_data_rd[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(22),
      I1 => \testctrl_reg_reg[6]_9\(22),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(22),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(22),
      O => \testctrl_reg_reg[7][22]_0\
    );
\reg_data_rd[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(6),
      I1 => \testctrl_reg_reg[2]_6\(22),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(22),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(22),
      O => \testctrl_reg_reg[3][22]_0\
    );
\reg_data_rd[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(23),
      I1 => \testctrl_reg_reg[6]_9\(23),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(23),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(23),
      O => \reg_data_rd[23]_i_4_n_0\
    );
\reg_data_rd[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(7),
      I1 => \testctrl_reg_reg[2]_6\(23),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(23),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(23),
      O => \reg_data_rd[23]_i_5_n_0\
    );
\reg_data_rd[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(24),
      I1 => \testctrl_reg_reg[6]_9\(24),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(24),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(24),
      O => \reg_data_rd[24]_i_5_n_0\
    );
\reg_data_rd[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(8),
      I1 => \testctrl_reg_reg[2]_6\(24),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(24),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(24),
      O => \reg_data_rd[24]_i_6_n_0\
    );
\reg_data_rd[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(25),
      I1 => \testctrl_reg_reg[6]_9\(25),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(25),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(25),
      O => \reg_data_rd[25]_i_4_n_0\
    );
\reg_data_rd[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(9),
      I1 => \testctrl_reg_reg[2]_6\(25),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(25),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(25),
      O => \reg_data_rd[25]_i_5_n_0\
    );
\reg_data_rd[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(26),
      I1 => \testctrl_reg_reg[6]_9\(26),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(26),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(26),
      O => \testctrl_reg_reg[7][26]_0\
    );
\reg_data_rd[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(10),
      I1 => \testctrl_reg_reg[2]_6\(26),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(26),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(26),
      O => \testctrl_reg_reg[3][26]_0\
    );
\reg_data_rd[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(27),
      I1 => \testctrl_reg_reg[6]_9\(27),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(27),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(27),
      O => \testctrl_reg_reg[7][27]_0\
    );
\reg_data_rd[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(11),
      I1 => \testctrl_reg_reg[2]_6\(27),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(27),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(27),
      O => \testctrl_reg_reg[3][27]_0\
    );
\reg_data_rd[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(28),
      I1 => \testctrl_reg_reg[6]_9\(28),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(28),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(28),
      O => \reg_data_rd[28]_i_4_n_0\
    );
\reg_data_rd[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(12),
      I1 => \testctrl_reg_reg[2]_6\(28),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(28),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(28),
      O => \reg_data_rd[28]_i_5_n_0\
    );
\reg_data_rd[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(29),
      I1 => \testctrl_reg_reg[6]_9\(29),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(29),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(29),
      O => \reg_data_rd[29]_i_4_n_0\
    );
\reg_data_rd[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(13),
      I1 => \testctrl_reg_reg[2]_6\(29),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(29),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(29),
      O => \reg_data_rd[29]_i_5_n_0\
    );
\reg_data_rd[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(2),
      I1 => \testctrl_reg_reg[6]_9\(2),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[5][31]_0\(2),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(2),
      O => \reg_data_rd[2]_i_4_n_0\
    );
\reg_data_rd[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(2),
      I1 => \testctrl_reg_reg[2]_6\(2),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(2),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(1),
      O => \reg_data_rd[2]_i_5_n_0\
    );
\reg_data_rd[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^testctrl_reg_reg[3][31]_0\(14),
      I1 => \testctrl_reg_reg[2]_6\(30),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[1]_5\(30),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[0]_4\(30),
      O => \reg_data_rd[30]_i_7_n_0\
    );
\reg_data_rd[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(30),
      I1 => \testctrl_reg_reg[6]_9\(30),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(30),
      I4 => Q(0),
      I5 => \testctrl_reg_reg[4]_7\(30),
      O => \reg_data_rd[30]_i_8_n_0\
    );
\reg_data_rd[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \testctrl_reg_reg[0]_4\(31),
      I1 => \^testctrl_reg_reg[3][31]_0\(15),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \testctrl_reg_reg[1]_5\(31),
      O => \testctrl_reg_reg[0][31]_0\
    );
\reg_data_rd[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(3),
      I1 => \testctrl_reg_reg[2]_6\(3),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(3),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(2),
      O => \reg_data_rd[3]_i_6_n_0\
    );
\reg_data_rd[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(3),
      I1 => \testctrl_reg_reg[6]_9\(3),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[5][31]_0\(3),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(3),
      O => \reg_data_rd[3]_i_7_n_0\
    );
\reg_data_rd[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(4),
      I1 => \testctrl_reg_reg[6]_9\(4),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(4),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(4),
      O => \testctrl_reg_reg[7][4]_0\
    );
\reg_data_rd[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(4),
      I1 => \testctrl_reg_reg[2]_6\(4),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(4),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(3),
      O => \testctrl_reg_reg[3][4]_0\
    );
\reg_data_rd[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(5),
      I1 => \testctrl_reg_reg[2]_6\(5),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(5),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(4),
      O => \reg_data_rd[5]_i_5_n_0\
    );
\reg_data_rd[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(5),
      I1 => \testctrl_reg_reg[6]_9\(5),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(5),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(5),
      O => \reg_data_rd[5]_i_6_n_0\
    );
\reg_data_rd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(6),
      I1 => \testctrl_reg_reg[6]_9\(6),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(6),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(6),
      O => \reg_data_rd[6]_i_5_n_0\
    );
\reg_data_rd[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(6),
      I1 => \testctrl_reg_reg[2]_6\(6),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(6),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(5),
      O => \reg_data_rd[6]_i_6_n_0\
    );
\reg_data_rd[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(7),
      I1 => \testctrl_reg_reg[2]_6\(7),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(7),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(6),
      O => \reg_data_rd[7]_i_8_n_0\
    );
\reg_data_rd[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(7),
      I1 => \testctrl_reg_reg[6]_9\(7),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(7),
      I4 => Q(0),
      I5 => tc_lcl_datagen_len_mask(7),
      O => \reg_data_rd[7]_i_9_n_0\
    );
\reg_data_rd[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(8),
      I1 => \testctrl_reg_reg[6]_9\(8),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(8),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(0),
      O => \reg_data_rd[8]_i_6_n_0\
    );
\reg_data_rd[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(8),
      I1 => \testctrl_reg_reg[2]_6\(8),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(8),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(7),
      O => \reg_data_rd[8]_i_7_n_0\
    );
\reg_data_rd[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \testctrl_reg_reg[7]_10\(9),
      I1 => \testctrl_reg_reg[6]_9\(9),
      I2 => Q(1),
      I3 => \testctrl_reg_reg[5]_8\(9),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[4][31]_0\(1),
      O => \reg_data_rd[9]_i_5_n_0\
    );
\reg_data_rd[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_lcl_datagen_chance(9),
      I1 => \testctrl_reg_reg[2]_6\(9),
      I2 => Q(1),
      I3 => \^testctrl_reg_reg[1][15]_0\(9),
      I4 => Q(0),
      I5 => \^testctrl_reg_reg[0][20]_0\(8),
      O => \reg_data_rd[9]_i_6_n_0\
    );
\reg_data_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(0),
      Q => \reg_data_rd_reg[31]_0\(0),
      R => '0'
    );
\reg_data_rd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(6),
      Q => \reg_data_rd_reg[31]_0\(10),
      R => '0'
    );
\reg_data_rd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(7),
      Q => \reg_data_rd_reg[31]_0\(11),
      R => '0'
    );
\reg_data_rd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[12]_0\,
      Q => \reg_data_rd_reg[31]_0\(12),
      R => \reg_data_rd_reg[15]_0\
    );
\reg_data_rd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(8),
      Q => \reg_data_rd_reg[31]_0\(13),
      R => '0'
    );
\reg_data_rd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(9),
      Q => \reg_data_rd_reg[31]_0\(14),
      R => '0'
    );
\reg_data_rd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[15]_1\,
      Q => \reg_data_rd_reg[31]_0\(15),
      R => \reg_data_rd_reg[15]_0\
    );
\reg_data_rd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(10),
      Q => \reg_data_rd_reg[31]_0\(16),
      R => '0'
    );
\reg_data_rd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(11),
      Q => \reg_data_rd_reg[31]_0\(17),
      R => '0'
    );
\reg_data_rd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(12),
      Q => \reg_data_rd_reg[31]_0\(18),
      R => '0'
    );
\reg_data_rd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(13),
      Q => \reg_data_rd_reg[31]_0\(19),
      R => '0'
    );
\reg_data_rd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(1),
      Q => \reg_data_rd_reg[31]_0\(1),
      R => '0'
    );
\reg_data_rd_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[1]_i_7_n_0\,
      I1 => \reg_data_rd[1]_i_8_n_0\,
      O => \regacc_pre2_addr_reg[2]_13\,
      S => Q(2)
    );
\reg_data_rd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(14),
      Q => \reg_data_rd_reg[31]_0\(20),
      R => '0'
    );
\reg_data_rd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(15),
      Q => \reg_data_rd_reg[31]_0\(21),
      R => '0'
    );
\reg_data_rd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(16),
      Q => \reg_data_rd_reg[31]_0\(22),
      R => '0'
    );
\reg_data_rd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(17),
      Q => \reg_data_rd_reg[31]_0\(23),
      R => '0'
    );
\reg_data_rd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10\,
      Q => \reg_data_rd_reg[31]_0\(24),
      R => '0'
    );
\reg_data_rd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9\,
      Q => \reg_data_rd_reg[31]_0\(25),
      R => '0'
    );
\reg_data_rd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(18),
      Q => \reg_data_rd_reg[31]_0\(26),
      R => '0'
    );
\reg_data_rd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(19),
      Q => \reg_data_rd_reg[31]_0\(27),
      R => '0'
    );
\reg_data_rd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(20),
      Q => \reg_data_rd_reg[31]_0\(28),
      R => '0'
    );
\reg_data_rd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(21),
      Q => \reg_data_rd_reg[31]_0\(29),
      R => '0'
    );
\reg_data_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[2]_0\,
      Q => \reg_data_rd_reg[31]_0\(2),
      R => \reg_data_rd_reg[15]_0\
    );
\reg_data_rd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(22),
      Q => \reg_data_rd_reg[31]_0\(30),
      R => '0'
    );
\reg_data_rd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(1),
      D => \reg_data_rd_reg[31]_1\(23),
      Q => \reg_data_rd_reg[31]_0\(31),
      R => '0'
    );
\reg_data_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(2),
      Q => \reg_data_rd_reg[31]_0\(3),
      R => '0'
    );
\reg_data_rd_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[3]_i_6_n_0\,
      I1 => \reg_data_rd[3]_i_7_n_0\,
      O => \regacc_pre2_addr_reg[2]_12\,
      S => Q(2)
    );
\reg_data_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[4]_0\,
      Q => \reg_data_rd_reg[31]_0\(4),
      R => \reg_data_rd_reg[15]_0\
    );
\reg_data_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[5]_0\,
      Q => \reg_data_rd_reg[31]_0\(5),
      R => \reg_data_rd_reg[15]_0\
    );
\reg_data_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(3),
      Q => \reg_data_rd_reg[31]_0\(6),
      R => '0'
    );
\reg_data_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(4),
      Q => \reg_data_rd_reg[31]_0\(7),
      R => '0'
    );
\reg_data_rd_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_rd[7]_i_8_n_0\,
      I1 => \reg_data_rd[7]_i_9_n_0\,
      O => \regacc_pre2_addr_reg[2]_11\,
      S => Q(2)
    );
\reg_data_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[31]_1\(5),
      Q => \reg_data_rd_reg[31]_0\(8),
      R => '0'
    );
\reg_data_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \reg_data_rd_reg[16]_0\(0),
      D => \reg_data_rd_reg[9]_0\,
      Q => \reg_data_rd_reg[31]_0\(9),
      R => \reg_data_rd_reg[15]_0\
    );
reg_read_prev2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \^reg_read_prev\,
      Q => reg_read_prev2,
      R => '0'
    );
reg_read_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => reg_int_read,
      Q => \^reg_read_prev\,
      R => '0'
    );
\reset_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tcp_reset\,
      I1 => reset_prev,
      O => E(0)
    );
\s_stat[window_sz][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(10),
      I4 => \s_stat_reg[window_sz][15]_0\(9),
      O => D(9)
    );
\s_stat[window_sz][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(11),
      I4 => \s_stat_reg[window_sz][15]_0\(10),
      O => D(10)
    );
\s_stat[window_sz][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(12),
      I4 => \s_stat_reg[window_sz][15]_0\(11),
      O => D(11)
    );
\s_stat[window_sz][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(13),
      I4 => \s_stat_reg[window_sz][15]_0\(12),
      O => D(12)
    );
\s_stat[window_sz][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(14),
      I4 => \s_stat_reg[window_sz][15]_0\(13),
      O => D(13)
    );
\s_stat[window_sz][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(15),
      I4 => \s_stat_reg[window_sz][15]_0\(14),
      O => D(14)
    );
\s_stat[window_sz][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^testctrl_reg_reg[1][15]_0\(5),
      I1 => \^testctrl_reg_reg[1][15]_0\(4),
      I2 => \^testctrl_reg_reg[1][15]_0\(7),
      I3 => \^testctrl_reg_reg[1][15]_0\(6),
      I4 => \s_stat[window_sz][15]_i_5_n_0\,
      O => \s_stat[window_sz][15]_i_2_n_0\
    );
\s_stat[window_sz][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^testctrl_reg_reg[1][15]_0\(13),
      I1 => \^testctrl_reg_reg[1][15]_0\(12),
      I2 => \^testctrl_reg_reg[1][15]_0\(14),
      I3 => \^testctrl_reg_reg[1][15]_0\(15),
      I4 => \s_stat[window_sz][15]_i_6_n_0\,
      O => \s_stat[window_sz][15]_i_3_n_0\
    );
\s_stat[window_sz][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^testctrl_reg_reg[1][15]_0\(2),
      I1 => \^testctrl_reg_reg[1][15]_0\(3),
      I2 => \^testctrl_reg_reg[1][15]_0\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(1),
      O => \s_stat[window_sz][15]_i_5_n_0\
    );
\s_stat[window_sz][15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^testctrl_reg_reg[1][15]_0\(10),
      I1 => \^testctrl_reg_reg[1][15]_0\(11),
      I2 => \^testctrl_reg_reg[1][15]_0\(8),
      I3 => \^testctrl_reg_reg[1][15]_0\(9),
      O => \s_stat[window_sz][15]_i_6_n_0\
    );
\s_stat[window_sz][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(1),
      I4 => \s_stat_reg[window_sz][15]_0\(0),
      O => D(0)
    );
\s_stat[window_sz][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(2),
      I4 => \s_stat_reg[window_sz][15]_0\(1),
      O => D(1)
    );
\s_stat[window_sz][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(3),
      I4 => \s_stat_reg[window_sz][15]_0\(2),
      O => D(2)
    );
\s_stat[window_sz][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(4),
      I4 => \s_stat_reg[window_sz][15]_0\(3),
      O => D(3)
    );
\s_stat[window_sz][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(5),
      I4 => \s_stat_reg[window_sz][15]_0\(4),
      O => D(4)
    );
\s_stat[window_sz][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(6),
      I4 => \s_stat_reg[window_sz][15]_0\(5),
      O => D(5)
    );
\s_stat[window_sz][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(7),
      I4 => \s_stat_reg[window_sz][15]_0\(6),
      O => D(6)
    );
\s_stat[window_sz][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(8),
      I4 => \s_stat_reg[window_sz][15]_0\(7),
      O => D(7)
    );
\s_stat[window_sz][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FE000"
    )
        port map (
      I0 => \s_stat[window_sz][15]_i_2_n_0\,
      I1 => \s_stat[window_sz][15]_i_3_n_0\,
      I2 => \s_stat_reg[window_sz][15]\(0),
      I3 => \^testctrl_reg_reg[1][15]_0\(9),
      I4 => \s_stat_reg[window_sz][15]_0\(8),
      O => D(8)
    );
some_idx1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => some_idx1_i_2_n_0,
      I1 => \high_idx1[0]_i_3_n_0\,
      I2 => p_8_in7_in,
      I3 => p_9_in8_in,
      I4 => p_6_in5_in,
      I5 => p_7_in6_in,
      O => fnet_or_reduction
    );
some_idx1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_12_in11_in,
      I1 => \to_count_reg_n_0_[64]\,
      I2 => p_4_in3_in,
      I3 => p_0_in0_in,
      I4 => p_11_in10_in,
      I5 => p_10_in9_in,
      O => some_idx1_i_2_n_0
    );
some_idx1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fnet_or_reduction,
      Q => some_idx1,
      R => '0'
    );
tcp_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => access_done0,
      Q => \^tcp_reset\,
      R => '0'
    );
\testctrl_reg_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \testctrl_reg_reg_n_0_[0][0]\,
      R => '0'
    );
\testctrl_reg_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \^testctrl_reg_reg[0][20]_0\(9),
      R => '0'
    );
\testctrl_reg_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \testctrl_reg_reg[0]_4\(11),
      R => '0'
    );
\testctrl_reg_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \testctrl_reg_reg[0]_4\(12),
      R => '0'
    );
\testctrl_reg_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \testctrl_reg_reg[0]_4\(13),
      R => '0'
    );
\testctrl_reg_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg[0]_4\(14),
      R => '0'
    );
\testctrl_reg_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg[0]_4\(15),
      R => '0'
    );
\testctrl_reg_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[0]_4\(16),
      R => '0'
    );
\testctrl_reg_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[0]_4\(17),
      R => '0'
    );
\testctrl_reg_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[0]_4\(18),
      R => '0'
    );
\testctrl_reg_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[0]_4\(19),
      R => '0'
    );
\testctrl_reg_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \^testctrl_reg_reg[0][20]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \^testctrl_reg_reg[0][20]_0\(10),
      R => '0'
    );
\testctrl_reg_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[0]_4\(21),
      R => '0'
    );
\testctrl_reg_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[0]_4\(22),
      R => '0'
    );
\testctrl_reg_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[0]_4\(23),
      R => '0'
    );
\testctrl_reg_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[0]_4\(24),
      R => '0'
    );
\testctrl_reg_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[0]_4\(25),
      R => '0'
    );
\testctrl_reg_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[0]_4\(26),
      R => '0'
    );
\testctrl_reg_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[0]_4\(27),
      R => '0'
    );
\testctrl_reg_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[0]_4\(28),
      R => '0'
    );
\testctrl_reg_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[0]_4\(29),
      R => '0'
    );
\testctrl_reg_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \^testctrl_reg_reg[0][20]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[0]_4\(30),
      R => '0'
    );
\testctrl_reg_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \testctrl_reg_reg[0]_4\(31),
      R => '0'
    );
\testctrl_reg_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \^testctrl_reg_reg[0][20]_0\(2),
      R => '0'
    );
\testctrl_reg_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \^testctrl_reg_reg[0][20]_0\(3),
      R => '0'
    );
\testctrl_reg_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \^testctrl_reg_reg[0][20]_0\(4),
      R => '0'
    );
\testctrl_reg_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \^testctrl_reg_reg[0][20]_0\(5),
      R => '0'
    );
\testctrl_reg_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \^testctrl_reg_reg[0][20]_0\(6),
      R => '0'
    );
\testctrl_reg_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \^testctrl_reg_reg[0][20]_0\(7),
      R => '0'
    );
\testctrl_reg_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[0][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \^testctrl_reg_reg[0][20]_0\(8),
      R => '0'
    );
\testctrl_reg_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \^testctrl_reg_reg[1][15]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \^testctrl_reg_reg[1][15]_0\(10),
      R => '0'
    );
\testctrl_reg_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \^testctrl_reg_reg[1][15]_0\(11),
      R => '0'
    );
\testctrl_reg_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \^testctrl_reg_reg[1][15]_0\(12),
      R => '0'
    );
\testctrl_reg_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \^testctrl_reg_reg[1][15]_0\(13),
      R => '0'
    );
\testctrl_reg_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \^testctrl_reg_reg[1][15]_0\(14),
      R => '0'
    );
\testctrl_reg_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \^testctrl_reg_reg[1][15]_0\(15),
      R => '0'
    );
\testctrl_reg_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[1]_5\(16),
      R => '0'
    );
\testctrl_reg_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[1]_5\(17),
      R => '0'
    );
\testctrl_reg_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[1]_5\(18),
      R => '0'
    );
\testctrl_reg_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[1]_5\(19),
      R => '0'
    );
\testctrl_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \^testctrl_reg_reg[1][15]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \testctrl_reg_reg[1]_5\(20),
      R => '0'
    );
\testctrl_reg_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[1]_5\(21),
      R => '0'
    );
\testctrl_reg_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[1]_5\(22),
      R => '0'
    );
\testctrl_reg_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[1]_5\(23),
      R => '0'
    );
\testctrl_reg_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[1]_5\(24),
      R => '0'
    );
\testctrl_reg_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[1]_5\(25),
      R => '0'
    );
\testctrl_reg_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[1]_5\(26),
      R => '0'
    );
\testctrl_reg_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[1]_5\(27),
      R => '0'
    );
\testctrl_reg_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[1]_5\(28),
      R => '0'
    );
\testctrl_reg_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[1]_5\(29),
      R => '0'
    );
\testctrl_reg_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \^testctrl_reg_reg[1][15]_0\(2),
      R => '0'
    );
\testctrl_reg_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[1]_5\(30),
      R => '0'
    );
\testctrl_reg_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \testctrl_reg_reg[1]_5\(31),
      R => '0'
    );
\testctrl_reg_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \^testctrl_reg_reg[1][15]_0\(3),
      R => '0'
    );
\testctrl_reg_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \^testctrl_reg_reg[1][15]_0\(4),
      R => '0'
    );
\testctrl_reg_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \^testctrl_reg_reg[1][15]_0\(5),
      R => '0'
    );
\testctrl_reg_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \^testctrl_reg_reg[1][15]_0\(6),
      R => '0'
    );
\testctrl_reg_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \^testctrl_reg_reg[1][15]_0\(7),
      R => '0'
    );
\testctrl_reg_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \^testctrl_reg_reg[1][15]_0\(8),
      R => '0'
    );
\testctrl_reg_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[1][31]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \^testctrl_reg_reg[1][15]_0\(9),
      R => '0'
    );
\testctrl_reg_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \^testctrl_reg_reg[2][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \testctrl_reg_reg[2]_6\(10),
      R => '0'
    );
\testctrl_reg_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \testctrl_reg_reg[2]_6\(11),
      R => '0'
    );
\testctrl_reg_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \testctrl_reg_reg[2]_6\(12),
      R => '0'
    );
\testctrl_reg_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \testctrl_reg_reg[2]_6\(13),
      R => '0'
    );
\testctrl_reg_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg[2]_6\(14),
      R => '0'
    );
\testctrl_reg_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg[2]_6\(15),
      R => '0'
    );
\testctrl_reg_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[2]_6\(16),
      R => '0'
    );
\testctrl_reg_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[2]_6\(17),
      R => '0'
    );
\testctrl_reg_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[2]_6\(18),
      R => '0'
    );
\testctrl_reg_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[2]_6\(19),
      R => '0'
    );
\testctrl_reg_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \testctrl_reg_reg[2]_6\(1),
      R => '0'
    );
\testctrl_reg_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \testctrl_reg_reg[2]_6\(20),
      R => '0'
    );
\testctrl_reg_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[2]_6\(21),
      R => '0'
    );
\testctrl_reg_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[2]_6\(22),
      R => '0'
    );
\testctrl_reg_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[2]_6\(23),
      R => '0'
    );
\testctrl_reg_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[2]_6\(24),
      R => '0'
    );
\testctrl_reg_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[2]_6\(25),
      R => '0'
    );
\testctrl_reg_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[2]_6\(26),
      R => '0'
    );
\testctrl_reg_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[2]_6\(27),
      R => '0'
    );
\testctrl_reg_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[2]_6\(28),
      R => '0'
    );
\testctrl_reg_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[2]_6\(29),
      R => '0'
    );
\testctrl_reg_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \testctrl_reg_reg[2]_6\(2),
      R => '0'
    );
\testctrl_reg_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[2]_6\(30),
      R => '0'
    );
\testctrl_reg_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \^testctrl_reg_reg[2][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \testctrl_reg_reg[2]_6\(3),
      R => '0'
    );
\testctrl_reg_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \testctrl_reg_reg[2]_6\(4),
      R => '0'
    );
\testctrl_reg_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \testctrl_reg_reg[2]_6\(5),
      R => '0'
    );
\testctrl_reg_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \testctrl_reg_reg[2]_6\(6),
      R => '0'
    );
\testctrl_reg_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \testctrl_reg_reg[2]_6\(7),
      R => '0'
    );
\testctrl_reg_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \testctrl_reg_reg[2]_6\(8),
      R => '0'
    );
\testctrl_reg_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[2][0]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \testctrl_reg_reg[2]_6\(9),
      R => '0'
    );
\testctrl_reg_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => tc_lcl_datagen_chance(0),
      R => '0'
    );
\testctrl_reg_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => tc_lcl_datagen_chance(10),
      R => '0'
    );
\testctrl_reg_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => tc_lcl_datagen_chance(11),
      R => '0'
    );
\testctrl_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => tc_lcl_datagen_chance(12),
      R => '0'
    );
\testctrl_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => tc_lcl_datagen_chance(13),
      R => '0'
    );
\testctrl_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => tc_lcl_datagen_chance(14),
      R => '0'
    );
\testctrl_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => tc_lcl_datagen_chance(15),
      R => '0'
    );
\testctrl_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \^testctrl_reg_reg[3][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \^testctrl_reg_reg[3][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \^testctrl_reg_reg[3][31]_0\(2),
      R => '0'
    );
\testctrl_reg_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \^testctrl_reg_reg[3][31]_0\(3),
      R => '0'
    );
\testctrl_reg_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => tc_lcl_datagen_chance(1),
      R => '0'
    );
\testctrl_reg_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \^testctrl_reg_reg[3][31]_0\(4),
      R => '0'
    );
\testctrl_reg_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \^testctrl_reg_reg[3][31]_0\(5),
      R => '0'
    );
\testctrl_reg_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \^testctrl_reg_reg[3][31]_0\(6),
      R => '0'
    );
\testctrl_reg_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \^testctrl_reg_reg[3][31]_0\(7),
      R => '0'
    );
\testctrl_reg_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \^testctrl_reg_reg[3][31]_0\(8),
      R => '0'
    );
\testctrl_reg_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \^testctrl_reg_reg[3][31]_0\(9),
      R => '0'
    );
\testctrl_reg_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \^testctrl_reg_reg[3][31]_0\(10),
      R => '0'
    );
\testctrl_reg_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \^testctrl_reg_reg[3][31]_0\(11),
      R => '0'
    );
\testctrl_reg_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \^testctrl_reg_reg[3][31]_0\(12),
      R => '0'
    );
\testctrl_reg_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \^testctrl_reg_reg[3][31]_0\(13),
      R => '0'
    );
\testctrl_reg_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => tc_lcl_datagen_chance(2),
      R => '0'
    );
\testctrl_reg_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \^testctrl_reg_reg[3][31]_0\(14),
      R => '0'
    );
\testctrl_reg_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \^testctrl_reg_reg[3][31]_0\(15),
      R => '0'
    );
\testctrl_reg_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => tc_lcl_datagen_chance(3),
      R => '0'
    );
\testctrl_reg_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => tc_lcl_datagen_chance(4),
      R => '0'
    );
\testctrl_reg_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => tc_lcl_datagen_chance(5),
      R => '0'
    );
\testctrl_reg_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => tc_lcl_datagen_chance(6),
      R => '0'
    );
\testctrl_reg_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => tc_lcl_datagen_chance(7),
      R => '0'
    );
\testctrl_reg_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => tc_lcl_datagen_chance(8),
      R => '0'
    );
\testctrl_reg_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[3][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => tc_lcl_datagen_chance(9),
      R => '0'
    );
\testctrl_reg_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => tc_lcl_datagen_len_mask(0),
      R => '0'
    );
\testctrl_reg_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \^testctrl_reg_reg[4][31]_0\(2),
      R => '0'
    );
\testctrl_reg_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \^testctrl_reg_reg[4][31]_0\(3),
      R => '0'
    );
\testctrl_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \^testctrl_reg_reg[4][31]_0\(4),
      R => '0'
    );
\testctrl_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \^testctrl_reg_reg[4][31]_0\(5),
      R => '0'
    );
\testctrl_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg_n_0_[4][14]\,
      R => '0'
    );
\testctrl_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg_n_0_[4][15]\,
      R => '0'
    );
\testctrl_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[4]_7\(16),
      R => '0'
    );
\testctrl_reg_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[4]_7\(17),
      R => '0'
    );
\testctrl_reg_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[4]_7\(18),
      R => '0'
    );
\testctrl_reg_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[4]_7\(19),
      R => '0'
    );
\testctrl_reg_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => tc_lcl_datagen_len_mask(1),
      R => '0'
    );
\testctrl_reg_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \^testctrl_reg_reg[4][31]_0\(6),
      R => '0'
    );
\testctrl_reg_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[4]_7\(21),
      R => '0'
    );
\testctrl_reg_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[4]_7\(22),
      R => '0'
    );
\testctrl_reg_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[4]_7\(23),
      R => '0'
    );
\testctrl_reg_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[4]_7\(24),
      R => '0'
    );
\testctrl_reg_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[4]_7\(25),
      R => '0'
    );
\testctrl_reg_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[4]_7\(26),
      R => '0'
    );
\testctrl_reg_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[4]_7\(27),
      R => '0'
    );
\testctrl_reg_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[4]_7\(28),
      R => '0'
    );
\testctrl_reg_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[4]_7\(29),
      R => '0'
    );
\testctrl_reg_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => tc_lcl_datagen_len_mask(2),
      R => '0'
    );
\testctrl_reg_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[4]_7\(30),
      R => '0'
    );
\testctrl_reg_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \^testctrl_reg_reg[4][31]_0\(7),
      R => '0'
    );
\testctrl_reg_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => tc_lcl_datagen_len_mask(3),
      R => '0'
    );
\testctrl_reg_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => tc_lcl_datagen_len_mask(4),
      R => '0'
    );
\testctrl_reg_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => tc_lcl_datagen_len_mask(5),
      R => '0'
    );
\testctrl_reg_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => tc_lcl_datagen_len_mask(6),
      R => '0'
    );
\testctrl_reg_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => tc_lcl_datagen_len_mask(7),
      R => '0'
    );
\testctrl_reg_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \^testctrl_reg_reg[4][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[4][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \^testctrl_reg_reg[4][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \^testctrl_reg_reg[5][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \testctrl_reg_reg[5]_8\(10),
      R => '0'
    );
\testctrl_reg_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \testctrl_reg_reg[5]_8\(11),
      R => '0'
    );
\testctrl_reg_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \testctrl_reg_reg[5]_8\(12),
      R => '0'
    );
\testctrl_reg_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \testctrl_reg_reg[5]_8\(13),
      R => '0'
    );
\testctrl_reg_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg[5]_8\(14),
      R => '0'
    );
\testctrl_reg_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg[5]_8\(15),
      R => '0'
    );
\testctrl_reg_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[5]_8\(16),
      R => '0'
    );
\testctrl_reg_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[5]_8\(17),
      R => '0'
    );
\testctrl_reg_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[5]_8\(18),
      R => '0'
    );
\testctrl_reg_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[5]_8\(19),
      R => '0'
    );
\testctrl_reg_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \^testctrl_reg_reg[5][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \^testctrl_reg_reg[5][31]_0\(4),
      R => '0'
    );
\testctrl_reg_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[5]_8\(21),
      R => '0'
    );
\testctrl_reg_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[5]_8\(22),
      R => '0'
    );
\testctrl_reg_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[5]_8\(23),
      R => '0'
    );
\testctrl_reg_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[5]_8\(24),
      R => '0'
    );
\testctrl_reg_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[5]_8\(25),
      R => '0'
    );
\testctrl_reg_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[5]_8\(26),
      R => '0'
    );
\testctrl_reg_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[5]_8\(27),
      R => '0'
    );
\testctrl_reg_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[5]_8\(28),
      R => '0'
    );
\testctrl_reg_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[5]_8\(29),
      R => '0'
    );
\testctrl_reg_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \^testctrl_reg_reg[5][31]_0\(2),
      R => '0'
    );
\testctrl_reg_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[5]_8\(30),
      R => '0'
    );
\testctrl_reg_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \^testctrl_reg_reg[5][31]_0\(5),
      R => '0'
    );
\testctrl_reg_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \^testctrl_reg_reg[5][31]_0\(3),
      R => '0'
    );
\testctrl_reg_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \testctrl_reg_reg[5]_8\(4),
      R => '0'
    );
\testctrl_reg_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \testctrl_reg_reg[5]_8\(5),
      R => '0'
    );
\testctrl_reg_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \testctrl_reg_reg[5]_8\(6),
      R => '0'
    );
\testctrl_reg_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \testctrl_reg_reg[5]_8\(7),
      R => '0'
    );
\testctrl_reg_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \testctrl_reg_reg[5]_8\(8),
      R => '0'
    );
\testctrl_reg_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[5][0]_0\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \testctrl_reg_reg[5]_8\(9),
      R => '0'
    );
\testctrl_reg_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \testctrl_reg_reg[6]_9\(0),
      R => '0'
    );
\testctrl_reg_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \testctrl_reg_reg[6]_9\(10),
      R => '0'
    );
\testctrl_reg_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \testctrl_reg_reg[6]_9\(11),
      R => '0'
    );
\testctrl_reg_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \testctrl_reg_reg[6]_9\(12),
      R => '0'
    );
\testctrl_reg_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \testctrl_reg_reg[6]_9\(13),
      R => '0'
    );
\testctrl_reg_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg[6]_9\(14),
      R => '0'
    );
\testctrl_reg_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg[6]_9\(15),
      R => '0'
    );
\testctrl_reg_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[6]_9\(16),
      R => '0'
    );
\testctrl_reg_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[6]_9\(17),
      R => '0'
    );
\testctrl_reg_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[6]_9\(18),
      R => '0'
    );
\testctrl_reg_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[6]_9\(19),
      R => '0'
    );
\testctrl_reg_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \testctrl_reg_reg[6]_9\(1),
      R => '0'
    );
\testctrl_reg_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \testctrl_reg_reg[6][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[6]_9\(21),
      R => '0'
    );
\testctrl_reg_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[6]_9\(22),
      R => '0'
    );
\testctrl_reg_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[6]_9\(23),
      R => '0'
    );
\testctrl_reg_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[6]_9\(24),
      R => '0'
    );
\testctrl_reg_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[6]_9\(25),
      R => '0'
    );
\testctrl_reg_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[6]_9\(26),
      R => '0'
    );
\testctrl_reg_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[6]_9\(27),
      R => '0'
    );
\testctrl_reg_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[6]_9\(28),
      R => '0'
    );
\testctrl_reg_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[6]_9\(29),
      R => '0'
    );
\testctrl_reg_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \testctrl_reg_reg[6]_9\(2),
      R => '0'
    );
\testctrl_reg_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[6]_9\(30),
      R => '0'
    );
\testctrl_reg_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \testctrl_reg_reg[6][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \testctrl_reg_reg[6]_9\(3),
      R => '0'
    );
\testctrl_reg_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \testctrl_reg_reg[6]_9\(4),
      R => '0'
    );
\testctrl_reg_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \testctrl_reg_reg[6]_9\(5),
      R => '0'
    );
\testctrl_reg_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \testctrl_reg_reg[6]_9\(6),
      R => '0'
    );
\testctrl_reg_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \testctrl_reg_reg[6]_9\(7),
      R => '0'
    );
\testctrl_reg_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \testctrl_reg_reg[6]_9\(8),
      R => '0'
    );
\testctrl_reg_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[6][31]_2\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \testctrl_reg_reg[6]_9\(9),
      R => '0'
    );
\testctrl_reg_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(0),
      Q => \testctrl_reg_reg[7]_10\(0),
      R => '0'
    );
\testctrl_reg_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(10),
      Q => \testctrl_reg_reg[7]_10\(10),
      R => '0'
    );
\testctrl_reg_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(11),
      Q => \testctrl_reg_reg[7]_10\(11),
      R => '0'
    );
\testctrl_reg_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(12),
      Q => \testctrl_reg_reg[7]_10\(12),
      R => '0'
    );
\testctrl_reg_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(13),
      Q => \testctrl_reg_reg[7]_10\(13),
      R => '0'
    );
\testctrl_reg_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(14),
      Q => \testctrl_reg_reg[7]_10\(14),
      R => '0'
    );
\testctrl_reg_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(15),
      Q => \testctrl_reg_reg[7]_10\(15),
      R => '0'
    );
\testctrl_reg_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(16),
      Q => \testctrl_reg_reg[7]_10\(16),
      R => '0'
    );
\testctrl_reg_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(17),
      Q => \testctrl_reg_reg[7]_10\(17),
      R => '0'
    );
\testctrl_reg_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(18),
      Q => \testctrl_reg_reg[7]_10\(18),
      R => '0'
    );
\testctrl_reg_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(19),
      Q => \testctrl_reg_reg[7]_10\(19),
      R => '0'
    );
\testctrl_reg_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(1),
      Q => \testctrl_reg_reg[7]_10\(1),
      R => '0'
    );
\testctrl_reg_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(20),
      Q => \testctrl_reg_reg[7][31]_0\(0),
      R => '0'
    );
\testctrl_reg_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(21),
      Q => \testctrl_reg_reg[7]_10\(21),
      R => '0'
    );
\testctrl_reg_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(22),
      Q => \testctrl_reg_reg[7]_10\(22),
      R => '0'
    );
\testctrl_reg_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(23),
      Q => \testctrl_reg_reg[7]_10\(23),
      R => '0'
    );
\testctrl_reg_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(24),
      Q => \testctrl_reg_reg[7]_10\(24),
      R => '0'
    );
\testctrl_reg_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(25),
      Q => \testctrl_reg_reg[7]_10\(25),
      R => '0'
    );
\testctrl_reg_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(26),
      Q => \testctrl_reg_reg[7]_10\(26),
      R => '0'
    );
\testctrl_reg_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(27),
      Q => \testctrl_reg_reg[7]_10\(27),
      R => '0'
    );
\testctrl_reg_reg[7][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(28),
      Q => \testctrl_reg_reg[7]_10\(28),
      R => '0'
    );
\testctrl_reg_reg[7][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(29),
      Q => \testctrl_reg_reg[7]_10\(29),
      R => '0'
    );
\testctrl_reg_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(2),
      Q => \testctrl_reg_reg[7]_10\(2),
      R => '0'
    );
\testctrl_reg_reg[7][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(30),
      Q => \testctrl_reg_reg[7]_10\(30),
      R => '0'
    );
\testctrl_reg_reg[7][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(31),
      Q => \testctrl_reg_reg[7][31]_0\(1),
      R => '0'
    );
\testctrl_reg_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(3),
      Q => \testctrl_reg_reg[7]_10\(3),
      R => '0'
    );
\testctrl_reg_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(4),
      Q => \testctrl_reg_reg[7]_10\(4),
      R => '0'
    );
\testctrl_reg_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(5),
      Q => \testctrl_reg_reg[7]_10\(5),
      R => '0'
    );
\testctrl_reg_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(6),
      Q => \testctrl_reg_reg[7]_10\(6),
      R => '0'
    );
\testctrl_reg_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(7),
      Q => \testctrl_reg_reg[7]_10\(7),
      R => '0'
    );
\testctrl_reg_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(8),
      Q => \testctrl_reg_reg[7]_10\(8),
      R => '0'
    );
\testctrl_reg_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => \testctrl_reg_reg[7][31]_1\(0),
      D => \testctrl_reg_reg[6][31]_1\(9),
      Q => \testctrl_reg_reg[7]_10\(9),
      R => '0'
    );
\to_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[74]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(9),
      I3 => \to_count_reg[10]_0\,
      O => \to_count[10]_i_1_n_0\
    );
\to_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[59]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(10),
      I3 => \to_count_reg[11]_0\,
      O => \to_count[11]_i_1_n_0\
    );
\to_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[76]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(11),
      I3 => \to_count_reg[12]_0\,
      O => \to_count[12]_i_1_n_0\
    );
\to_count[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[77]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[15]_i_2_n_0\,
      I4 => sel0(12),
      I5 => \to_count_reg[13]_0\,
      O => \to_count[13]_i_1_n_0\
    );
\to_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[78]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[15]_i_2_n_0\,
      I4 => sel0(13),
      I5 => \to_count_reg[14]_0\,
      O => \to_count[14]_i_1_n_0\
    );
\to_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[63]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[15]_i_2_n_0\,
      I4 => sel0(14),
      I5 => \to_count_reg[15]_0\,
      O => \to_count[15]_i_1_n_0\
    );
\to_count[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => high_idx(5),
      I1 => high_idx(4),
      I2 => high_idx(6),
      I3 => cnt(0),
      I4 => cnt(1),
      O => \to_count[15]_i_2_n_0\
    );
\to_count[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => \to_count[64]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[27]_i_2_n_0\,
      I4 => sel0(15),
      I5 => \to_count_reg[16]_0\,
      O => \to_count[16]_i_1_n_0\
    );
\to_count[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[65]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(16),
      I3 => \to_count_reg[17]_0\,
      O => \to_count[17]_i_1_n_0\
    );
\to_count[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[66]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(17),
      I3 => \to_count_reg[18]_0\,
      O => \to_count[18]_i_1_n_0\
    );
\to_count[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[67]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(18),
      I3 => \to_count_reg[19]_0\,
      O => \to_count[19]_i_1_n_0\
    );
\to_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[65]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(0),
      I3 => \to_count_reg[1]_0\,
      O => \to_count[1]_i_1_n_0\
    );
\to_count[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[68]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(19),
      I3 => \to_count_reg[20]_0\,
      O => \to_count[20]_i_1_n_0\
    );
\to_count[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[69]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(20),
      I3 => \to_count_reg[21]_0\,
      O => \to_count[21]_i_1_n_0\
    );
\to_count[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[70]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(21),
      I3 => \to_count_reg[22]_0\,
      O => \to_count[22]_i_1_n_0\
    );
\to_count[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[71]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(22),
      I3 => \to_count_reg[23]_0\,
      O => \to_count[23]_i_1_n_0\
    );
\to_count[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[72]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(23),
      I3 => \to_count_reg[24]_0\,
      O => \to_count[24]_i_1_n_0\
    );
\to_count[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[73]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(24),
      I3 => \to_count_reg[25]_0\,
      O => \to_count[25]_i_1_n_0\
    );
\to_count[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[74]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(25),
      I3 => \to_count_reg[26]_0\,
      O => \to_count[26]_i_1_n_0\
    );
\to_count[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[59]_i_2_n_0\,
      I1 => \to_count[27]_i_2_n_0\,
      I2 => sel0(26),
      I3 => \to_count_reg[27]_0\,
      O => \to_count[27]_i_1_n_0\
    );
\to_count[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => high_idx(4),
      I1 => cnt(1),
      I2 => cnt(0),
      I3 => high_idx(6),
      I4 => high_idx(5),
      O => \to_count[27]_i_2_n_0\
    );
\to_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[66]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(1),
      I3 => \to_count_reg[2]_0\,
      O => \to_count[2]_i_1_n_0\
    );
\to_count[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[65]_i_2_n_0\,
      I1 => \to_count[47]_i_2_n_0\,
      I2 => sel0(32),
      I3 => \to_count_reg[33]_0\,
      O => \to_count[33]_i_1_n_0\
    );
\to_count[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[66]_i_2_n_0\,
      I1 => \to_count[47]_i_2_n_0\,
      I2 => sel0(33),
      I3 => \out_info[udp]\(1),
      O => \to_count[34]_i_1_n_0\
    );
\to_count[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[67]_i_2_n_0\,
      I1 => \to_count[47]_i_2_n_0\,
      I2 => sel0(34),
      I3 => \out_info[udp]\(0),
      O => \to_count[35]_i_1_n_0\
    );
\to_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[67]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(2),
      I3 => \to_count_reg[3]_0\,
      O => \to_count[3]_i_1_n_0\
    );
\to_count[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[59]_i_2_n_0\,
      I1 => \to_count[47]_i_2_n_0\,
      I2 => sel0(42),
      I3 => \to_count_reg[43]_0\,
      O => \to_count[43]_i_1_n_0\
    );
\to_count[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[76]_i_2_n_0\,
      I1 => \to_count[47]_i_2_n_0\,
      I2 => sel0(43),
      I3 => \to_count_reg[44]_0\,
      O => \to_count[44]_i_1_n_0\
    );
\to_count[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[63]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[47]_i_2_n_0\,
      I4 => sel0(46),
      I5 => \ts_info_counts[start_meas_rtt]\,
      O => \to_count[47]_i_1_n_0\
    );
\to_count[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => high_idx(4),
      I1 => high_idx(5),
      I2 => high_idx(6),
      I3 => cnt(0),
      I4 => cnt(1),
      O => \to_count[47]_i_2_n_0\
    );
\to_count[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => \to_count[64]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[63]_i_3_n_0\,
      I4 => sel0(47),
      I5 => \ts_info_counts[did_repeat]\,
      O => \to_count[48]_i_1_n_0\
    );
\to_count[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[65]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(48),
      I3 => \ts_info_counts[got_ack]\,
      O => \to_count[49]_i_1_n_0\
    );
\to_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[68]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(3),
      I3 => \to_count_reg[4]_0\,
      O => \to_count[4]_i_1_n_0\
    );
\to_count[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[66]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(49),
      I3 => \ts_info_counts[got_meas_rtt]\,
      O => \to_count[50]_i_1_n_0\
    );
\to_count[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[67]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(50),
      I3 => \ts_info_counts[same_ack]\,
      O => \to_count[51]_i_1_n_0\
    );
\to_count[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[68]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(51),
      I3 => \ts_info_counts[twice_same_ack]\,
      O => \to_count[52]_i_1_n_0\
    );
\to_count[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[69]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(52),
      I3 => \ts_info_counts[abort_repeat]\,
      O => \to_count[53]_i_1_n_0\
    );
\to_count[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[70]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(53),
      I3 => \ts_info_counts[connect]\,
      O => \to_count[54]_i_1_n_0\
    );
\to_count[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[71]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(54),
      I3 => \ts_info_counts[got_syn]\,
      O => \to_count[55]_i_1_n_0\
    );
\to_count[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[72]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(55),
      I3 => \ts_info_counts[new_rtt_est]\,
      O => \to_count[56]_i_1_n_0\
    );
\to_count[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[73]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(56),
      I3 => \ts_info_counts[did_keepalive]\,
      O => \to_count[57]_i_1_n_0\
    );
\to_count[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[74]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(57),
      I3 => \to_count_reg[58]_0\,
      O => \to_count[58]_i_1_n_0\
    );
\to_count[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[59]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(58),
      I3 => \to_count_reg[59]_0\,
      O => \to_count[59]_i_1_n_0\
    );
\to_count[59]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => high_idx(3),
      I1 => high_idx(1),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[59]_i_2_n_0\
    );
\to_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[69]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(4),
      I3 => \to_count_reg[5]_0\,
      O => \to_count[5]_i_1_n_0\
    );
\to_count[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[76]_i_2_n_0\,
      I1 => \to_count[63]_i_3_n_0\,
      I2 => sel0(59),
      I3 => \to_count_reg[60]_0\,
      O => \to_count[60]_i_1_n_0\
    );
\to_count[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[77]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[63]_i_3_n_0\,
      I4 => sel0(60),
      I5 => \to_count_reg[61]_0\,
      O => \to_count[61]_i_1_n_0\
    );
\to_count[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[78]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[63]_i_3_n_0\,
      I4 => sel0(61),
      I5 => \info_counts[udp_idp]\,
      O => \to_count[62]_i_1_n_0\
    );
\to_count[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[63]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[63]_i_3_n_0\,
      I4 => sel0(62),
      I5 => \to_count_reg[63]_0\,
      O => \to_count[63]_i_1_n_0\
    );
\to_count[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => high_idx(1),
      I1 => high_idx(3),
      O => \to_count[63]_i_2_n_0\
    );
\to_count[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => high_idx(4),
      I1 => cnt(1),
      I2 => cnt(0),
      I3 => high_idx(6),
      I4 => high_idx(5),
      O => \to_count[63]_i_3_n_0\
    );
\to_count[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => \to_count[64]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[78]_i_3_n_0\,
      I4 => \to_count_reg_n_0_[64]\,
      I5 => \to_count_reg[64]_0\,
      O => \to_count[64]_i_1_n_0\
    );
\to_count[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => high_idx(0),
      I1 => high_idx(2),
      O => \to_count[64]_i_2_n_0\
    );
\to_count[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[65]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_12_in11_in,
      I3 => \to_count_reg[65]_0\,
      O => \to_count[65]_i_1_n_0\
    );
\to_count[65]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => high_idx(3),
      I1 => high_idx(1),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[65]_i_2_n_0\
    );
\to_count[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[66]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_11_in10_in,
      I3 => \to_count_reg[66]_0\,
      O => \to_count[66]_i_1_n_0\
    );
\to_count[66]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => high_idx(2),
      I1 => high_idx(0),
      I2 => high_idx(3),
      I3 => high_idx(1),
      O => \to_count[66]_i_2_n_0\
    );
\to_count[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[67]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_10_in9_in,
      I3 => \to_count_reg[67]_0\,
      O => \to_count[67]_i_1_n_0\
    );
\to_count[67]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => high_idx(3),
      I1 => high_idx(1),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[67]_i_2_n_0\
    );
\to_count[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[68]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_9_in8_in,
      I3 => \to_count_reg[68]_0\,
      O => \to_count[68]_i_1_n_0\
    );
\to_count[68]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => high_idx(0),
      I1 => high_idx(2),
      I2 => high_idx(3),
      I3 => high_idx(1),
      O => \to_count[68]_i_2_n_0\
    );
\to_count[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[69]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_8_in7_in,
      I3 => \to_count_reg[69]_0\,
      O => \to_count[69]_i_1_n_0\
    );
\to_count[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => high_idx(2),
      I1 => high_idx(0),
      I2 => high_idx(3),
      I3 => high_idx(1),
      O => \to_count[69]_i_2_n_0\
    );
\to_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[70]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(5),
      I3 => \to_count_reg[6]_0\,
      O => \to_count[6]_i_1_n_0\
    );
\to_count[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[70]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_7_in6_in,
      I3 => \info_counts[pkt_gen]\,
      O => \to_count[70]_i_1_n_0\
    );
\to_count[70]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => high_idx(0),
      I1 => high_idx(2),
      I2 => high_idx(3),
      I3 => high_idx(1),
      O => \to_count[70]_i_2_n_0\
    );
\to_count[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[71]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_6_in5_in,
      I3 => \to_count_reg[71]_0\,
      O => \to_count[71]_i_1_n_0\
    );
\to_count[71]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => high_idx(2),
      I1 => high_idx(0),
      I2 => high_idx(3),
      I3 => high_idx(1),
      O => \to_count[71]_i_2_n_0\
    );
\to_count[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[72]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_5_in4_in,
      I3 => \to_count_reg[72]_0\,
      O => \to_count[72]_i_1_n_0\
    );
\to_count[72]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => high_idx(1),
      I1 => high_idx(3),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[72]_i_2_n_0\
    );
\to_count[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[73]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_4_in3_in,
      I3 => \to_count_reg[73]_0\,
      O => \to_count[73]_i_1_n_0\
    );
\to_count[73]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => high_idx(1),
      I1 => high_idx(3),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[73]_i_2_n_0\
    );
\to_count[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[74]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_3_in2_in,
      I3 => \to_count_reg[74]_0\,
      O => \to_count[74]_i_1_n_0\
    );
\to_count[74]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => high_idx(3),
      I1 => high_idx(1),
      I2 => high_idx(2),
      I3 => high_idx(0),
      O => \to_count[74]_i_2_n_0\
    );
\to_count[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[76]_i_2_n_0\,
      I1 => \to_count[78]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \to_count_reg[76]_0\,
      O => \to_count[76]_i_1_n_0\
    );
\to_count[76]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => high_idx(1),
      I1 => high_idx(3),
      I2 => high_idx(0),
      I3 => high_idx(2),
      O => \to_count[76]_i_2_n_0\
    );
\to_count[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[77]_i_2_n_0\,
      I1 => high_idx(0),
      I2 => high_idx(2),
      I3 => \to_count[78]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \to_count_reg[77]_0\,
      O => \to_count[77]_i_1_n_0\
    );
\to_count[77]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => high_idx(3),
      I1 => high_idx(1),
      O => \to_count[77]_i_2_n_0\
    );
\to_count[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => \to_count[78]_i_2_n_0\,
      I1 => high_idx(1),
      I2 => high_idx(3),
      I3 => \to_count[78]_i_3_n_0\,
      I4 => p_49_in,
      I5 => \to_count_reg[78]_0\,
      O => \to_count[78]_i_1_n_0\
    );
\to_count[78]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => high_idx(2),
      I1 => high_idx(0),
      O => \to_count[78]_i_2_n_0\
    );
\to_count[78]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => cnt(0),
      I1 => cnt(1),
      I2 => high_idx(4),
      I3 => high_idx(5),
      I4 => high_idx(6),
      O => \to_count[78]_i_3_n_0\
    );
\to_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[71]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(6),
      I3 => \to_count_reg[7]_0\,
      O => \to_count[7]_i_1_n_0\
    );
\to_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[72]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(7),
      I3 => \to_count_reg[8]_0\,
      O => \to_count[8]_i_1_n_0\
    );
\to_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \to_count[73]_i_2_n_0\,
      I1 => \to_count[15]_i_2_n_0\,
      I2 => sel0(8),
      I3 => \to_count_reg[9]_0\,
      O => \to_count[9]_i_1_n_0\
    );
\to_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[10]_i_1_n_0\,
      Q => sel0(9),
      R => '0'
    );
\to_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[11]_i_1_n_0\,
      Q => sel0(10),
      R => '0'
    );
\to_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[12]_i_1_n_0\,
      Q => sel0(11),
      R => '0'
    );
\to_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[13]_i_1_n_0\,
      Q => sel0(12),
      R => '0'
    );
\to_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[14]_i_1_n_0\,
      Q => sel0(13),
      R => '0'
    );
\to_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[15]_i_1_n_0\,
      Q => sel0(14),
      R => '0'
    );
\to_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[16]_i_1_n_0\,
      Q => sel0(15),
      R => '0'
    );
\to_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[17]_i_1_n_0\,
      Q => sel0(16),
      R => '0'
    );
\to_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[18]_i_1_n_0\,
      Q => sel0(17),
      R => '0'
    );
\to_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[19]_i_1_n_0\,
      Q => sel0(18),
      R => '0'
    );
\to_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[1]_i_1_n_0\,
      Q => sel0(0),
      R => '0'
    );
\to_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[20]_i_1_n_0\,
      Q => sel0(19),
      R => '0'
    );
\to_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[21]_i_1_n_0\,
      Q => sel0(20),
      R => '0'
    );
\to_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[22]_i_1_n_0\,
      Q => sel0(21),
      R => '0'
    );
\to_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[23]_i_1_n_0\,
      Q => sel0(22),
      R => '0'
    );
\to_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[24]_i_1_n_0\,
      Q => sel0(23),
      R => '0'
    );
\to_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[25]_i_1_n_0\,
      Q => sel0(24),
      R => '0'
    );
\to_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[26]_i_1_n_0\,
      Q => sel0(25),
      R => '0'
    );
\to_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[27]_i_1_n_0\,
      Q => sel0(26),
      R => '0'
    );
\to_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[2]_i_1_n_0\,
      Q => sel0(1),
      R => '0'
    );
\to_count_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[33]_i_1_n_0\,
      Q => sel0(32),
      R => '0'
    );
\to_count_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[34]_i_1_n_0\,
      Q => sel0(33),
      R => '0'
    );
\to_count_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[35]_i_1_n_0\,
      Q => sel0(34),
      R => '0'
    );
\to_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[3]_i_1_n_0\,
      Q => sel0(2),
      R => '0'
    );
\to_count_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[43]_i_1_n_0\,
      Q => sel0(42),
      R => '0'
    );
\to_count_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[44]_i_1_n_0\,
      Q => sel0(43),
      R => '0'
    );
\to_count_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[47]_i_1_n_0\,
      Q => sel0(46),
      R => '0'
    );
\to_count_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[48]_i_1_n_0\,
      Q => sel0(47),
      R => '0'
    );
\to_count_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[49]_i_1_n_0\,
      Q => sel0(48),
      R => '0'
    );
\to_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[4]_i_1_n_0\,
      Q => sel0(3),
      R => '0'
    );
\to_count_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[50]_i_1_n_0\,
      Q => sel0(49),
      R => '0'
    );
\to_count_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[51]_i_1_n_0\,
      Q => sel0(50),
      R => '0'
    );
\to_count_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[52]_i_1_n_0\,
      Q => sel0(51),
      R => '0'
    );
\to_count_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[53]_i_1_n_0\,
      Q => sel0(52),
      R => '0'
    );
\to_count_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[54]_i_1_n_0\,
      Q => sel0(53),
      R => '0'
    );
\to_count_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[55]_i_1_n_0\,
      Q => sel0(54),
      R => '0'
    );
\to_count_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[56]_i_1_n_0\,
      Q => sel0(55),
      R => '0'
    );
\to_count_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[57]_i_1_n_0\,
      Q => sel0(56),
      R => '0'
    );
\to_count_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[58]_i_1_n_0\,
      Q => sel0(57),
      R => '0'
    );
\to_count_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[59]_i_1_n_0\,
      Q => sel0(58),
      R => '0'
    );
\to_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[5]_i_1_n_0\,
      Q => sel0(4),
      R => '0'
    );
\to_count_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[60]_i_1_n_0\,
      Q => sel0(59),
      R => '0'
    );
\to_count_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[61]_i_1_n_0\,
      Q => sel0(60),
      R => '0'
    );
\to_count_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[62]_i_1_n_0\,
      Q => sel0(61),
      R => '0'
    );
\to_count_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[63]_i_1_n_0\,
      Q => sel0(62),
      R => '0'
    );
\to_count_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[64]_i_1_n_0\,
      Q => \to_count_reg_n_0_[64]\,
      R => '0'
    );
\to_count_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[65]_i_1_n_0\,
      Q => p_12_in11_in,
      R => '0'
    );
\to_count_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[66]_i_1_n_0\,
      Q => p_11_in10_in,
      R => '0'
    );
\to_count_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[67]_i_1_n_0\,
      Q => p_10_in9_in,
      R => '0'
    );
\to_count_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[68]_i_1_n_0\,
      Q => p_9_in8_in,
      R => '0'
    );
\to_count_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[69]_i_1_n_0\,
      Q => p_8_in7_in,
      R => '0'
    );
\to_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[6]_i_1_n_0\,
      Q => sel0(5),
      R => '0'
    );
\to_count_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[70]_i_1_n_0\,
      Q => p_7_in6_in,
      R => '0'
    );
\to_count_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[71]_i_1_n_0\,
      Q => p_6_in5_in,
      R => '0'
    );
\to_count_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[72]_i_1_n_0\,
      Q => p_5_in4_in,
      R => '0'
    );
\to_count_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[73]_i_1_n_0\,
      Q => p_4_in3_in,
      R => '0'
    );
\to_count_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[74]_i_1_n_0\,
      Q => p_3_in2_in,
      R => '0'
    );
\to_count_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[76]_i_1_n_0\,
      Q => p_1_in,
      R => '0'
    );
\to_count_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[77]_i_1_n_0\,
      Q => p_0_in0_in,
      R => '0'
    );
\to_count_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[78]_i_1_n_0\,
      Q => p_49_in,
      R => '0'
    );
\to_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[7]_i_1_n_0\,
      Q => sel0(6),
      R => '0'
    );
\to_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[8]_i_1_n_0\,
      Q => sel0(7),
      R => '0'
    );
\to_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \to_count[9]_i_1_n_0\,
      Q => sel0(8),
      R => '0'
    );
wdata_incr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28\,
      Q => wdata_incr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_gmii_mii_rx is
  port (
    clk_in_0 : out STD_LOGIC;
    clk_in_1 : out STD_LOGIC;
    clk_in_2 : out STD_LOGIC;
    clk_in_3 : out STD_LOGIC;
    clk_in_4 : out STD_LOGIC;
    clk_in_5 : out STD_LOGIC;
    clk_in_6 : out STD_LOGIC;
    clk_in_7 : out STD_LOGIC;
    clk_in_8 : out STD_LOGIC;
    clk_in_9 : out STD_LOGIC;
    clk_in_10 : out STD_LOGIC;
    clk_in_11 : out STD_LOGIC;
    clk_in_12 : out STD_LOGIC;
    clk_in_13 : out STD_LOGIC;
    clk_in_14 : out STD_LOGIC;
    fifo_out_has : out STD_LOGIC;
    in_got_word : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_in : in STD_LOGIC;
    eth_rx_clk : in STD_LOGIC;
    eth_rx_dv : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_gmii_mii_rx : entity is "efnet_gmii_mii_rx";
end top_block_fakernet_top_0_0_efnet_gmii_mii_rx;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_gmii_mii_rx is
  signal in_fifo_got_word : STD_LOGIC;
  signal in_fifo_new_packet : STD_LOGIC;
  signal in_fifo_word_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_fifo_word_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
rx: entity work.top_block_fakernet_top_0_0_efnet_octet_to_word
     port map (
      DIB(0) => in_fifo_new_packet,
      Q(15 downto 8) => in_fifo_word_0(7 downto 0),
      Q(7 downto 0) => in_fifo_word_8(7 downto 0),
      eth_rx_clk => eth_rx_clk,
      eth_rx_dv => eth_rx_dv,
      eth_rxd(7 downto 0) => eth_rxd(7 downto 0),
      in_fifo_got_word => in_fifo_got_word
    );
rx_fifo: entity work.top_block_fakernet_top_0_0_efnet_word_in_fifo
     port map (
      DIB(0) => in_fifo_new_packet,
      E(0) => E(0),
      Q(15 downto 8) => in_fifo_word_0(7 downto 0),
      Q(7 downto 0) => in_fifo_word_8(7 downto 0),
      clk_in => clk_in,
      clk_in_0 => clk_in_0,
      clk_in_1 => clk_in_1,
      clk_in_10 => clk_in_10,
      clk_in_11 => clk_in_11,
      clk_in_12 => clk_in_12,
      clk_in_13 => clk_in_13,
      clk_in_14 => clk_in_14,
      clk_in_2 => clk_in_2,
      clk_in_3 => clk_in_3,
      clk_in_4 => clk_in_4,
      clk_in_5 => clk_in_5,
      clk_in_6 => clk_in_6,
      clk_in_7 => clk_in_7,
      clk_in_8 => clk_in_8,
      clk_in_9 => clk_in_9,
      eth_rx_clk => eth_rx_clk,
      fifo_out_has => fifo_out_has,
      in_fifo_got_word => in_fifo_got_word,
      in_got_word => in_got_word,
      \output_b_reg[16]\(1 downto 0) => Q(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efnet_gmii_mii_tx is
  port (
    \wr_ptr_a_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    eth_tx_en : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_in : in STD_LOGIC;
    \output_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \output_b_r_reg[15]_0\ : in STD_LOGIC;
    eth_tx_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efnet_gmii_mii_tx : entity is "efnet_gmii_mii_tx";
end top_block_fakernet_top_0_0_efnet_gmii_mii_tx;

architecture STRUCTURE of top_block_fakernet_top_0_0_efnet_gmii_mii_tx is
  signal out_ena : STD_LOGIC;
  signal out_fifo_many : STD_LOGIC;
  signal out_fifo_taken : STD_LOGIC;
  signal tx_fifo_n_10 : STD_LOGIC;
  signal tx_fifo_n_11 : STD_LOGIC;
  signal tx_fifo_n_12 : STD_LOGIC;
  signal tx_fifo_n_13 : STD_LOGIC;
  signal tx_fifo_n_14 : STD_LOGIC;
  signal tx_fifo_n_15 : STD_LOGIC;
  signal tx_fifo_n_16 : STD_LOGIC;
  signal tx_fifo_n_17 : STD_LOGIC;
  signal tx_fifo_n_18 : STD_LOGIC;
  signal tx_fifo_n_3 : STD_LOGIC;
  signal tx_fifo_n_4 : STD_LOGIC;
  signal tx_fifo_n_5 : STD_LOGIC;
  signal tx_fifo_n_6 : STD_LOGIC;
  signal tx_fifo_n_7 : STD_LOGIC;
  signal tx_fifo_n_8 : STD_LOGIC;
  signal tx_fifo_n_9 : STD_LOGIC;
begin
outddr_tx_clk: entity work.top_block_fakernet_top_0_0_efnet_hw_oddr
     port map (
      eth_tx_clk => eth_tx_clk
    );
tx: entity work.top_block_fakernet_top_0_0_efnet_word_to_octet
     port map (
      E(0) => out_fifo_taken,
      Q(16) => out_ena,
      Q(15) => tx_fifo_n_3,
      Q(14) => tx_fifo_n_4,
      Q(13) => tx_fifo_n_5,
      Q(12) => tx_fifo_n_6,
      Q(11) => tx_fifo_n_7,
      Q(10) => tx_fifo_n_8,
      Q(9) => tx_fifo_n_9,
      Q(8) => tx_fifo_n_10,
      Q(7) => tx_fifo_n_11,
      Q(6) => tx_fifo_n_12,
      Q(5) => tx_fifo_n_13,
      Q(4) => tx_fifo_n_14,
      Q(3) => tx_fifo_n_15,
      Q(2) => tx_fifo_n_16,
      Q(1) => tx_fifo_n_17,
      Q(0) => tx_fifo_n_18,
      eth_tx_clk => eth_tx_clk,
      eth_tx_en => eth_tx_en,
      eth_txd(7 downto 0) => eth_txd(7 downto 0),
      out_fifo_many => out_fifo_many
    );
tx_fifo: entity work.top_block_fakernet_top_0_0_efnet_word_out_fifo
     port map (
      E(0) => out_fifo_taken,
      clk_in => clk_in,
      eth_tx_clk => eth_tx_clk,
      out_fifo_many => out_fifo_many,
      output_b(16) => out_ena,
      output_b(15) => tx_fifo_n_3,
      output_b(14) => tx_fifo_n_4,
      output_b(13) => tx_fifo_n_5,
      output_b(12) => tx_fifo_n_6,
      output_b(11) => tx_fifo_n_7,
      output_b(10) => tx_fifo_n_8,
      output_b(9) => tx_fifo_n_9,
      output_b(8) => tx_fifo_n_10,
      output_b(7) => tx_fifo_n_11,
      output_b(6) => tx_fifo_n_12,
      output_b(5) => tx_fifo_n_13,
      output_b(4) => tx_fifo_n_14,
      output_b(3) => tx_fifo_n_15,
      output_b(2) => tx_fifo_n_16,
      output_b(1) => tx_fifo_n_17,
      output_b(0) => tx_fifo_n_18,
      \output_b_r_reg[15]\(15 downto 0) => \output_b_r_reg[15]\(15 downto 0),
      \output_b_r_reg[15]_0\ => \output_b_r_reg[15]_0\,
      \wr_ptr_a_reg[4]\(0) => \wr_ptr_a_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fakernet_module is
  port (
    L : out STD_LOGIC_VECTOR ( 15 downto 12 );
    \word_prev1_reg[11]__0\ : out STD_LOGIC;
    \word_prev1_reg[10]__0\ : out STD_LOGIC;
    \word_prev1_reg[9]__0\ : out STD_LOGIC;
    \word_prev1_reg[8]__0\ : out STD_LOGIC;
    \word_prev1_reg[7]__0\ : out STD_LOGIC;
    \word_prev1_reg[6]__0\ : out STD_LOGIC;
    \word_prev1_reg[5]__0\ : out STD_LOGIC;
    \word_prev1_reg[4]__0\ : out STD_LOGIC;
    \word_prev1_reg[3]__0\ : out STD_LOGIC;
    \word_prev1_reg[1]__0\ : out STD_LOGIC;
    \word_prev1_reg[0]__0\ : out STD_LOGIC;
    regacc_write_o : out STD_LOGIC;
    regacc_read_o : out STD_LOGIC;
    \word_prev1_reg[2]\ : out STD_LOGIC;
    \ram_udp_regres[0][prod2][set_again]\ : out STD_LOGIC;
    \ram_udp_regres[1][prod2][set_again]\ : out STD_LOGIC;
    \dp_ram_pkt_gen[port_a][o][wr]\ : out STD_LOGIC;
    out_r_taken : out STD_LOGIC;
    pick_prev : out STD_LOGIC;
    out_ena : out STD_LOGIC;
    \regacc_aux_info[stat][reg_idp]\ : out STD_LOGIC;
    \regacc_aux_info[stat][reg_ch]\ : out STD_LOGIC;
    \ram_pkt_gen[stat][hasdata]\ : out STD_LOGIC;
    \ram_udp_regidp[stat][hasdata]\ : out STD_LOGIC;
    \ram_udp_regres[0][stat][hasdata]\ : out STD_LOGIC;
    \ram_udp_regres[1][stat][hasdata]\ : out STD_LOGIC;
    \FSM_sequential_s_reg[state][5]_rep\ : out STD_LOGIC;
    \FSM_sequential_s_reg[state][1]_rep__0\ : out STD_LOGIC;
    \stat[conn_state]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \shift_reg_reg[0]\ : out STD_LOGIC;
    \cmd_p1_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tcp_reset : out STD_LOGIC;
    \word_prev1_reg[15]__0\ : out STD_LOGIC;
    \cycle_count_reg[21]\ : out STD_LOGIC;
    \info_counts[udp_idp]\ : out STD_LOGIC;
    \cycle_count_reg[21]_0\ : out STD_LOGIC;
    \info_counts[pkt_gen]\ : out STD_LOGIC;
    \cycle_count_reg[21]_1\ : out STD_LOGIC;
    \cycle_count_reg[21]_2\ : out STD_LOGIC;
    \cycle_count_reg[21]_3\ : out STD_LOGIC;
    \cycle_count_reg[21]_4\ : out STD_LOGIC;
    \cycle_count_reg[21]_5\ : out STD_LOGIC;
    \cycle_count_reg[21]_6\ : out STD_LOGIC;
    \cycle_count_reg[21]_7\ : out STD_LOGIC;
    \cycle_count_reg[21]_8\ : out STD_LOGIC;
    \cycle_count_reg[21]_9\ : out STD_LOGIC;
    \FSM_sequential_s_reg[state][1]_rep__0_0\ : out STD_LOGIC;
    is_w_0001_reg : out STD_LOGIC;
    is_w_0001_reg_0 : out STD_LOGIC;
    is_w_0001_reg_1 : out STD_LOGIC;
    is_w_0001_reg_2 : out STD_LOGIC;
    is_w_0001_reg_3 : out STD_LOGIC;
    is_w_0001_reg_4 : out STD_LOGIC;
    \word_prev1_reg[9]__0_0\ : out STD_LOGIC;
    \word_prev1_reg[8]__0_0\ : out STD_LOGIC;
    \cmd_p2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_word_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_udp_regacc[cons][clear_hasdata]\ : out STD_LOGIC;
    regacc_addr_o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    regacc_data_wr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_data_free : out STD_LOGIC;
    \ram_cons_array[3][clear_hasdata]\ : out STD_LOGIC;
    \ram_cons_array[4][clear_hasdata]\ : out STD_LOGIC;
    \word_prev1_reg[15]__0_0\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \word_prev1_reg[14]__0\ : in STD_LOGIC;
    \word_prev1_reg[13]__0\ : in STD_LOGIC;
    \word_prev1_reg[12]__0\ : in STD_LOGIC;
    \word_prev1_reg[11]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[10]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[9]__0_1\ : in STD_LOGIC;
    \word_prev1_reg[8]__0_1\ : in STD_LOGIC;
    \word_prev1_reg[7]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[6]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[5]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[4]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[3]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[1]__0_0\ : in STD_LOGIC;
    \word_prev1_reg[0]__0_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_got_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    new_packet_prev1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp33_out : in STD_LOGIC;
    eqOp31_out : in STD_LOGIC;
    eqOp29_out : in STD_LOGIC;
    slow_counter_tick : in STD_LOGIC;
    \info_counts_reg[timeout_tick]\ : in STD_LOGIC;
    reg_ena_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg1_ena_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_reg[hasdata]\ : in STD_LOGIC;
    \s_stat_reg[hasdata]_0\ : in STD_LOGIC;
    \s_stat_reg[hasdata]_1\ : in STD_LOGIC;
    \s_stat_reg[hasdata]_2\ : in STD_LOGIC;
    is_our_mac01_reg : in STD_LOGIC_VECTOR ( 26 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rgb_led_info1_reg[5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \actual_wdata_reg[10]\ : in STD_LOGIC;
    \actual_wdata[8]_i_5\ : in STD_LOGIC;
    \actual_wdata_reg[9]\ : in STD_LOGIC;
    \actual_wdata_reg[11]\ : in STD_LOGIC;
    \actual_wdata_reg[12]\ : in STD_LOGIC;
    \actual_wdata_reg[13]\ : in STD_LOGIC;
    \actual_wdata_reg[14]\ : in STD_LOGIC;
    \actual_wdata_reg[15]\ : in STD_LOGIC;
    \mux_value_p2_reg[15]\ : in STD_LOGIC;
    \mux_value_p2_reg[14]\ : in STD_LOGIC;
    \mux_value_p2_reg[13]\ : in STD_LOGIC;
    \mux_value_p2_reg[12]\ : in STD_LOGIC;
    \mux_value_p2_reg[11]\ : in STD_LOGIC;
    \mux_value_p2_reg[10]\ : in STD_LOGIC;
    \mux_value_p2_reg[7]\ : in STD_LOGIC;
    \mux_value_p2_reg[6]\ : in STD_LOGIC;
    \mux_value_p2_reg[5]\ : in STD_LOGIC;
    \mux_value_p2_reg[4]\ : in STD_LOGIC;
    regacc_done_i : in STD_LOGIC;
    regacc_data_rd_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \packet_req_reg[send_data]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fakernet_module : entity is "fakernet_module";
end top_block_fakernet_top_0_0_fakernet_module;

architecture STRUCTURE of top_block_fakernet_top_0_0_fakernet_module is
  signal \^l\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal L_0 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \a[done]\ : STD_LOGIC;
  signal \a[off_store]\ : STD_LOGIC;
  signal \a[reset]\ : STD_LOGIC;
  signal \a[wr_idx]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_done0 : STD_LOGIC;
  signal access_done1_out : STD_LOGIC;
  signal actual_wr : STD_LOGIC;
  signal \^cmd_p1_reg[18]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmdi_p0_reg_rep : STD_LOGIC_VECTOR ( 0 to 0 );
  signal commit_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ctrl_ram_arp_icmp_n_1 : STD_LOGIC;
  signal ctrl_ram_arp_icmp_n_3 : STD_LOGIC;
  signal ctrl_ram_arp_icmp_n_4 : STD_LOGIC;
  signal ctrl_ram_arp_icmp_n_6 : STD_LOGIC;
  signal ctrl_ram_pkt_gen_n_1 : STD_LOGIC;
  signal ctrl_ram_tcp_prep0_n_0 : STD_LOGIC;
  signal ctrl_ram_tcp_prep1_n_0 : STD_LOGIC;
  signal ctrl_ram_udp_regaidp_n_1 : STD_LOGIC;
  signal ctrl_regacc_aux_n_15 : STD_LOGIC;
  signal ctrl_regacc_aux_n_2 : STD_LOGIC;
  signal cur_tcp_prep : STD_LOGIC;
  signal \data_gen.test_data_gen_n_10\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_11\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_12\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_13\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_14\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_15\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_16\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_17\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_18\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_19\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_20\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_21\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_22\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_23\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_24\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_25\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_26\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_27\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_28\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_29\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_3\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_30\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_31\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_32\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_33\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_34\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_35\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_36\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_37\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_38\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_39\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_4\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_40\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_41\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_42\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_43\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_44\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_45\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_46\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_47\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_48\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_49\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_5\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_50\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_51\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_52\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_53\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_54\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_55\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_56\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_57\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_58\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_59\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_6\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_60\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_61\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_62\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_63\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_64\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_7\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_8\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_81\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_82\ : STD_LOGIC;
  signal \data_gen.test_data_gen_n_9\ : STD_LOGIC;
  signal data_port_a_addr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data_port_a_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_port_a_wr : STD_LOGIC;
  signal data_port_b_addr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data_port_b_rd : STD_LOGIC;
  signal data_pst_free0 : STD_LOGIC;
  signal data_pst_free30 : STD_LOGIC;
  signal \dp_ram_arp_icmp[port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_arp_icmp[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_counts[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \dp_ram_counts[port_b][o][rd]\ : STD_LOGIC;
  signal \dp_ram_pkt_gen[port_a][o][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_pkt_gen[port_a][o][wdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dp_ram_pkt_gen[port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_pkt_gen[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_tcp_prep2[0][port_a][o][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_tcp_prep2[0][port_a][o][wdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_tcp_prep2[0][port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_tcp_prep2[0][port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_tcp_prep2[1][port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_tcp_prep2[1][port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_tcp_template[port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_tcp_template[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_tcp_template[port_b][o][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_tcp_template[port_b][o][rd]\ : STD_LOGIC;
  signal \dp_ram_udp_regacc[port_a][o][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_udp_regacc[port_a][o][wdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regacc[port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_udp_regacc[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regacc[port_b][o][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_udp_regacc[port_b][o][rd]\ : STD_LOGIC;
  signal \dp_ram_udp_regidp[port_a][o][wr]\ : STD_LOGIC;
  signal \dp_ram_udp_regidp[port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regres[0][port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regres[1][port_b][i][rdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regres_port_a_o_tmp[0][wr]\ : STD_LOGIC;
  signal \dp_ram_udp_regres_port_a_o_tmp[1][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_udp_regres_port_a_o_tmp[1][wdata]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dp_ram_udp_regres_port_a_o_tmp[1][wr]\ : STD_LOGIC;
  signal \dp_ram_udp_regres_port_b_o_tmp[0][rd]\ : STD_LOGIC;
  signal \dp_ram_udp_regres_port_b_o_tmp[1][addr]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ : STD_LOGIC;
  signal \dyn_ctrl_gen_stat[gen_dhcp_disc]\ : STD_LOGIC;
  signal \dyn_ctrl_gen_stat[gen_dhcp_req]\ : STD_LOGIC;
  signal \dyn_ctrl_gen_stat[gen_rarp]\ : STD_LOGIC;
  signal \dyn_ctrl_in_stat[any_arp]\ : STD_LOGIC;
  signal \dyn_ctrl_in_stat[good_dhcp_ack]\ : STD_LOGIC;
  signal \dyn_ctrl_in_stat[good_dhcp_offer]\ : STD_LOGIC;
  signal \dyn_ctrl_in_stat[good_rarp]\ : STD_LOGIC;
  signal \dyn_ctrl_in_stat[offer_ip]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dyn_ctrl_in_stat[offer_serv_ip]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dyn_ctrl_n_0 : STD_LOGIC;
  signal dyn_ctrl_n_1 : STD_LOGIC;
  signal dyn_ctrl_n_10 : STD_LOGIC;
  signal dyn_ctrl_n_11 : STD_LOGIC;
  signal dyn_ctrl_n_12 : STD_LOGIC;
  signal dyn_ctrl_n_13 : STD_LOGIC;
  signal dyn_ctrl_n_14 : STD_LOGIC;
  signal dyn_ctrl_n_15 : STD_LOGIC;
  signal dyn_ctrl_n_16 : STD_LOGIC;
  signal dyn_ctrl_n_17 : STD_LOGIC;
  signal dyn_ctrl_n_18 : STD_LOGIC;
  signal dyn_ctrl_n_19 : STD_LOGIC;
  signal dyn_ctrl_n_20 : STD_LOGIC;
  signal dyn_ctrl_n_21 : STD_LOGIC;
  signal dyn_ctrl_n_22 : STD_LOGIC;
  signal dyn_ctrl_n_23 : STD_LOGIC;
  signal dyn_ctrl_n_24 : STD_LOGIC;
  signal dyn_ctrl_n_25 : STD_LOGIC;
  signal dyn_ctrl_n_26 : STD_LOGIC;
  signal dyn_ctrl_n_27 : STD_LOGIC;
  signal dyn_ctrl_n_28 : STD_LOGIC;
  signal dyn_ctrl_n_29 : STD_LOGIC;
  signal dyn_ctrl_n_3 : STD_LOGIC;
  signal dyn_ctrl_n_30 : STD_LOGIC;
  signal dyn_ctrl_n_31 : STD_LOGIC;
  signal dyn_ctrl_n_32 : STD_LOGIC;
  signal dyn_ctrl_n_33 : STD_LOGIC;
  signal dyn_ctrl_n_34 : STD_LOGIC;
  signal dyn_ctrl_n_35 : STD_LOGIC;
  signal dyn_ctrl_n_36 : STD_LOGIC;
  signal dyn_ctrl_n_37 : STD_LOGIC;
  signal dyn_ctrl_n_39 : STD_LOGIC;
  signal dyn_ctrl_n_4 : STD_LOGIC;
  signal dyn_ctrl_n_45 : STD_LOGIC;
  signal dyn_ctrl_n_46 : STD_LOGIC;
  signal dyn_ctrl_n_54 : STD_LOGIC;
  signal dyn_ctrl_n_55 : STD_LOGIC;
  signal dyn_ctrl_n_58 : STD_LOGIC;
  signal dyn_ctrl_n_59 : STD_LOGIC;
  signal dyn_ctrl_n_6 : STD_LOGIC;
  signal dyn_ctrl_n_60 : STD_LOGIC;
  signal dyn_ctrl_n_61 : STD_LOGIC;
  signal dyn_ctrl_n_62 : STD_LOGIC;
  signal dyn_ctrl_n_63 : STD_LOGIC;
  signal dyn_ctrl_n_68 : STD_LOGIC;
  signal dyn_ctrl_n_69 : STD_LOGIC;
  signal dyn_ctrl_n_7 : STD_LOGIC;
  signal dyn_ctrl_n_70 : STD_LOGIC;
  signal dyn_ctrl_n_71 : STD_LOGIC;
  signal dyn_ctrl_n_72 : STD_LOGIC;
  signal dyn_ctrl_n_73 : STD_LOGIC;
  signal dyn_ctrl_n_74 : STD_LOGIC;
  signal dyn_ctrl_n_75 : STD_LOGIC;
  signal dyn_ctrl_n_76 : STD_LOGIC;
  signal dyn_ctrl_n_77 : STD_LOGIC;
  signal dyn_ctrl_n_78 : STD_LOGIC;
  signal dyn_ctrl_n_79 : STD_LOGIC;
  signal dyn_ctrl_n_8 : STD_LOGIC;
  signal dyn_ctrl_n_80 : STD_LOGIC;
  signal dyn_ctrl_n_81 : STD_LOGIC;
  signal dyn_ctrl_n_82 : STD_LOGIC;
  signal dyn_ctrl_n_83 : STD_LOGIC;
  signal dyn_ctrl_n_84 : STD_LOGIC;
  signal dyn_ctrl_n_85 : STD_LOGIC;
  signal dyn_ctrl_n_9 : STD_LOGIC;
  signal \dyn_ctrl_stat[dhcp_offer_ip]\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \dyn_ctrl_stat[dhcp_offer_serv_ip]\ : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal \dyn_ctrl_stat[dhcp_xid]\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \dyn_ctrl_stat[pending_dhcp_disc]\ : STD_LOGIC;
  signal \dyn_ctrl_stat[pending_dhcp_req]\ : STD_LOGIC;
  signal \dyn_ctrl_stat[pending_rarp]\ : STD_LOGIC;
  signal eqOp15_in : STD_LOGIC;
  signal eqOp16_out : STD_LOGIC;
  signal eqOp22_out : STD_LOGIC;
  signal eqOp23_out : STD_LOGIC;
  signal eqOp4_out : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal in61 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal in_sm_n_134 : STD_LOGIC;
  signal in_sm_n_135 : STD_LOGIC;
  signal in_sm_n_136 : STD_LOGIC;
  signal in_sm_n_137 : STD_LOGIC;
  signal in_sm_n_138 : STD_LOGIC;
  signal in_sm_n_139 : STD_LOGIC;
  signal in_sm_n_140 : STD_LOGIC;
  signal in_sm_n_141 : STD_LOGIC;
  signal in_sm_n_193 : STD_LOGIC;
  signal in_sm_n_194 : STD_LOGIC;
  signal in_sm_n_197 : STD_LOGIC;
  signal in_sm_n_215 : STD_LOGIC;
  signal in_sm_n_216 : STD_LOGIC;
  signal in_sm_n_218 : STD_LOGIC;
  signal in_sm_n_219 : STD_LOGIC;
  signal in_sm_n_220 : STD_LOGIC;
  signal in_sm_n_221 : STD_LOGIC;
  signal in_sm_n_222 : STD_LOGIC;
  signal in_sm_n_223 : STD_LOGIC;
  signal in_sm_n_243 : STD_LOGIC;
  signal in_sm_n_25 : STD_LOGIC;
  signal in_sm_n_26 : STD_LOGIC;
  signal in_sm_n_27 : STD_LOGIC;
  signal in_sm_n_28 : STD_LOGIC;
  signal in_sm_n_29 : STD_LOGIC;
  signal in_sm_n_30 : STD_LOGIC;
  signal in_sm_n_302 : STD_LOGIC;
  signal in_sm_n_303 : STD_LOGIC;
  signal in_sm_n_304 : STD_LOGIC;
  signal in_sm_n_305 : STD_LOGIC;
  signal in_sm_n_306 : STD_LOGIC;
  signal in_sm_n_307 : STD_LOGIC;
  signal in_sm_n_308 : STD_LOGIC;
  signal in_sm_n_309 : STD_LOGIC;
  signal in_sm_n_31 : STD_LOGIC;
  signal in_sm_n_310 : STD_LOGIC;
  signal in_sm_n_311 : STD_LOGIC;
  signal in_sm_n_312 : STD_LOGIC;
  signal in_sm_n_313 : STD_LOGIC;
  signal in_sm_n_314 : STD_LOGIC;
  signal in_sm_n_315 : STD_LOGIC;
  signal in_sm_n_316 : STD_LOGIC;
  signal in_sm_n_317 : STD_LOGIC;
  signal in_sm_n_318 : STD_LOGIC;
  signal in_sm_n_319 : STD_LOGIC;
  signal in_sm_n_32 : STD_LOGIC;
  signal in_sm_n_320 : STD_LOGIC;
  signal in_sm_n_321 : STD_LOGIC;
  signal in_sm_n_322 : STD_LOGIC;
  signal in_sm_n_323 : STD_LOGIC;
  signal in_sm_n_324 : STD_LOGIC;
  signal in_sm_n_325 : STD_LOGIC;
  signal in_sm_n_326 : STD_LOGIC;
  signal in_sm_n_327 : STD_LOGIC;
  signal in_sm_n_328 : STD_LOGIC;
  signal in_sm_n_329 : STD_LOGIC;
  signal in_sm_n_33 : STD_LOGIC;
  signal in_sm_n_330 : STD_LOGIC;
  signal in_sm_n_331 : STD_LOGIC;
  signal in_sm_n_332 : STD_LOGIC;
  signal in_sm_n_333 : STD_LOGIC;
  signal in_sm_n_34 : STD_LOGIC;
  signal in_sm_n_35 : STD_LOGIC;
  signal in_sm_n_36 : STD_LOGIC;
  signal in_sm_n_37 : STD_LOGIC;
  signal in_sm_n_38 : STD_LOGIC;
  signal in_sm_n_39 : STD_LOGIC;
  signal in_sm_n_40 : STD_LOGIC;
  signal in_sm_n_41 : STD_LOGIC;
  signal in_sm_n_42 : STD_LOGIC;
  signal in_sm_n_43 : STD_LOGIC;
  signal in_sm_n_44 : STD_LOGIC;
  signal in_sm_n_45 : STD_LOGIC;
  signal in_sm_n_46 : STD_LOGIC;
  signal in_sm_n_47 : STD_LOGIC;
  signal in_sm_n_48 : STD_LOGIC;
  signal in_sm_n_49 : STD_LOGIC;
  signal in_sm_n_50 : STD_LOGIC;
  signal in_sm_n_51 : STD_LOGIC;
  signal in_sm_n_52 : STD_LOGIC;
  signal in_sm_n_53 : STD_LOGIC;
  signal in_sm_n_54 : STD_LOGIC;
  signal in_sm_n_55 : STD_LOGIC;
  signal in_sm_n_56 : STD_LOGIC;
  signal in_sm_n_57 : STD_LOGIC;
  signal in_sm_n_58 : STD_LOGIC;
  signal in_sm_n_59 : STD_LOGIC;
  signal in_sm_n_60 : STD_LOGIC;
  signal in_sm_n_61 : STD_LOGIC;
  signal in_sm_n_62 : STD_LOGIC;
  signal in_sm_n_63 : STD_LOGIC;
  signal in_sm_n_64 : STD_LOGIC;
  signal in_sm_n_65 : STD_LOGIC;
  signal in_sm_n_66 : STD_LOGIC;
  signal in_sm_n_74 : STD_LOGIC;
  signal in_sm_n_91 : STD_LOGIC;
  signal in_sm_n_92 : STD_LOGIC;
  signal in_sm_n_93 : STD_LOGIC;
  signal in_sm_n_94 : STD_LOGIC;
  signal in_sm_n_95 : STD_LOGIC;
  signal in_sm_n_97 : STD_LOGIC;
  signal in_sm_n_98 : STD_LOGIC;
  signal in_sm_n_99 : STD_LOGIC;
  signal \^info_counts[pkt_gen]\ : STD_LOGIC;
  signal \^info_counts[udp_idp]\ : STD_LOGIC;
  signal lcl_datagen_commit : STD_LOGIC;
  signal lcl_datagen_write : STD_LOGIC;
  signal lclreg_n_100 : STD_LOGIC;
  signal lclreg_n_101 : STD_LOGIC;
  signal lclreg_n_102 : STD_LOGIC;
  signal lclreg_n_103 : STD_LOGIC;
  signal lclreg_n_104 : STD_LOGIC;
  signal lclreg_n_105 : STD_LOGIC;
  signal lclreg_n_106 : STD_LOGIC;
  signal lclreg_n_107 : STD_LOGIC;
  signal lclreg_n_108 : STD_LOGIC;
  signal lclreg_n_109 : STD_LOGIC;
  signal lclreg_n_11 : STD_LOGIC;
  signal lclreg_n_112 : STD_LOGIC;
  signal lclreg_n_113 : STD_LOGIC;
  signal lclreg_n_114 : STD_LOGIC;
  signal lclreg_n_115 : STD_LOGIC;
  signal lclreg_n_116 : STD_LOGIC;
  signal lclreg_n_12 : STD_LOGIC;
  signal lclreg_n_127 : STD_LOGIC;
  signal lclreg_n_128 : STD_LOGIC;
  signal lclreg_n_129 : STD_LOGIC;
  signal lclreg_n_130 : STD_LOGIC;
  signal lclreg_n_131 : STD_LOGIC;
  signal lclreg_n_132 : STD_LOGIC;
  signal lclreg_n_133 : STD_LOGIC;
  signal lclreg_n_134 : STD_LOGIC;
  signal lclreg_n_135 : STD_LOGIC;
  signal lclreg_n_136 : STD_LOGIC;
  signal lclreg_n_137 : STD_LOGIC;
  signal lclreg_n_138 : STD_LOGIC;
  signal lclreg_n_139 : STD_LOGIC;
  signal lclreg_n_140 : STD_LOGIC;
  signal lclreg_n_141 : STD_LOGIC;
  signal lclreg_n_142 : STD_LOGIC;
  signal lclreg_n_143 : STD_LOGIC;
  signal lclreg_n_144 : STD_LOGIC;
  signal lclreg_n_145 : STD_LOGIC;
  signal lclreg_n_146 : STD_LOGIC;
  signal lclreg_n_147 : STD_LOGIC;
  signal lclreg_n_148 : STD_LOGIC;
  signal lclreg_n_149 : STD_LOGIC;
  signal lclreg_n_150 : STD_LOGIC;
  signal lclreg_n_152 : STD_LOGIC;
  signal lclreg_n_153 : STD_LOGIC;
  signal lclreg_n_154 : STD_LOGIC;
  signal lclreg_n_157 : STD_LOGIC;
  signal lclreg_n_158 : STD_LOGIC;
  signal lclreg_n_159 : STD_LOGIC;
  signal lclreg_n_160 : STD_LOGIC;
  signal lclreg_n_161 : STD_LOGIC;
  signal lclreg_n_162 : STD_LOGIC;
  signal lclreg_n_163 : STD_LOGIC;
  signal lclreg_n_164 : STD_LOGIC;
  signal lclreg_n_165 : STD_LOGIC;
  signal lclreg_n_166 : STD_LOGIC;
  signal lclreg_n_167 : STD_LOGIC;
  signal lclreg_n_168 : STD_LOGIC;
  signal lclreg_n_38 : STD_LOGIC;
  signal lclreg_n_39 : STD_LOGIC;
  signal lclreg_n_40 : STD_LOGIC;
  signal lclreg_n_41 : STD_LOGIC;
  signal lclreg_n_42 : STD_LOGIC;
  signal lclreg_n_43 : STD_LOGIC;
  signal lclreg_n_44 : STD_LOGIC;
  signal lclreg_n_45 : STD_LOGIC;
  signal lclreg_n_46 : STD_LOGIC;
  signal lclreg_n_47 : STD_LOGIC;
  signal lclreg_n_48 : STD_LOGIC;
  signal lclreg_n_49 : STD_LOGIC;
  signal lclreg_n_50 : STD_LOGIC;
  signal lclreg_n_51 : STD_LOGIC;
  signal lclreg_n_52 : STD_LOGIC;
  signal lclreg_n_69 : STD_LOGIC;
  signal lclreg_n_97 : STD_LOGIC;
  signal lclreg_n_98 : STD_LOGIC;
  signal lclreg_n_99 : STD_LOGIC;
  signal leqOp : STD_LOGIC;
  signal leqOp_1 : STD_LOGIC;
  signal \osm_dp_ram_array_porto[0][rd]\ : STD_LOGIC;
  signal \osm_dp_ram_array_porto[6][rd]\ : STD_LOGIC;
  signal \out_info[udp]\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal out_pl_n_5 : STD_LOGIC;
  signal out_r_ena : STD_LOGIC;
  signal \^out_r_taken\ : STD_LOGIC;
  signal out_r_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_sm_n_10 : STD_LOGIC;
  signal out_sm_n_11 : STD_LOGIC;
  signal out_sm_n_13 : STD_LOGIC;
  signal out_sm_n_16 : STD_LOGIC;
  signal out_sm_n_17 : STD_LOGIC;
  signal out_sm_n_18 : STD_LOGIC;
  signal out_sm_n_19 : STD_LOGIC;
  signal out_sm_n_34 : STD_LOGIC;
  signal out_sm_n_35 : STD_LOGIC;
  signal out_sm_n_7 : STD_LOGIC;
  signal out_sm_n_8 : STD_LOGIC;
  signal out_sm_n_9 : STD_LOGIC;
  signal \packet_done[cur_address]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \packet_done[done]\ : STD_LOGIC;
  signal \packet_done[keepalive]\ : STD_LOGIC;
  signal \packet_done[payload_limited]\ : STD_LOGIC;
  signal \packet_done[repeated]\ : STD_LOGIC;
  signal \packet_req[discard_cur_prepare]\ : STD_LOGIC;
  signal \packet_req[send_data]\ : STD_LOGIC;
  signal \packet_req[send_keepalive]\ : STD_LOGIC;
  signal \packet_req[send_repeat]\ : STD_LOGIC;
  signal \packet_req[send_small]\ : STD_LOGIC;
  signal \packet_req[send_syn]\ : STD_LOGIC;
  signal pkt_gen_n_0 : STD_LOGIC;
  signal pkt_gen_n_1 : STD_LOGIC;
  signal pkt_gen_n_10 : STD_LOGIC;
  signal preptcp_n_2 : STD_LOGIC;
  signal preptcp_n_21 : STD_LOGIC;
  signal preptcp_n_3 : STD_LOGIC;
  signal preptcp_n_32 : STD_LOGIC;
  signal preptcp_n_4 : STD_LOGIC;
  signal preptcp_n_42 : STD_LOGIC;
  signal preptcp_n_56 : STD_LOGIC;
  signal preptcp_n_58 : STD_LOGIC;
  signal preptcp_n_59 : STD_LOGIC;
  signal preptcp_n_60 : STD_LOGIC;
  signal preptcp_n_61 : STD_LOGIC;
  signal preptcp_n_62 : STD_LOGIC;
  signal preptcp_n_63 : STD_LOGIC;
  signal preptcp_n_64 : STD_LOGIC;
  signal preptcp_n_65 : STD_LOGIC;
  signal preptcp_n_66 : STD_LOGIC;
  signal preptcp_n_67 : STD_LOGIC;
  signal preptcp_n_68 : STD_LOGIC;
  signal preptcp_n_69 : STD_LOGIC;
  signal preptcp_n_90 : STD_LOGIC;
  signal preptcp_n_92 : STD_LOGIC;
  signal preptcp_n_93 : STD_LOGIC;
  signal \ram_arp_icmp[cons][clear_hasdata]\ : STD_LOGIC;
  signal \ram_arp_icmp[prod][set_drop_dly]\ : STD_LOGIC;
  signal \ram_arp_icmp[prod][set_hasdata]\ : STD_LOGIC;
  signal \ram_arp_icmp[prod][set_words]\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \ram_arp_icmp[stat][drop_dly]\ : STD_LOGIC;
  signal \ram_arp_icmp[stat][hasdata]\ : STD_LOGIC;
  signal \ram_arp_icmp[stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_pkt_gen[prod][set_hasdata]\ : STD_LOGIC;
  signal \ram_pkt_gen[prod][set_words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^ram_pkt_gen[stat][hasdata]\ : STD_LOGIC;
  signal \ram_pkt_gen[stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_tcp_prep2[0][cons][clear_hasdata]\ : STD_LOGIC;
  signal \ram_tcp_prep2[0][prod][set_words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_tcp_prep2[0][stat][hasdata]\ : STD_LOGIC;
  signal \ram_tcp_prep2[0][stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_tcp_prep2[1][cons][clear_hasdata]\ : STD_LOGIC;
  signal \ram_tcp_prep2[1][prod][set_hasdata]\ : STD_LOGIC;
  signal \ram_tcp_prep2[1][stat][hasdata]\ : STD_LOGIC;
  signal \ram_tcp_prep2[1][stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^ram_udp_regacc[cons][clear_hasdata]\ : STD_LOGIC;
  signal \ram_udp_regacc[prod][set_hasdata]\ : STD_LOGIC;
  signal \ram_udp_regacc[stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regacc[stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_udp_regidp[prod][set_hasdata]\ : STD_LOGIC;
  signal \^ram_udp_regidp[stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regidp[stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_udp_regres[0][prod][set_hasdata]\ : STD_LOGIC;
  signal \^ram_udp_regres[0][stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres[0][stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \ram_udp_regres[1][prod][set_hasdata]\ : STD_LOGIC;
  signal \^ram_udp_regres[1][stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres[1][stat][words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \rawregs_reg[3]_11\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rawregs_reg[4]_12\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rawregs_reg[5]_13\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \rawregs_reg[8]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal read_data_pipeline : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_int_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reg_int_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reg_int_data_rd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_int_data_wr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_int_done : STD_LOGIC;
  signal reg_int_read : STD_LOGIC;
  signal reg_read_prev : STD_LOGIC;
  signal reg_read_prev2 : STD_LOGIC;
  signal \regacc_aux_info[prod][set_checksum]\ : STD_LOGIC;
  signal \regacc_aux_info[prod][set_end_words]\ : STD_LOGIC;
  signal \regacc_aux_info[prod][set_reg_ch]\ : STD_LOGIC;
  signal \regacc_aux_info[prod][v][checksum]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \regacc_aux_info[prod][v][end_words]\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \regacc_aux_info[prod][v][reg_ch]\ : STD_LOGIC;
  signal \regacc_aux_info[prod][v][reg_idp]\ : STD_LOGIC;
  signal \regacc_aux_info[stat][checksum]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \regacc_aux_info[stat][end_words]\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \^regacc_aux_info[stat][reg_idp]\ : STD_LOGIC;
  signal regacc_n_21 : STD_LOGIC;
  signal regacc_n_31 : STD_LOGIC;
  signal regacc_n_32 : STD_LOGIC;
  signal regacc_n_33 : STD_LOGIC;
  signal regacc_n_34 : STD_LOGIC;
  signal regacc_n_35 : STD_LOGIC;
  signal regacc_n_36 : STD_LOGIC;
  signal regacc_n_37 : STD_LOGIC;
  signal regacc_n_38 : STD_LOGIC;
  signal regacc_n_41 : STD_LOGIC;
  signal regacc_n_43 : STD_LOGIC;
  signal regacc_n_45 : STD_LOGIC;
  signal regacc_n_46 : STD_LOGIC;
  signal regacc_n_47 : STD_LOGIC;
  signal regacc_n_60 : STD_LOGIC;
  signal regacc_n_61 : STD_LOGIC;
  signal regacc_n_62 : STD_LOGIC;
  signal regacc_n_63 : STD_LOGIC;
  signal regacc_n_64 : STD_LOGIC;
  signal regacc_n_65 : STD_LOGIC;
  signal regacc_n_66 : STD_LOGIC;
  signal regacc_n_67 : STD_LOGIC;
  signal regacc_n_68 : STD_LOGIC;
  signal regacc_n_69 : STD_LOGIC;
  signal regacc_n_70 : STD_LOGIC;
  signal regacc_n_71 : STD_LOGIC;
  signal regacc_n_72 : STD_LOGIC;
  signal regacc_n_73 : STD_LOGIC;
  signal regacc_n_74 : STD_LOGIC;
  signal regacc_n_75 : STD_LOGIC;
  signal regacc_n_76 : STD_LOGIC;
  signal regacc_n_77 : STD_LOGIC;
  signal regacc_n_78 : STD_LOGIC;
  signal regacc_n_79 : STD_LOGIC;
  signal regacc_n_80 : STD_LOGIC;
  signal regacc_n_81 : STD_LOGIC;
  signal regacc_n_82 : STD_LOGIC;
  signal regacc_n_83 : STD_LOGIC;
  signal regacc_n_84 : STD_LOGIC;
  signal regacc_n_85 : STD_LOGIC;
  signal regacc_n_86 : STD_LOGIC;
  signal regacc_n_89 : STD_LOGIC;
  signal regacc_n_90 : STD_LOGIC;
  signal regacc_n_91 : STD_LOGIC;
  signal regacc_n_92 : STD_LOGIC;
  signal regacc_n_95 : STD_LOGIC;
  signal regacc_n_96 : STD_LOGIC;
  signal reset_count0 : STD_LOGIC;
  signal reset_prev : STD_LOGIC;
  signal \s_reg[payload_len]\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \s_stat[conn_state]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_stat[max_sent]\ : STD_LOGIC;
  signal \^stat[conn_state]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[pending_dhcp_req]1\ : STD_LOGIC;
  signal \state_reg[dyn_ip]1\ : STD_LOGIC;
  signal tc_do_lcl_datagen : STD_LOGIC;
  signal tc_lcl_datagen_chance : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tc_lcl_datagen_len_mask : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal tc_lcl_datagen_mark : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tc_limit_tcp_payload : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tc_limit_tcp_window : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tcp_buf_stat[base_fill]\ : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \tcp_buf_stat[commit_overrun]\ : STD_LOGIC;
  signal \tcp_buf_stat[write_overrun]\ : STD_LOGIC;
  signal tcp_buffer_n_15 : STD_LOGIC;
  signal tcp_buffer_n_29 : STD_LOGIC;
  signal tcp_buffer_n_30 : STD_LOGIC;
  signal tcp_buffer_n_31 : STD_LOGIC;
  signal tcp_buffer_n_32 : STD_LOGIC;
  signal tcp_buffer_n_33 : STD_LOGIC;
  signal tcp_buffer_n_34 : STD_LOGIC;
  signal tcp_buffer_n_35 : STD_LOGIC;
  signal tcp_buffer_n_36 : STD_LOGIC;
  signal tcp_buffer_n_37 : STD_LOGIC;
  signal tcp_ctrl_n_103 : STD_LOGIC;
  signal tcp_ctrl_n_104 : STD_LOGIC;
  signal tcp_ctrl_n_105 : STD_LOGIC;
  signal tcp_ctrl_n_106 : STD_LOGIC;
  signal tcp_ctrl_n_107 : STD_LOGIC;
  signal tcp_ctrl_n_108 : STD_LOGIC;
  signal tcp_ctrl_n_109 : STD_LOGIC;
  signal tcp_ctrl_n_110 : STD_LOGIC;
  signal tcp_ctrl_n_111 : STD_LOGIC;
  signal tcp_ctrl_n_112 : STD_LOGIC;
  signal tcp_ctrl_n_113 : STD_LOGIC;
  signal tcp_ctrl_n_114 : STD_LOGIC;
  signal tcp_ctrl_n_115 : STD_LOGIC;
  signal tcp_ctrl_n_116 : STD_LOGIC;
  signal tcp_ctrl_n_117 : STD_LOGIC;
  signal tcp_ctrl_n_121 : STD_LOGIC;
  signal tcp_ctrl_n_122 : STD_LOGIC;
  signal tcp_ctrl_n_123 : STD_LOGIC;
  signal tcp_ctrl_n_124 : STD_LOGIC;
  signal tcp_ctrl_n_125 : STD_LOGIC;
  signal tcp_ctrl_n_126 : STD_LOGIC;
  signal tcp_ctrl_n_127 : STD_LOGIC;
  signal tcp_ctrl_n_128 : STD_LOGIC;
  signal tcp_ctrl_n_129 : STD_LOGIC;
  signal tcp_ctrl_n_130 : STD_LOGIC;
  signal tcp_ctrl_n_131 : STD_LOGIC;
  signal tcp_ctrl_n_132 : STD_LOGIC;
  signal tcp_ctrl_n_149 : STD_LOGIC;
  signal tcp_ctrl_n_151 : STD_LOGIC;
  signal tcp_ctrl_n_152 : STD_LOGIC;
  signal tcp_ctrl_n_153 : STD_LOGIC;
  signal tcp_ctrl_n_154 : STD_LOGIC;
  signal tcp_ctrl_n_155 : STD_LOGIC;
  signal tcp_ctrl_n_156 : STD_LOGIC;
  signal tcp_ctrl_n_157 : STD_LOGIC;
  signal tcp_ctrl_n_158 : STD_LOGIC;
  signal tcp_ctrl_n_159 : STD_LOGIC;
  signal tcp_ctrl_n_160 : STD_LOGIC;
  signal tcp_ctrl_n_161 : STD_LOGIC;
  signal tcp_ctrl_n_162 : STD_LOGIC;
  signal tcp_ctrl_n_163 : STD_LOGIC;
  signal tcp_ctrl_n_164 : STD_LOGIC;
  signal tcp_ctrl_n_165 : STD_LOGIC;
  signal tcp_ctrl_n_166 : STD_LOGIC;
  signal tcp_ctrl_n_167 : STD_LOGIC;
  signal tcp_ctrl_n_168 : STD_LOGIC;
  signal tcp_ctrl_n_169 : STD_LOGIC;
  signal tcp_ctrl_n_170 : STD_LOGIC;
  signal tcp_ctrl_n_171 : STD_LOGIC;
  signal tcp_ctrl_n_182 : STD_LOGIC;
  signal tcp_ctrl_n_183 : STD_LOGIC;
  signal tcp_ctrl_n_184 : STD_LOGIC;
  signal tcp_ctrl_n_185 : STD_LOGIC;
  signal tcp_ctrl_n_186 : STD_LOGIC;
  signal tcp_ctrl_n_187 : STD_LOGIC;
  signal tcp_ctrl_n_188 : STD_LOGIC;
  signal tcp_ctrl_n_189 : STD_LOGIC;
  signal tcp_ctrl_n_190 : STD_LOGIC;
  signal tcp_ctrl_n_191 : STD_LOGIC;
  signal tcp_ctrl_n_192 : STD_LOGIC;
  signal tcp_ctrl_n_193 : STD_LOGIC;
  signal tcp_ctrl_n_194 : STD_LOGIC;
  signal tcp_ctrl_n_195 : STD_LOGIC;
  signal tcp_ctrl_n_196 : STD_LOGIC;
  signal tcp_ctrl_n_197 : STD_LOGIC;
  signal tcp_ctrl_n_198 : STD_LOGIC;
  signal tcp_ctrl_n_199 : STD_LOGIC;
  signal tcp_ctrl_n_200 : STD_LOGIC;
  signal tcp_ctrl_n_201 : STD_LOGIC;
  signal tcp_ctrl_n_202 : STD_LOGIC;
  signal tcp_ctrl_n_203 : STD_LOGIC;
  signal tcp_ctrl_n_204 : STD_LOGIC;
  signal tcp_ctrl_n_205 : STD_LOGIC;
  signal tcp_ctrl_n_206 : STD_LOGIC;
  signal tcp_ctrl_n_207 : STD_LOGIC;
  signal tcp_ctrl_n_208 : STD_LOGIC;
  signal tcp_ctrl_n_209 : STD_LOGIC;
  signal tcp_ctrl_n_210 : STD_LOGIC;
  signal tcp_ctrl_n_211 : STD_LOGIC;
  signal tcp_ctrl_n_212 : STD_LOGIC;
  signal tcp_ctrl_n_213 : STD_LOGIC;
  signal tcp_ctrl_n_214 : STD_LOGIC;
  signal tcp_ctrl_n_232 : STD_LOGIC;
  signal tcp_ctrl_n_233 : STD_LOGIC;
  signal tcp_ctrl_n_234 : STD_LOGIC;
  signal tcp_ctrl_n_235 : STD_LOGIC;
  signal tcp_ctrl_n_236 : STD_LOGIC;
  signal tcp_ctrl_n_237 : STD_LOGIC;
  signal tcp_ctrl_n_238 : STD_LOGIC;
  signal tcp_ctrl_n_239 : STD_LOGIC;
  signal tcp_ctrl_n_240 : STD_LOGIC;
  signal tcp_ctrl_n_241 : STD_LOGIC;
  signal tcp_ctrl_n_242 : STD_LOGIC;
  signal tcp_ctrl_n_245 : STD_LOGIC;
  signal tcp_ctrl_n_246 : STD_LOGIC;
  signal tcp_ctrl_n_48 : STD_LOGIC;
  signal tcp_ctrl_n_56 : STD_LOGIC;
  signal tcp_ctrl_n_57 : STD_LOGIC;
  signal tcp_ctrl_n_69 : STD_LOGIC;
  signal \tcp_ctrl_recv[ack_seqno]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tcp_ctrl_recv[got_ack]\ : STD_LOGIC;
  signal \tcp_ctrl_recv[got_syn]\ : STD_LOGIC;
  signal \tcp_ctrl_recv[window_len]\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tcp_ctrl_stat[base_seqno]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tcp_ctrl_stat[max_sent]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tcp_ctrl_stat[rtt_est]\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \tcp_ctrl_stat[rtt_trip]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tcp_ctrl_stat[same_ack]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tcp_ctrl_stat[window_sz]\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^tcp_reset\ : STD_LOGIC;
  signal \tcp_state_stat[base_seqno_hi_plus_1]\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \tcp_state_stat[cur_off]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tcp_state_stat[filled]\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \tcp_state_stat[unsent]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \testctrl_reg[1]_16\ : STD_LOGIC;
  signal \testctrl_reg[3]_15\ : STD_LOGIC;
  signal \testctrl_reg[4]_2\ : STD_LOGIC;
  signal \testctrl_reg[6]_0\ : STD_LOGIC;
  signal \testctrl_reg[7]_1\ : STD_LOGIC;
  signal \testctrl_reg_reg[0]_4\ : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \testctrl_reg_reg[2]_6\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \testctrl_reg_reg[4]_7\ : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal \testctrl_reg_reg[5]_8\ : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal \testctrl_reg_reg[6]_9\ : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal \testctrl_reg_reg[7]_10\ : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal \ts_info_counts[abort_repeat]\ : STD_LOGIC;
  signal \ts_info_counts[connect]\ : STD_LOGIC;
  signal \ts_info_counts[did_keepalive]\ : STD_LOGIC;
  signal \ts_info_counts[did_repeat]\ : STD_LOGIC;
  signal \ts_info_counts[got_ack]\ : STD_LOGIC;
  signal \ts_info_counts[got_meas_rtt]\ : STD_LOGIC;
  signal \ts_info_counts[got_syn]\ : STD_LOGIC;
  signal \ts_info_counts[new_rtt_est]\ : STD_LOGIC;
  signal \ts_info_counts[same_ack]\ : STD_LOGIC;
  signal \ts_info_counts[start_meas_rtt]\ : STD_LOGIC;
  signal \ts_info_counts[twice_same_ack]\ : STD_LOGIC;
  signal \^user_data_free\ : STD_LOGIC;
  signal w : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^word_prev1_reg[0]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[10]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[11]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[1]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[2]\ : STD_LOGIC;
  signal \^word_prev1_reg[3]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[4]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[5]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[6]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[7]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[8]__0\ : STD_LOGIC;
  signal \^word_prev1_reg[9]__0\ : STD_LOGIC;
  signal x_is_s_payload_len_ge_tc_limit_tcp_payload : STD_LOGIC;
  signal xx_window_left : STD_LOGIC_VECTOR ( 16 downto 0 );
begin
  L(15 downto 12) <= \^l\(15 downto 12);
  \cmd_p1_reg[18]\(2 downto 0) <= \^cmd_p1_reg[18]\(2 downto 0);
  \dp_ram_pkt_gen[port_a][o][wr]\ <= \^dp_ram_pkt_gen[port_a][o][wr]\;
  \info_counts[pkt_gen]\ <= \^info_counts[pkt_gen]\;
  \info_counts[udp_idp]\ <= \^info_counts[udp_idp]\;
  out_r_taken <= \^out_r_taken\;
  \ram_pkt_gen[stat][hasdata]\ <= \^ram_pkt_gen[stat][hasdata]\;
  \ram_udp_regacc[cons][clear_hasdata]\ <= \^ram_udp_regacc[cons][clear_hasdata]\;
  \ram_udp_regidp[stat][hasdata]\ <= \^ram_udp_regidp[stat][hasdata]\;
  \ram_udp_regres[0][stat][hasdata]\ <= \^ram_udp_regres[0][stat][hasdata]\;
  \ram_udp_regres[1][stat][hasdata]\ <= \^ram_udp_regres[1][stat][hasdata]\;
  \regacc_aux_info[stat][reg_idp]\ <= \^regacc_aux_info[stat][reg_idp]\;
  \stat[conn_state]\(1 downto 0) <= \^stat[conn_state]\(1 downto 0);
  tcp_reset <= \^tcp_reset\;
  user_data_free <= \^user_data_free\;
  \word_prev1_reg[0]__0\ <= \^word_prev1_reg[0]__0\;
  \word_prev1_reg[10]__0\ <= \^word_prev1_reg[10]__0\;
  \word_prev1_reg[11]__0\ <= \^word_prev1_reg[11]__0\;
  \word_prev1_reg[1]__0\ <= \^word_prev1_reg[1]__0\;
  \word_prev1_reg[2]\ <= \^word_prev1_reg[2]\;
  \word_prev1_reg[3]__0\ <= \^word_prev1_reg[3]__0\;
  \word_prev1_reg[4]__0\ <= \^word_prev1_reg[4]__0\;
  \word_prev1_reg[5]__0\ <= \^word_prev1_reg[5]__0\;
  \word_prev1_reg[6]__0\ <= \^word_prev1_reg[6]__0\;
  \word_prev1_reg[7]__0\ <= \^word_prev1_reg[7]__0\;
  \word_prev1_reg[8]__0\ <= \^word_prev1_reg[8]__0\;
  \word_prev1_reg[9]__0\ <= \^word_prev1_reg[9]__0\;
ctrl_ram_arp_icmp: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat
     port map (
      D(0) => \a[wr_idx]\(2),
      E(0) => \ram_arp_icmp[prod][set_hasdata]\,
      Q(9 downto 0) => \ram_arp_icmp[stat][words]\(10 downto 1),
      clk_in => clk_in,
      \info_counts_reg[drop_ntp]\ => out_sm_n_19,
      \info_counts_reg[drop_ntp]_0\(0) => \^out_r_taken\,
      \ram_arp_icmp[cons][clear_hasdata]\ => \ram_arp_icmp[cons][clear_hasdata]\,
      \ram_arp_icmp[prod][set_drop_dly]\ => \ram_arp_icmp[prod][set_drop_dly]\,
      \ram_arp_icmp[stat][drop_dly]\ => \ram_arp_icmp[stat][drop_dly]\,
      \ram_arp_icmp[stat][hasdata]\ => \ram_arp_icmp[stat][hasdata]\,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \ram_tcp_prep2[1][stat][hasdata]\ => \ram_tcp_prep2[1][stat][hasdata]\,
      \s_reg[wr_idx][2]\ => \^ram_udp_regres[1][stat][hasdata]\,
      \s_reg[wr_idx][2]_0\ => out_sm_n_11,
      \s_reg[wr_idx][2]_1\ => \^ram_pkt_gen[stat][hasdata]\,
      \s_reg[wr_idx][2]_2\ => \^ram_udp_regres[0][stat][hasdata]\,
      \s_reg[wr_idx][2]_3\ => \^ram_udp_regidp[stat][hasdata]\,
      \s_stat_reg[hasdata]_0\ => ctrl_ram_arp_icmp_n_1,
      \s_stat_reg[hasdata]_1\ => ctrl_ram_arp_icmp_n_3,
      \s_stat_reg[hasdata]_2\ => ctrl_ram_arp_icmp_n_4,
      \s_stat_reg[words][10]_0\(9 downto 1) => \ram_arp_icmp[prod][set_words]\(10 downto 2),
      \s_stat_reg[words][10]_0\(0) => \regacc_aux_info[prod][v][end_words]\(1),
      taken_prev_reg => ctrl_ram_arp_icmp_n_6
    );
ctrl_ram_pkt_gen: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_0
     port map (
      E(0) => \ram_pkt_gen[prod][set_hasdata]\,
      Q(9 downto 0) => \ram_pkt_gen[stat][words]\(10 downto 1),
      clk_in => clk_in,
      \ram_arp_icmp[stat][hasdata]\ => \ram_arp_icmp[stat][hasdata]\,
      \s_stat_reg[hasdata]_0\ => \^ram_pkt_gen[stat][hasdata]\,
      \s_stat_reg[hasdata]_1\ => ctrl_ram_pkt_gen_n_1,
      \s_stat_reg[hasdata]_2\ => \s_stat_reg[hasdata]\,
      \s_stat_reg[words][10]_0\(9 downto 0) => \ram_pkt_gen[prod][set_words]\(10 downto 1)
    );
ctrl_ram_tcp_prep0: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_1
     port map (
      E(0) => preptcp_n_32,
      Q(0) => \a[done]\,
      clk_in => clk_in,
      cur_tcp_prep => cur_tcp_prep,
      \ram_prod_tcp_prep0[set_words]\(9 downto 0) => \ram_tcp_prep2[0][prod][set_words]\(10 downto 1),
      \ram_tcp_prep2[0][cons][clear_hasdata]\ => \ram_tcp_prep2[0][cons][clear_hasdata]\,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \s_reg[wr_idx][0]\ => out_sm_n_11,
      \s_stat_reg[hasdata]_0\ => ctrl_ram_tcp_prep0_n_0,
      \s_stat_reg[words][10]_0\(9 downto 0) => \ram_tcp_prep2[0][stat][words]\(10 downto 1)
    );
ctrl_ram_tcp_prep1: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_2
     port map (
      E(0) => \ram_tcp_prep2[1][prod][set_hasdata]\,
      Q(0) => \a[done]\,
      clk_in => clk_in,
      cur_tcp_prep => cur_tcp_prep,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \ram_tcp_prep2[1][cons][clear_hasdata]\ => \ram_tcp_prep2[1][cons][clear_hasdata]\,
      \ram_tcp_prep2[1][stat][hasdata]\ => \ram_tcp_prep2[1][stat][hasdata]\,
      \s_stat_reg[hasdata]_0\ => ctrl_ram_tcp_prep1_n_0,
      \s_stat_reg[words][10]_0\(9 downto 0) => \ram_tcp_prep2[1][stat][words]\(10 downto 1),
      \s_stat_reg[words][10]_1\(9 downto 0) => \ram_tcp_prep2[0][prod][set_words]\(10 downto 1)
    );
ctrl_ram_udp_regacc: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_3
     port map (
      D(9 downto 1) => \ram_arp_icmp[prod][set_words]\(10 downto 2),
      D(0) => \regacc_aux_info[prod][v][end_words]\(1),
      E(0) => \ram_udp_regacc[prod][set_hasdata]\,
      Q(9 downto 0) => \ram_udp_regacc[stat][words]\(10 downto 1),
      SS(0) => \^ram_udp_regacc[cons][clear_hasdata]\,
      clk_in => clk_in,
      \ram_udp_regacc[stat][hasdata]\ => \ram_udp_regacc[stat][hasdata]\
    );
ctrl_ram_udp_regaidp: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_4
     port map (
      D(9 downto 0) => \ram_udp_regacc[stat][words]\(10 downto 1),
      E(0) => \ram_udp_regidp[prod][set_hasdata]\,
      Q(9 downto 0) => \ram_udp_regidp[stat][words]\(10 downto 1),
      clk_in => clk_in,
      \ram_arp_icmp[stat][hasdata]\ => \ram_arp_icmp[stat][hasdata]\,
      \ram_cons_array_reg[5][clear_hasdata]\ => \^ram_udp_regres[0][stat][hasdata]\,
      \ram_cons_array_reg[5][clear_hasdata]_0\ => \^ram_pkt_gen[stat][hasdata]\,
      \ram_cons_array_reg[5][clear_hasdata]_1\ => \^ram_udp_regres[1][stat][hasdata]\,
      \s_stat_reg[hasdata]_0\ => \^ram_udp_regidp[stat][hasdata]\,
      \s_stat_reg[hasdata]_1\ => ctrl_ram_udp_regaidp_n_1,
      \s_stat_reg[hasdata]_2\ => \s_stat_reg[hasdata]_0\
    );
\ctrl_ram_udp_regres[0].ctrl_ram_udp_regres_i\: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_5
     port map (
      D(9 downto 0) => \ram_udp_regacc[stat][words]\(10 downto 1),
      E(0) => \ram_udp_regres[0][prod][set_hasdata]\,
      Q(9 downto 0) => \ram_udp_regres[0][stat][words]\(10 downto 1),
      clk_in => clk_in,
      \s_stat_reg[hasdata]_0\ => \^ram_udp_regres[0][stat][hasdata]\,
      \s_stat_reg[hasdata]_1\ => \s_stat_reg[hasdata]_1\
    );
\ctrl_ram_udp_regres[1].ctrl_ram_udp_regres_i\: entity work.top_block_fakernet_top_0_0_fnet_ram_block_stat_6
     port map (
      D(0) => \a[wr_idx]\(0),
      E(0) => \ram_udp_regres[1][prod][set_hasdata]\,
      Q(9 downto 0) => \ram_udp_regres[1][stat][words]\(10 downto 1),
      clk_in => clk_in,
      \ram_arp_icmp[stat][hasdata]\ => \ram_arp_icmp[stat][hasdata]\,
      \s_reg[wr_idx][0]\ => ctrl_ram_tcp_prep0_n_0,
      \s_reg[wr_idx][0]_0\ => \^ram_udp_regres[0][stat][hasdata]\,
      \s_reg[wr_idx][0]_1\ => \^ram_udp_regidp[stat][hasdata]\,
      \s_reg[wr_idx][0]_2\ => \^ram_pkt_gen[stat][hasdata]\,
      \s_stat_reg[hasdata]_0\ => \^ram_udp_regres[1][stat][hasdata]\,
      \s_stat_reg[hasdata]_1\ => \s_stat_reg[hasdata]_2\,
      \s_stat_reg[words][10]_0\(9 downto 0) => \ram_udp_regacc[stat][words]\(10 downto 1)
    );
ctrl_regacc_aux: entity work.top_block_fakernet_top_0_0_fnet_regacc_aux_stat
     port map (
      D(9 downto 0) => \regacc_aux_info[prod][v][end_words]\(10 downto 1),
      E(0) => \ram_udp_regres[0][prod][set_hasdata]\,
      \FSM_sequential_s[state][0]_i_4__0\ => regacc_n_43,
      \FSM_sequential_s[state][1]_i_12__0\(2) => regacc_n_45,
      \FSM_sequential_s[state][1]_i_12__0\(1) => regacc_n_46,
      \FSM_sequential_s[state][1]_i_12__0\(0) => regacc_n_47,
      Q(6 downto 0) => \regacc_aux_info[stat][end_words]\(10 downto 4),
      SS(0) => \^ram_udp_regacc[cons][clear_hasdata]\,
      WEA(0) => \dp_ram_udp_regres_port_a_o_tmp[0][wr]\,
      \a[off_store]\ => \a[off_store]\,
      actual_wr => actual_wr,
      clk_in => clk_in,
      \regacc_aux_info[prod][set_reg_ch]\ => \regacc_aux_info[prod][set_reg_ch]\,
      \regacc_aux_info[prod][v][reg_ch]\ => \regacc_aux_info[prod][v][reg_ch]\,
      \regacc_aux_info[prod][v][reg_idp]\ => \regacc_aux_info[prod][v][reg_idp]\,
      \s_stat_reg[checksum][16]_0\(16 downto 0) => \regacc_aux_info[stat][checksum]\(16 downto 0),
      \s_stat_reg[checksum][16]_1\(0) => \regacc_aux_info[prod][set_checksum]\,
      \s_stat_reg[checksum][16]_2\(16 downto 0) => \regacc_aux_info[prod][v][checksum]\(16 downto 0),
      \s_stat_reg[end_words][10]_0\(0) => \regacc_aux_info[prod][set_end_words]\,
      \s_stat_reg[end_words][2]_0\ => ctrl_regacc_aux_n_15,
      \s_stat_reg[end_words][6]_0\ => ctrl_regacc_aux_n_2,
      \s_stat_reg[reg_ch][0]_0\ => \regacc_aux_info[stat][reg_ch]\,
      \s_stat_reg[reg_idp]_0\ => \^regacc_aux_info[stat][reg_idp]\,
      \s_stat_reg[reg_idp]_1\(0) => \ram_udp_regres[1][prod][set_hasdata]\,
      \s_stat_reg[reg_idp]_2\(0) => \dp_ram_udp_regres_port_a_o_tmp[1][wr]\,
      \s_stat_reg[reg_idp]_3\(0) => \dp_ram_udp_regidp[port_a][o][wr]\
    );
\data_gen.test_data_gen\: entity work.top_block_fakernet_top_0_0_fnet_test_datagen
     port map (
      CO(0) => leqOp,
      D(5) => \data_gen.test_data_gen_n_3\,
      D(4) => \data_gen.test_data_gen_n_4\,
      D(3) => \data_gen.test_data_gen_n_5\,
      D(2) => \data_gen.test_data_gen_n_6\,
      D(1) => \data_gen.test_data_gen_n_7\,
      D(0) => \data_gen.test_data_gen_n_8\,
      E(0) => reset_count0,
      Q(31) => \data_gen.test_data_gen_n_49\,
      Q(30) => \data_gen.test_data_gen_n_50\,
      Q(29) => \data_gen.test_data_gen_n_51\,
      Q(28) => \data_gen.test_data_gen_n_52\,
      Q(27) => \data_gen.test_data_gen_n_53\,
      Q(26) => \data_gen.test_data_gen_n_54\,
      Q(25) => \data_gen.test_data_gen_n_55\,
      Q(24) => \data_gen.test_data_gen_n_56\,
      Q(23) => \data_gen.test_data_gen_n_57\,
      Q(22) => \data_gen.test_data_gen_n_58\,
      Q(21) => \data_gen.test_data_gen_n_59\,
      Q(20) => \data_gen.test_data_gen_n_60\,
      Q(19) => \data_gen.test_data_gen_n_61\,
      Q(18) => \data_gen.test_data_gen_n_62\,
      Q(17) => \data_gen.test_data_gen_n_63\,
      Q(16) => \data_gen.test_data_gen_n_64\,
      Q(15 downto 0) => L_0(31 downto 16),
      chance_ok_reg_0 => lclreg_n_154,
      clk_in => clk_in,
      \commit_len_reg[5]_0\(5 downto 0) => commit_len(5 downto 0),
      lcl_datagen_commit => lcl_datagen_commit,
      \lcl_datagen_offset_reg[7]_0\(7) => \data_gen.test_data_gen_n_9\,
      \lcl_datagen_offset_reg[7]_0\(6) => \data_gen.test_data_gen_n_10\,
      \lcl_datagen_offset_reg[7]_0\(5) => \data_gen.test_data_gen_n_11\,
      \lcl_datagen_offset_reg[7]_0\(4) => \data_gen.test_data_gen_n_12\,
      \lcl_datagen_offset_reg[7]_0\(3) => \data_gen.test_data_gen_n_13\,
      \lcl_datagen_offset_reg[7]_0\(2) => \data_gen.test_data_gen_n_14\,
      \lcl_datagen_offset_reg[7]_0\(1) => \data_gen.test_data_gen_n_15\,
      \lcl_datagen_offset_reg[7]_0\(0) => \data_gen.test_data_gen_n_16\,
      \lcl_datagen_word_reg[31]_0\(31) => \data_gen.test_data_gen_n_17\,
      \lcl_datagen_word_reg[31]_0\(30) => \data_gen.test_data_gen_n_18\,
      \lcl_datagen_word_reg[31]_0\(29) => \data_gen.test_data_gen_n_19\,
      \lcl_datagen_word_reg[31]_0\(28) => \data_gen.test_data_gen_n_20\,
      \lcl_datagen_word_reg[31]_0\(27) => \data_gen.test_data_gen_n_21\,
      \lcl_datagen_word_reg[31]_0\(26) => \data_gen.test_data_gen_n_22\,
      \lcl_datagen_word_reg[31]_0\(25) => \data_gen.test_data_gen_n_23\,
      \lcl_datagen_word_reg[31]_0\(24) => \data_gen.test_data_gen_n_24\,
      \lcl_datagen_word_reg[31]_0\(23) => \data_gen.test_data_gen_n_25\,
      \lcl_datagen_word_reg[31]_0\(22) => \data_gen.test_data_gen_n_26\,
      \lcl_datagen_word_reg[31]_0\(21) => \data_gen.test_data_gen_n_27\,
      \lcl_datagen_word_reg[31]_0\(20) => \data_gen.test_data_gen_n_28\,
      \lcl_datagen_word_reg[31]_0\(19) => \data_gen.test_data_gen_n_29\,
      \lcl_datagen_word_reg[31]_0\(18) => \data_gen.test_data_gen_n_30\,
      \lcl_datagen_word_reg[31]_0\(17) => \data_gen.test_data_gen_n_31\,
      \lcl_datagen_word_reg[31]_0\(16) => \data_gen.test_data_gen_n_32\,
      \lcl_datagen_word_reg[31]_0\(15) => \data_gen.test_data_gen_n_33\,
      \lcl_datagen_word_reg[31]_0\(14) => \data_gen.test_data_gen_n_34\,
      \lcl_datagen_word_reg[31]_0\(13) => \data_gen.test_data_gen_n_35\,
      \lcl_datagen_word_reg[31]_0\(12) => \data_gen.test_data_gen_n_36\,
      \lcl_datagen_word_reg[31]_0\(11) => \data_gen.test_data_gen_n_37\,
      \lcl_datagen_word_reg[31]_0\(10) => \data_gen.test_data_gen_n_38\,
      \lcl_datagen_word_reg[31]_0\(9) => \data_gen.test_data_gen_n_39\,
      \lcl_datagen_word_reg[31]_0\(8) => \data_gen.test_data_gen_n_40\,
      \lcl_datagen_word_reg[31]_0\(7) => \data_gen.test_data_gen_n_41\,
      \lcl_datagen_word_reg[31]_0\(6) => \data_gen.test_data_gen_n_42\,
      \lcl_datagen_word_reg[31]_0\(5) => \data_gen.test_data_gen_n_43\,
      \lcl_datagen_word_reg[31]_0\(4) => \data_gen.test_data_gen_n_44\,
      \lcl_datagen_word_reg[31]_0\(3) => \data_gen.test_data_gen_n_45\,
      \lcl_datagen_word_reg[31]_0\(2) => \data_gen.test_data_gen_n_46\,
      \lcl_datagen_word_reg[31]_0\(1) => \data_gen.test_data_gen_n_47\,
      \lcl_datagen_word_reg[31]_0\(0) => \data_gen.test_data_gen_n_48\,
      lcl_datagen_write => lcl_datagen_write,
      reset_prev => reset_prev,
      tc_do_lcl_datagen => tc_do_lcl_datagen,
      tc_lcl_datagen_chance(15 downto 0) => tc_lcl_datagen_chance(31 downto 16),
      tc_lcl_datagen_len_mask(5 downto 0) => tc_lcl_datagen_len_mask(13 downto 8),
      tc_lcl_datagen_mark(3 downto 0) => tc_lcl_datagen_mark(3 downto 0),
      tcp_reset => \^tcp_reset\,
      user_data_free => \^user_data_free\,
      \xor_state_reg[44]_0\ => \data_gen.test_data_gen_n_82\,
      \xor_state_reg[47]_0\ => \data_gen.test_data_gen_n_81\
    );
dpdp_ram_arp_icmp: entity work.top_block_fakernet_top_0_0_ram_block_a11d16
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_arp_icmp[port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regacc[port_a][o][addr]\(10 downto 1),
      WEA(0) => \dp_ram_arp_icmp[port_a][o][wr]\,
      clk_in => clk_in,
      \osm_dp_ram_array_porto[0][rd]\ => \osm_dp_ram_array_porto[0][rd]\,
      ram_reg_bram_0_0(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_1(15 downto 0) => \dp_ram_udp_regacc[port_a][o][wdata]\(15 downto 0)
    );
dpdp_ram_data: entity work.\top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0\
     port map (
      Q(12 downto 0) => data_port_a_addr(12 downto 0),
      WEA(0) => tcp_buffer_n_29,
      clk_in => clk_in,
      data_port_a_wr => data_port_a_wr,
      data_port_b_rd => data_port_b_rd,
      ram_reg_bram_0_0 => preptcp_n_58,
      ram_reg_bram_1_0 => tcp_buffer_n_34,
      ram_reg_bram_1_1 => preptcp_n_63,
      ram_reg_bram_1_2(0) => tcp_buffer_n_32,
      ram_reg_bram_1_3 => preptcp_n_61,
      ram_reg_bram_2_0 => tcp_buffer_n_35,
      ram_reg_bram_2_1 => preptcp_n_64,
      ram_reg_bram_2_2(0) => tcp_buffer_n_33,
      ram_reg_bram_2_3 => preptcp_n_62,
      ram_reg_bram_3_0 => tcp_buffer_n_30,
      ram_reg_bram_3_1 => preptcp_n_59,
      ram_reg_bram_3_2(0) => tcp_buffer_n_31,
      ram_reg_bram_3_3 => preptcp_n_60,
      ram_reg_bram_4_0(0) => tcp_buffer_n_15,
      ram_reg_bram_4_1 => preptcp_n_42,
      ram_reg_bram_5_0 => tcp_buffer_n_36,
      ram_reg_bram_5_1 => preptcp_n_65,
      ram_reg_bram_5_2(0) => tcp_buffer_n_37,
      ram_reg_bram_5_3 => preptcp_n_66,
      ram_reg_bram_6_0(12 downto 0) => data_port_b_addr(12 downto 0),
      ram_reg_bram_7_0(31 downto 0) => data_port_a_wdata(31 downto 0),
      tmp_b_rdata(31 downto 0) => read_data_pipeline(31 downto 0)
    );
dpdp_ram_pkt_gen: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_7
     port map (
      ADDRARDADDR(9 downto 0) => \dp_ram_pkt_gen[port_a][o][addr]\(10 downto 1),
      DINADIN(15 downto 0) => \dp_ram_pkt_gen[port_a][o][wdata]\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \dp_ram_pkt_gen[port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      WEA(0) => \^dp_ram_pkt_gen[port_a][o][wr]\,
      clk_in => clk_in,
      ram_reg_bram_0_0 => out_sm_n_17
    );
dpdp_ram_tcp_prep0: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_8
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_tcp_prep2[0][port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][addr]\(10 downto 1),
      WEA(0) => \dp_ram_tcp_prep2[0][port_a][o][wr]\,
      clk_in => clk_in,
      ram_reg_bram_0_0 => out_sm_n_18,
      ram_reg_bram_0_1(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_2(15 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][wdata]\(15 downto 0)
    );
dpdp_ram_tcp_prep1: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_9
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_tcp_prep2[1][port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][addr]\(10 downto 1),
      WEA(0) => \dp_ram_tcp_prep2[1][port_a][o][wr]\,
      clk_in => clk_in,
      \osm_dp_ram_array_porto[6][rd]\ => \osm_dp_ram_array_porto[6][rd]\,
      ram_reg_bram_0_0(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_1(15 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][wdata]\(15 downto 0)
    );
dpdp_ram_tcp_template: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_10
     port map (
      ADDRBWRADDR(9 downto 0) => \dp_ram_tcp_template[port_b][o][addr]\(10 downto 1),
      DOUTBDOUT(15 downto 0) => \dp_ram_tcp_template[port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regacc[port_a][o][addr]\(10 downto 1),
      WEA(0) => \dp_ram_tcp_template[port_a][o][wr]\,
      clk_in => clk_in,
      \dp_ram_tcp_template[port_b][o][rd]\ => \dp_ram_tcp_template[port_b][o][rd]\,
      ram_reg_bram_0_0(15 downto 0) => \dp_ram_udp_regacc[port_a][o][wdata]\(15 downto 0)
    );
dpdp_ram_udp_regacc: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_11
     port map (
      ADDRBWRADDR(9 downto 0) => \dp_ram_udp_regacc[port_b][o][addr]\(10 downto 1),
      DOUTBDOUT(15 downto 0) => \dp_ram_udp_regacc[port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regacc[port_a][o][addr]\(10 downto 1),
      WEA(0) => \dp_ram_udp_regacc[port_a][o][wr]\,
      clk_in => clk_in,
      \dp_ram_udp_regacc[port_b][o][rd]\ => \dp_ram_udp_regacc[port_b][o][rd]\,
      ram_reg_bram_0_0(15 downto 0) => \dp_ram_udp_regacc[port_a][o][wdata]\(15 downto 0)
    );
dpdp_ram_udp_regidp: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_12
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_udp_regidp[port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][addr]\(10 downto 1),
      clk_in => clk_in,
      ram_reg_bram_0_0(0) => \dp_ram_udp_regidp[port_a][o][wr]\,
      ram_reg_bram_0_1 => out_sm_n_16,
      ram_reg_bram_0_2(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_3(15 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][wdata]\(15 downto 0)
    );
\dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i\: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_13
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_udp_regres[0][port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][addr]\(10 downto 1),
      WEA(0) => \dp_ram_udp_regres_port_a_o_tmp[0][wr]\,
      clk_in => clk_in,
      \dp_ram_udp_regres_port_b_o_tmp[0][rd]\ => \dp_ram_udp_regres_port_b_o_tmp[0][rd]\,
      ram_reg_bram_0_0(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_1(15 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][wdata]\(15 downto 0)
    );
\dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i\: entity work.top_block_fakernet_top_0_0_ram_block_a11d16_14
     port map (
      DOUTBDOUT(15 downto 0) => \dp_ram_udp_regres[1][port_b][i][rdata]\(15 downto 0),
      Q(9 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][addr]\(10 downto 1),
      clk_in => clk_in,
      \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ => \dp_ram_udp_regres_port_b_o_tmp[1][rd]\,
      ram_reg_bram_0_0(0) => \dp_ram_udp_regres_port_a_o_tmp[1][wr]\,
      ram_reg_bram_0_1(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      ram_reg_bram_0_2(15 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][wdata]\(15 downto 0)
    );
dyn_ctrl: entity work.top_block_fakernet_top_0_0_fnet_dyn_control
     port map (
      D(15 downto 12) => \^l\(15 downto 12),
      D(11) => \^word_prev1_reg[11]__0\,
      D(10) => \^word_prev1_reg[10]__0\,
      D(9) => \^word_prev1_reg[9]__0\,
      D(8) => \^word_prev1_reg[8]__0\,
      D(7) => \^word_prev1_reg[7]__0\,
      D(6) => \^word_prev1_reg[6]__0\,
      D(5) => \^word_prev1_reg[5]__0\,
      D(4) => \^word_prev1_reg[4]__0\,
      D(3) => \^word_prev1_reg[3]__0\,
      D(2) => \^word_prev1_reg[2]\,
      D(1) => \^word_prev1_reg[1]__0\,
      D(0) => \^word_prev1_reg[0]__0\,
      E(0) => E(0),
      Q(0) => dyn_ctrl_n_4,
      SS(0) => \state_reg[dyn_ip]1\,
      active_p0_reg => pkt_gen_n_10,
      active_p0_reg_0 => pkt_gen_n_1,
      clk_in => clk_in,
      \cmdi_p0_reg[0]\ => pkt_gen_n_0,
      cmdi_p0_reg_rep(0) => cmdi_p0_reg_rep(0),
      \dhcp_count_reg[4]_0\ => dyn_ctrl_n_45,
      \dhcp_count_reg[5]_0\ => in_sm_n_92,
      \dhcp_latched_reg[23]_0\(4) => \dyn_ctrl_stat[dhcp_xid]\(31),
      \dhcp_latched_reg[23]_0\(3 downto 1) => \dyn_ctrl_stat[dhcp_xid]\(9 downto 7),
      \dhcp_latched_reg[23]_0\(0) => \dyn_ctrl_stat[dhcp_xid]\(5),
      \dhcp_latched_reg[2]_0\ => dyn_ctrl_n_46,
      \dhcp_latched_reg[7]_0\ => dyn_ctrl_n_39,
      \dhcp_latched_reg[9]_0\ => dyn_ctrl_n_82,
      \downcount_reg[0]_0\ => in_sm_n_91,
      \downcount_reg[2]_0\ => \info_counts_reg[timeout_tick]\,
      \downcount_reg[4]_0\ => dyn_ctrl_n_85,
      \dyn_ctrl_gen_stat[gen_dhcp_disc]\ => \dyn_ctrl_gen_stat[gen_dhcp_disc]\,
      \dyn_ctrl_gen_stat[gen_dhcp_req]\ => \dyn_ctrl_gen_stat[gen_dhcp_req]\,
      \dyn_ctrl_gen_stat[gen_rarp]\ => \dyn_ctrl_gen_stat[gen_rarp]\,
      \dyn_ctrl_in_stat[any_arp]\ => \dyn_ctrl_in_stat[any_arp]\,
      \dyn_ctrl_in_stat[good_dhcp_ack]\ => \dyn_ctrl_in_stat[good_dhcp_ack]\,
      \dyn_ctrl_in_stat[good_dhcp_offer]\ => \dyn_ctrl_in_stat[good_dhcp_offer]\,
      \dyn_ctrl_in_stat[good_rarp]\ => \dyn_ctrl_in_stat[good_rarp]\,
      \dyn_ctrl_stat[pending_dhcp_disc]\ => \dyn_ctrl_stat[pending_dhcp_disc]\,
      \dyn_ctrl_stat[pending_dhcp_req]\ => \dyn_ctrl_stat[pending_dhcp_req]\,
      \dyn_ctrl_stat[pending_rarp]\ => \dyn_ctrl_stat[pending_rarp]\,
      eqOp16_out => eqOp16_out,
      eqOp22_out => eqOp22_out,
      eqOp23_out => eqOp23_out,
      eqOp4_out => eqOp4_out,
      is_dhcp_xid_hi_reg => in_sm_n_95,
      is_dyn_offer_ip01_reg => in_sm_n_97,
      is_dyn_offer_ip23_reg => in_sm_n_197,
      is_dyn_offer_ip23_reg_0 => in_sm_n_98,
      is_our_b_ip01_reg => in_sm_n_93,
      is_our_b_ip23_reg => in_sm_n_94,
      \mux_value_p2_reg[0]\(2 downto 0) => \^cmd_p1_reg[18]\(2 downto 0),
      \state_reg[dhcp_offer_ip][25]_0\ => dyn_ctrl_n_73,
      \state_reg[dhcp_offer_ip][31]_0\(4) => \dyn_ctrl_stat[dhcp_offer_ip]\(31),
      \state_reg[dhcp_offer_ip][31]_0\(3) => \dyn_ctrl_stat[dhcp_offer_ip]\(15),
      \state_reg[dhcp_offer_ip][31]_0\(2 downto 0) => \dyn_ctrl_stat[dhcp_offer_ip]\(11 downto 9),
      \state_reg[dhcp_offer_ip][31]_1\(0) => \state[pending_dhcp_req]1\,
      \state_reg[dhcp_offer_ip][3]_0\ => dyn_ctrl_n_79,
      \state_reg[dhcp_offer_ip][6]_0\ => dyn_ctrl_n_54,
      \state_reg[dhcp_offer_serv_ip][16]_0\ => dyn_ctrl_n_83,
      \state_reg[dhcp_offer_serv_ip][18]_0\ => dyn_ctrl_n_81,
      \state_reg[dhcp_offer_serv_ip][19]_0\ => dyn_ctrl_n_80,
      \state_reg[dhcp_offer_serv_ip][20]_0\ => dyn_ctrl_n_78,
      \state_reg[dhcp_offer_serv_ip][21]_0\ => dyn_ctrl_n_77,
      \state_reg[dhcp_offer_serv_ip][22]_0\ => dyn_ctrl_n_76,
      \state_reg[dhcp_offer_serv_ip][23]_0\ => dyn_ctrl_n_75,
      \state_reg[dhcp_offer_serv_ip][24]_0\ => dyn_ctrl_n_74,
      \state_reg[dhcp_offer_serv_ip][25]_0\(3) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(25),
      \state_reg[dhcp_offer_serv_ip][25]_0\(2) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(17),
      \state_reg[dhcp_offer_serv_ip][25]_0\(1) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(9),
      \state_reg[dhcp_offer_serv_ip][25]_0\(0) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(1),
      \state_reg[dhcp_offer_serv_ip][26]_0\ => dyn_ctrl_n_72,
      \state_reg[dhcp_offer_serv_ip][27]_0\ => dyn_ctrl_n_71,
      \state_reg[dhcp_offer_serv_ip][28]_0\ => dyn_ctrl_n_70,
      \state_reg[dhcp_offer_serv_ip][29]_0\ => dyn_ctrl_n_69,
      \state_reg[dhcp_offer_serv_ip][30]_0\ => dyn_ctrl_n_68,
      \state_reg[dhcp_offer_serv_ip][31]_0\ => dyn_ctrl_n_63,
      \state_reg[dhcp_offer_serv_ip][31]_1\(31 downto 0) => \dyn_ctrl_in_stat[offer_serv_ip]\(31 downto 0),
      \state_reg[dyn_ip][31]_0\(31) => dyn_ctrl_n_6,
      \state_reg[dyn_ip][31]_0\(30) => dyn_ctrl_n_7,
      \state_reg[dyn_ip][31]_0\(29) => dyn_ctrl_n_8,
      \state_reg[dyn_ip][31]_0\(28) => dyn_ctrl_n_9,
      \state_reg[dyn_ip][31]_0\(27) => dyn_ctrl_n_10,
      \state_reg[dyn_ip][31]_0\(26) => dyn_ctrl_n_11,
      \state_reg[dyn_ip][31]_0\(25) => dyn_ctrl_n_12,
      \state_reg[dyn_ip][31]_0\(24) => dyn_ctrl_n_13,
      \state_reg[dyn_ip][31]_0\(23) => dyn_ctrl_n_14,
      \state_reg[dyn_ip][31]_0\(22) => dyn_ctrl_n_15,
      \state_reg[dyn_ip][31]_0\(21) => dyn_ctrl_n_16,
      \state_reg[dyn_ip][31]_0\(20) => dyn_ctrl_n_17,
      \state_reg[dyn_ip][31]_0\(19) => dyn_ctrl_n_18,
      \state_reg[dyn_ip][31]_0\(18) => dyn_ctrl_n_19,
      \state_reg[dyn_ip][31]_0\(17) => dyn_ctrl_n_20,
      \state_reg[dyn_ip][31]_0\(16) => dyn_ctrl_n_21,
      \state_reg[dyn_ip][31]_0\(15) => dyn_ctrl_n_22,
      \state_reg[dyn_ip][31]_0\(14) => dyn_ctrl_n_23,
      \state_reg[dyn_ip][31]_0\(13) => dyn_ctrl_n_24,
      \state_reg[dyn_ip][31]_0\(12) => dyn_ctrl_n_25,
      \state_reg[dyn_ip][31]_0\(11) => dyn_ctrl_n_26,
      \state_reg[dyn_ip][31]_0\(10) => dyn_ctrl_n_27,
      \state_reg[dyn_ip][31]_0\(9) => dyn_ctrl_n_28,
      \state_reg[dyn_ip][31]_0\(8) => dyn_ctrl_n_29,
      \state_reg[dyn_ip][31]_0\(7) => dyn_ctrl_n_30,
      \state_reg[dyn_ip][31]_0\(6) => dyn_ctrl_n_31,
      \state_reg[dyn_ip][31]_0\(5) => dyn_ctrl_n_32,
      \state_reg[dyn_ip][31]_0\(4) => dyn_ctrl_n_33,
      \state_reg[dyn_ip][31]_0\(3) => dyn_ctrl_n_34,
      \state_reg[dyn_ip][31]_0\(2) => dyn_ctrl_n_35,
      \state_reg[dyn_ip][31]_0\(1) => dyn_ctrl_n_36,
      \state_reg[dyn_ip][31]_0\(0) => dyn_ctrl_n_37,
      \state_reg[dyn_ip][31]_1\(31 downto 0) => \dyn_ctrl_in_stat[offer_ip]\(31 downto 0),
      \state_reg[dyn_ip_set]_0\ => dyn_ctrl_n_1,
      \state_reg[expect_dhcp_ack]_0\ => dyn_ctrl_n_0,
      \state_reg[expect_dhcp_offer]_0\ => dyn_ctrl_n_3,
      \state_reg[pending_dhcp_disc]_0\ => dyn_ctrl_n_59,
      \state_reg[pending_dhcp_req]_0\ => dyn_ctrl_n_55,
      \state_reg[pending_dhcp_req]_1\ => dyn_ctrl_n_61,
      \state_reg[pending_dhcp_req]_2\ => dyn_ctrl_n_62,
      \state_reg[pending_dhcp_req]_3\ => dyn_ctrl_n_84,
      \state_reg[pending_rarp]_0\ => dyn_ctrl_n_58,
      \state_reg[pending_rarp]_1\ => dyn_ctrl_n_60,
      \state_reg[pending_rarp]_2\ => in_sm_n_243
    );
in_sm: entity work.top_block_fakernet_top_0_0_fnet_in_state
     port map (
      CO(0) => leqOp_1,
      D(15 downto 12) => \^l\(15 downto 12),
      D(11) => \^word_prev1_reg[11]__0\,
      D(10) => \^word_prev1_reg[10]__0\,
      D(9) => \^word_prev1_reg[9]__0\,
      D(8) => \^word_prev1_reg[8]__0\,
      D(7) => \^word_prev1_reg[7]__0\,
      D(6) => \^word_prev1_reg[6]__0\,
      D(5) => \^word_prev1_reg[5]__0\,
      D(4) => \^word_prev1_reg[4]__0\,
      D(3) => \^word_prev1_reg[3]__0\,
      D(2) => \^word_prev1_reg[2]\,
      D(1) => \^word_prev1_reg[1]__0\,
      D(0) => \^word_prev1_reg[0]__0\,
      E(0) => \ram_arp_icmp[prod][set_hasdata]\,
      \FSM_sequential_s_reg[state][1]_rep__0_0\ => \FSM_sequential_s_reg[state][1]_rep__0\,
      \FSM_sequential_s_reg[state][1]_rep__0_1\ => \FSM_sequential_s_reg[state][1]_rep__0_0\,
      \FSM_sequential_s_reg[state][5]_rep_0\ => \FSM_sequential_s_reg[state][5]_rep\,
      \FSM_sequential_s_stat_reg[conn_state][0]\(1 downto 0) => \^stat[conn_state]\(1 downto 0),
      O(0) => O(0),
      Q(0) => Q(0),
      S(0) => in_sm_n_99,
      SS(0) => \state_reg[dyn_ip]1\,
      WEA(0) => \dp_ram_arp_icmp[port_a][o][wr]\,
      \actual_wdata[8]_i_5_0\ => \actual_wdata[8]_i_5\,
      \actual_wdata_reg[10]_0\ => \actual_wdata_reg[10]\,
      \actual_wdata_reg[11]_0\ => \actual_wdata_reg[11]\,
      \actual_wdata_reg[12]_0\ => \actual_wdata_reg[12]\,
      \actual_wdata_reg[13]_0\ => \actual_wdata_reg[13]\,
      \actual_wdata_reg[14]_0\ => \actual_wdata_reg[14]\,
      \actual_wdata_reg[15]_0\ => \actual_wdata_reg[15]\,
      \actual_wdata_reg[9]_0\ => \actual_wdata_reg[9]\,
      clk_in => clk_in,
      \cycle_count_reg[21]\ => \cycle_count_reg[21]_1\,
      \cycle_count_reg[21]_0\ => \cycle_count_reg[21]_2\,
      \cycle_count_reg[21]_1\ => \cycle_count_reg[21]_4\,
      \cycle_count_reg[21]_2\ => \cycle_count_reg[21]_5\,
      \cycle_count_reg[21]_3\ => \cycle_count_reg[21]_7\,
      \cycle_count_reg[21]_4\ => \cycle_count_reg[21]_8\,
      \cycle_count_reg[21]_5\ => \cycle_count_reg[21]_9\,
      \dhcp_count_reg[5]\ => dyn_ctrl_n_85,
      \dhcp_retry_reg[1]\ => dyn_ctrl_n_0,
      dly_actual_dowrite_i_34_0 => tcp_ctrl_n_48,
      \dly_actual_wdata_reg[15]_0\(15 downto 0) => \dp_ram_udp_regacc[port_a][o][wdata]\(15 downto 0),
      \dly_actual_woff_reg[10]_0\(9 downto 0) => \dp_ram_udp_regacc[port_a][o][addr]\(10 downto 1),
      \downcount_reg[0]\ => in_sm_n_91,
      \downcount_reg[0]_0\(0) => dyn_ctrl_n_4,
      \dp_ram_tcp_template_porto_reg[wr]_0\(0) => \dp_ram_tcp_template[port_a][o][wr]\,
      \dp_ram_udp_regacc_porto_reg[wr]_0\(0) => \dp_ram_udp_regacc[port_a][o][wr]\,
      \dyn_ctrl_in_stat[any_arp]\ => \dyn_ctrl_in_stat[any_arp]\,
      \dyn_ctrl_in_stat[good_dhcp_ack]\ => \dyn_ctrl_in_stat[good_dhcp_ack]\,
      \dyn_ctrl_in_stat[good_dhcp_offer]\ => \dyn_ctrl_in_stat[good_dhcp_offer]\,
      \dyn_ctrl_in_stat[good_rarp]\ => \dyn_ctrl_in_stat[good_rarp]\,
      \dyn_ctrl_stat[pending_rarp]\ => \dyn_ctrl_stat[pending_rarp]\,
      \dyn_in_stat_reg[any_arp]_0\ => in_sm_n_92,
      \dyn_in_stat_reg[good_dhcp_offer]_0\(0) => \state[pending_dhcp_req]1\,
      eqOp16_out => eqOp16_out,
      eqOp22_out => eqOp22_out,
      eqOp23_out => eqOp23_out,
      eqOp29_out => eqOp29_out,
      eqOp31_out => eqOp31_out,
      eqOp33_out => eqOp33_out,
      eqOp4_out => eqOp4_out,
      in_got_word => in_got_word,
      \info_counts_reg[abort_repeat]\ => tcp_ctrl_n_57,
      \info_counts_reg[arp_our_ip]_0\ => in_sm_n_31,
      \info_counts_reg[b_ip0123][31]_0\(31) => in_sm_n_302,
      \info_counts_reg[b_ip0123][31]_0\(30) => in_sm_n_303,
      \info_counts_reg[b_ip0123][31]_0\(29) => in_sm_n_304,
      \info_counts_reg[b_ip0123][31]_0\(28) => in_sm_n_305,
      \info_counts_reg[b_ip0123][31]_0\(27) => in_sm_n_306,
      \info_counts_reg[b_ip0123][31]_0\(26) => in_sm_n_307,
      \info_counts_reg[b_ip0123][31]_0\(25) => in_sm_n_308,
      \info_counts_reg[b_ip0123][31]_0\(24) => in_sm_n_309,
      \info_counts_reg[b_ip0123][31]_0\(23) => in_sm_n_310,
      \info_counts_reg[b_ip0123][31]_0\(22) => in_sm_n_311,
      \info_counts_reg[b_ip0123][31]_0\(21) => in_sm_n_312,
      \info_counts_reg[b_ip0123][31]_0\(20) => in_sm_n_313,
      \info_counts_reg[b_ip0123][31]_0\(19) => in_sm_n_314,
      \info_counts_reg[b_ip0123][31]_0\(18) => in_sm_n_315,
      \info_counts_reg[b_ip0123][31]_0\(17) => in_sm_n_316,
      \info_counts_reg[b_ip0123][31]_0\(16) => in_sm_n_317,
      \info_counts_reg[b_ip0123][31]_0\(15) => in_sm_n_318,
      \info_counts_reg[b_ip0123][31]_0\(14) => in_sm_n_319,
      \info_counts_reg[b_ip0123][31]_0\(13) => in_sm_n_320,
      \info_counts_reg[b_ip0123][31]_0\(12) => in_sm_n_321,
      \info_counts_reg[b_ip0123][31]_0\(11) => in_sm_n_322,
      \info_counts_reg[b_ip0123][31]_0\(10) => in_sm_n_323,
      \info_counts_reg[b_ip0123][31]_0\(9) => in_sm_n_324,
      \info_counts_reg[b_ip0123][31]_0\(8) => in_sm_n_325,
      \info_counts_reg[b_ip0123][31]_0\(7) => in_sm_n_326,
      \info_counts_reg[b_ip0123][31]_0\(6) => in_sm_n_327,
      \info_counts_reg[b_ip0123][31]_0\(5) => in_sm_n_328,
      \info_counts_reg[b_ip0123][31]_0\(4) => in_sm_n_329,
      \info_counts_reg[b_ip0123][31]_0\(3) => in_sm_n_330,
      \info_counts_reg[b_ip0123][31]_0\(2) => in_sm_n_331,
      \info_counts_reg[b_ip0123][31]_0\(1) => in_sm_n_332,
      \info_counts_reg[b_ip0123][31]_0\(0) => in_sm_n_333,
      \info_counts_reg[b_ip0123][31]_1\(31) => dyn_ctrl_n_6,
      \info_counts_reg[b_ip0123][31]_1\(30) => dyn_ctrl_n_7,
      \info_counts_reg[b_ip0123][31]_1\(29) => dyn_ctrl_n_8,
      \info_counts_reg[b_ip0123][31]_1\(28) => dyn_ctrl_n_9,
      \info_counts_reg[b_ip0123][31]_1\(27) => dyn_ctrl_n_10,
      \info_counts_reg[b_ip0123][31]_1\(26) => dyn_ctrl_n_11,
      \info_counts_reg[b_ip0123][31]_1\(25) => dyn_ctrl_n_12,
      \info_counts_reg[b_ip0123][31]_1\(24) => dyn_ctrl_n_13,
      \info_counts_reg[b_ip0123][31]_1\(23) => dyn_ctrl_n_14,
      \info_counts_reg[b_ip0123][31]_1\(22) => dyn_ctrl_n_15,
      \info_counts_reg[b_ip0123][31]_1\(21) => dyn_ctrl_n_16,
      \info_counts_reg[b_ip0123][31]_1\(20) => dyn_ctrl_n_17,
      \info_counts_reg[b_ip0123][31]_1\(19) => dyn_ctrl_n_18,
      \info_counts_reg[b_ip0123][31]_1\(18) => dyn_ctrl_n_19,
      \info_counts_reg[b_ip0123][31]_1\(17) => dyn_ctrl_n_20,
      \info_counts_reg[b_ip0123][31]_1\(16) => dyn_ctrl_n_21,
      \info_counts_reg[b_ip0123][31]_1\(15) => dyn_ctrl_n_22,
      \info_counts_reg[b_ip0123][31]_1\(14) => dyn_ctrl_n_23,
      \info_counts_reg[b_ip0123][31]_1\(13) => dyn_ctrl_n_24,
      \info_counts_reg[b_ip0123][31]_1\(12) => dyn_ctrl_n_25,
      \info_counts_reg[b_ip0123][31]_1\(11) => dyn_ctrl_n_26,
      \info_counts_reg[b_ip0123][31]_1\(10) => dyn_ctrl_n_27,
      \info_counts_reg[b_ip0123][31]_1\(9) => dyn_ctrl_n_28,
      \info_counts_reg[b_ip0123][31]_1\(8) => dyn_ctrl_n_29,
      \info_counts_reg[b_ip0123][31]_1\(7) => dyn_ctrl_n_30,
      \info_counts_reg[b_ip0123][31]_1\(6) => dyn_ctrl_n_31,
      \info_counts_reg[b_ip0123][31]_1\(5) => dyn_ctrl_n_32,
      \info_counts_reg[b_ip0123][31]_1\(4) => dyn_ctrl_n_33,
      \info_counts_reg[b_ip0123][31]_1\(3) => dyn_ctrl_n_34,
      \info_counts_reg[b_ip0123][31]_1\(2) => dyn_ctrl_n_35,
      \info_counts_reg[b_ip0123][31]_1\(1) => dyn_ctrl_n_36,
      \info_counts_reg[b_ip0123][31]_1\(0) => dyn_ctrl_n_37,
      \info_counts_reg[bad_cksum]_0\ => in_sm_n_63,
      \info_counts_reg[bad_crc]_0\ => in_sm_n_64,
      \info_counts_reg[good_arp]_0\ => in_sm_n_32,
      \info_counts_reg[good_bootp]_0\ => in_sm_n_43,
      \info_counts_reg[good_dhcp_ack]_0\ => in_sm_n_45,
      \info_counts_reg[good_dhcp_offer]_0\ => in_sm_n_44,
      \info_counts_reg[good_icmp]_0\ => in_sm_n_39,
      \info_counts_reg[good_ntp]_0\ => in_sm_n_47,
      \info_counts_reg[good_rarp]_0\ => in_sm_n_33,
      \info_counts_reg[good_tcp]_0\ => in_sm_n_62,
      \info_counts_reg[good_udp]_0\ => in_sm_n_41,
      \info_counts_reg[incomplete]_0\ => in_sm_n_74,
      \info_counts_reg[ip_a_for_us]_0\ => in_sm_n_36,
      \info_counts_reg[ip_b_for_us]_0\ => in_sm_n_37,
      \info_counts_reg[ip_b_for_us]_1\ => dyn_ctrl_n_1,
      \info_counts_reg[ip_hdr_ok]_0\ => in_sm_n_35,
      \info_counts_reg[mac_for_us]_0\ => in_sm_n_29,
      \info_counts_reg[slow_tick]_0\ => in_sm_n_25,
      \info_counts_reg[spurious]_0\ => in_sm_n_65,
      \info_counts_reg[start_arp]_0\ => in_sm_n_30,
      \info_counts_reg[start_bootp]_0\ => in_sm_n_42,
      \info_counts_reg[start_icmp]_0\ => in_sm_n_38,
      \info_counts_reg[start_ipv4]_0\ => in_sm_n_34,
      \info_counts_reg[start_ntp]_0\ => in_sm_n_46,
      \info_counts_reg[start_packet]_0\ => in_sm_n_28,
      \info_counts_reg[start_tcp]_0\ => in_sm_n_61,
      \info_counts_reg[start_udp]_0\ => in_sm_n_40,
      \info_counts_reg[stop_parse]_0\ => in_sm_n_66,
      \info_counts_reg[timeout_tick]_0\ => in_sm_n_26,
      \info_counts_reg[timeout_tick]_1\ => \info_counts_reg[timeout_tick]\,
      \info_counts_reg[udp_arm]_0\ => in_sm_n_48,
      \info_counts_reg[udp_badactivearm]_0\ => in_sm_n_49,
      \info_counts_reg[udp_baddisconnect]_0\ => in_sm_n_53,
      \info_counts_reg[udp_badreset]_0\ => in_sm_n_51,
      \info_counts_reg[udp_disconnect]_0\ => in_sm_n_52,
      \info_counts_reg[udp_ra_busy]_0\ => in_sm_n_59,
      \info_counts_reg[udp_ra_idp_busy]_0\ => in_sm_n_60,
      \info_counts_reg[udp_ra_idp_busy]_1\ => \^ram_udp_regidp[stat][hasdata]\,
      \info_counts_reg[udp_ra_is_otherip]_0\ => in_sm_n_56,
      \info_counts_reg[udp_ra_repeat]_0\ => in_sm_n_58,
      \info_counts_reg[udp_ra_seqplus1]_0\ => in_sm_n_57,
      \info_counts_reg[udp_ra_seqplus1]_1\ => \^ram_udp_regres[0][stat][hasdata]\,
      \info_counts_reg[udp_ra_seqplus1]_2\ => \^ram_udp_regres[1][stat][hasdata]\,
      \info_counts_reg[udp_regaccess]_0\ => in_sm_n_54,
      \info_counts_reg[udp_regaccess_idp]_0\ => in_sm_n_55,
      \info_counts_reg[udp_reset]_0\ => in_sm_n_50,
      \info_counts_reg[words_div_32]_0\ => in_sm_n_27,
      is_dhcp_xid_hi_reg_0(4) => \dyn_ctrl_stat[dhcp_xid]\(31),
      is_dhcp_xid_hi_reg_0(3 downto 1) => \dyn_ctrl_stat[dhcp_xid]\(9 downto 7),
      is_dhcp_xid_hi_reg_0(0) => \dyn_ctrl_stat[dhcp_xid]\(5),
      is_dhcp_xid_lo_reg_0 => dyn_ctrl_n_45,
      is_dhcp_xid_lo_reg_1 => dyn_ctrl_n_39,
      is_dhcp_xid_lo_reg_2 => dyn_ctrl_n_46,
      is_dyn_offer_ip01_reg_0(4) => \dyn_ctrl_stat[dhcp_offer_ip]\(31),
      is_dyn_offer_ip01_reg_0(3) => \dyn_ctrl_stat[dhcp_offer_ip]\(15),
      is_dyn_offer_ip01_reg_0(2 downto 0) => \dyn_ctrl_stat[dhcp_offer_ip]\(11 downto 9),
      is_dyn_offer_ip23_reg_0 => dyn_ctrl_n_54,
      is_our_mac01_reg_0(23 downto 13) => is_our_mac01_reg(26 downto 16),
      is_our_mac01_reg_0(12 downto 4) => is_our_mac01_reg(14 downto 6),
      is_our_mac01_reg_0(3 downto 0) => is_our_mac01_reg(3 downto 0),
      is_tcp_stat_max_sent16_eq_base_seqno16_reg_0 => tcp_ctrl_n_69,
      is_w_0001_reg_0 => is_w_0001_reg,
      is_w_0001_reg_1 => is_w_0001_reg_0,
      is_w_0001_reg_2 => is_w_0001_reg_1,
      is_w_0001_reg_3 => is_w_0001_reg_2,
      is_w_0001_reg_4 => is_w_0001_reg_3,
      is_w_0001_reg_5 => is_w_0001_reg_4,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(7) => tcp_ctrl_n_122,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(6) => tcp_ctrl_n_123,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(5) => tcp_ctrl_n_124,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(4) => tcp_ctrl_n_125,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(3) => tcp_ctrl_n_126,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(2) => tcp_ctrl_n_127,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(1) => tcp_ctrl_n_128,
      is_w_ge_tcp_stat_base_seqno_lo_reg_0(0) => tcp_ctrl_n_129,
      is_w_le_tcp_stat_max_sent_lo_reg_0(15 downto 0) => \tcp_ctrl_stat[max_sent]\(15 downto 0),
      new_packet_prev1_reg_0(0) => new_packet_prev1_reg(0),
      \packet_done[done]\ => \packet_done[done]\,
      \ram_arp_icmp[prod][set_drop_dly]\ => \ram_arp_icmp[prod][set_drop_dly]\,
      \ram_prod_udp_regacc_reg[set_hasdata]_0\(0) => \ram_udp_regacc[prod][set_hasdata]\,
      \ram_udp_regacc[stat][hasdata]\ => \ram_udp_regacc[stat][hasdata]\,
      \ram_udp_regres[0][prod2][set_again]\ => \ram_udp_regres[0][prod2][set_again]\,
      \ram_udp_regres[1][prod2][set_again]\ => \ram_udp_regres[1][prod2][set_again]\,
      \regacc_aux_info[prod][set_reg_ch]\ => \regacc_aux_info[prod][set_reg_ch]\,
      \regacc_aux_info[prod][v][reg_ch]\ => \regacc_aux_info[prod][v][reg_ch]\,
      \regacc_aux_info[prod][v][reg_idp]\ => \regacc_aux_info[prod][v][reg_idp]\,
      \rgb_led_info1_reg[0]\ => \rgb_led_info1_reg[5]\,
      \rgb_led_info1_reg[9]\(6 downto 5) => D(9 downto 8),
      \rgb_led_info1_reg[9]\(4) => D(6),
      \rgb_led_info1_reg[9]\(3) => D(4),
      \rgb_led_info1_reg[9]\(2 downto 0) => D(2 downto 0),
      \s_reg[cur_other_ip_port][ip01][15]_0\(31 downto 0) => \dyn_ctrl_in_stat[offer_serv_ip]\(31 downto 0),
      \s_reg[dyn_offer_ip_port][ip01][15]_0\(31 downto 0) => \dyn_ctrl_in_stat[offer_ip]\(31 downto 0),
      \s_reg[fill_ram_arp_icmp]_0\ => ctrl_ram_arp_icmp_n_1,
      \s_reg[fill_ram_tcp_template]_0\ => tcp_ctrl_n_121,
      \s_reg[fill_ram_udp_regacc]_0\(0) => \regacc_aux_info[prod][set_end_words]\,
      \s_reg[off][10]_0\(9 downto 0) => \regacc_aux_info[prod][v][end_words]\(10 downto 1),
      \s_reg[off][10]_1\(8 downto 0) => \ram_arp_icmp[prod][set_words]\(10 downto 2),
      \s_reg[seqno_hi_next]_0\ => tcp_ctrl_n_131,
      \s_reg[seqno_hi_same]_0\ => tcp_ctrl_n_130,
      \s_reg[set_regacc_wcksum]_0\(0) => \regacc_aux_info[prod][set_checksum]\,
      \s_reg[wcksum][16]_0\(16 downto 0) => \regacc_aux_info[prod][v][checksum]\(16 downto 0),
      \s_stat_reg[base_seqno][16]\(0) => eqOp15_in,
      \s_stat_reg[base_seqno][17]\ => in_sm_n_193,
      \s_stat_reg[base_seqno][2]\ => in_sm_n_215,
      \s_stat_reg[same_ack][0]\(0) => tcp_ctrl_n_186,
      \shift_reg_reg[0]\ => \shift_reg_reg[0]\,
      slow_counter_tick => slow_counter_tick,
      slow_counter_tick_reg(0) => in_sm_n_218,
      \state_reg[dhcp_offer_ip][31]\ => dyn_ctrl_n_3,
      \state_reg[pending_rarp]\ => in_sm_n_243,
      take_rtt_reg_i_2(0) => \tcp_ctrl_stat[rtt_trip]\(16),
      tc_limit_tcp_window(15 downto 0) => tc_limit_tcp_window(15 downto 0),
      \tcp_buf_stat[commit_overrun]\ => \tcp_buf_stat[commit_overrun]\,
      \tcp_buf_stat[write_overrun]\ => \tcp_buf_stat[write_overrun]\,
      \tcp_ctrl_recv[ack_seqno]\(16 downto 0) => \tcp_ctrl_recv[ack_seqno]\(16 downto 0),
      \tcp_ctrl_recv[got_ack]\ => \tcp_ctrl_recv[got_ack]\,
      \tcp_ctrl_recv[got_syn]\ => \tcp_ctrl_recv[got_syn]\,
      \tcp_ctrl_stat[base_seqno]\(21 downto 0) => \tcp_ctrl_stat[base_seqno]\(21 downto 0),
      \tcp_ctrl_stat[same_ack]\(1 downto 0) => \tcp_ctrl_stat[same_ack]\(1 downto 0),
      \tcp_recv_reg[got_ack]_0\ => in_sm_n_216,
      \tcp_recv_reg[got_ack]_1\ => in_sm_n_219,
      \tcp_recv_reg[got_ack]_2\ => in_sm_n_220,
      \tcp_recv_reg[got_ack]_3\(0) => in_sm_n_221,
      \tcp_recv_reg[got_ack]_4\ => in_sm_n_223,
      \tcp_recv_reg[got_syn]_0\(0) => \s_stat[conn_state]__0\(0),
      \tcp_recv_reg[window_len][14]_0\(0) => gtOp,
      \tcp_recv_reg[window_len][15]_0\(14 downto 0) => \tcp_ctrl_recv[window_len]\(15 downto 1),
      tcp_reset => \^tcp_reset\,
      tcp_reset_reg => in_sm_n_222,
      \w_reg[0]_0\ => in_sm_n_194,
      \w_reg[15]_0\(12 downto 0) => w(15 downto 3),
      \word_prev1_reg[0]__0_0\ => \word_prev1_reg[0]__0_0\,
      \word_prev1_reg[10]__0_0\ => in_sm_n_197,
      \word_prev1_reg[10]__0_1\ => \word_prev1_reg[10]__0_0\,
      \word_prev1_reg[11]__0_0\ => \word_prev1_reg[11]__0_0\,
      \word_prev1_reg[12]__0_0\ => \word_prev1_reg[12]__0\,
      \word_prev1_reg[13]__0_0\ => \word_prev1_reg[13]__0\,
      \word_prev1_reg[14]__0_0\ => \word_prev1_reg[14]__0\,
      \word_prev1_reg[15]__0_0\ => in_sm_n_93,
      \word_prev1_reg[15]__0_1\ => in_sm_n_94,
      \word_prev1_reg[15]__0_2\ => in_sm_n_95,
      \word_prev1_reg[15]__0_3\ => \word_prev1_reg[15]__0\,
      \word_prev1_reg[15]__0_4\ => in_sm_n_97,
      \word_prev1_reg[15]__0_5\ => in_sm_n_98,
      \word_prev1_reg[15]__0_6\(7) => in_sm_n_134,
      \word_prev1_reg[15]__0_6\(6) => in_sm_n_135,
      \word_prev1_reg[15]__0_6\(5) => in_sm_n_136,
      \word_prev1_reg[15]__0_6\(4) => in_sm_n_137,
      \word_prev1_reg[15]__0_6\(3) => in_sm_n_138,
      \word_prev1_reg[15]__0_6\(2) => in_sm_n_139,
      \word_prev1_reg[15]__0_6\(1) => in_sm_n_140,
      \word_prev1_reg[15]__0_6\(0) => in_sm_n_141,
      \word_prev1_reg[15]__0_7\ => \word_prev1_reg[15]__0_0\,
      \word_prev1_reg[1]__0_0\ => \word_prev1_reg[1]__0_0\,
      \word_prev1_reg[3]__0_0\ => \word_prev1_reg[3]__0_0\,
      \word_prev1_reg[4]__0_0\ => \word_prev1_reg[4]__0_0\,
      \word_prev1_reg[5]__0_0\ => \word_prev1_reg[5]__0_0\,
      \word_prev1_reg[6]__0_0\ => \word_prev1_reg[6]__0_0\,
      \word_prev1_reg[7]__0_0\ => \word_prev1_reg[7]__0_0\,
      \word_prev1_reg[8]__0_0\ => \word_prev1_reg[8]__0_0\,
      \word_prev1_reg[8]__0_1\ => \word_prev1_reg[8]__0_1\,
      \word_prev1_reg[9]__0_0\ => \word_prev1_reg[9]__0_0\,
      \word_prev1_reg[9]__0_1\ => \word_prev1_reg[9]__0_1\
    );
lclreg: entity work.top_block_fakernet_top_0_0_fnet_local_reg
     port map (
      CO(0) => preptcp_n_93,
      D(14) => lclreg_n_38,
      D(13) => lclreg_n_39,
      D(12) => lclreg_n_40,
      D(11) => lclreg_n_41,
      D(10) => lclreg_n_42,
      D(9) => lclreg_n_43,
      D(8) => lclreg_n_44,
      D(7) => lclreg_n_45,
      D(6) => lclreg_n_46,
      D(5) => lclreg_n_47,
      D(4) => lclreg_n_48,
      D(3) => lclreg_n_49,
      D(2) => lclreg_n_50,
      D(1) => lclreg_n_51,
      D(0) => lclreg_n_52,
      DOUTBDOUT(8) => \dp_ram_counts[port_b][i][rdata]\(15),
      DOUTBDOUT(7 downto 6) => \dp_ram_counts[port_b][i][rdata]\(11 downto 10),
      DOUTBDOUT(5 downto 4) => \dp_ram_counts[port_b][i][rdata]\(7 downto 6),
      DOUTBDOUT(3 downto 0) => \dp_ram_counts[port_b][i][rdata]\(4 downto 1),
      E(0) => reset_count0,
      Q(8 downto 0) => reg_int_addr(8 downto 0),
      S(4) => lclreg_n_146,
      S(3) => lclreg_n_147,
      S(2) => lclreg_n_148,
      S(1) => lclreg_n_149,
      S(0) => lclreg_n_150,
      access_done0 => access_done0,
      access_done1_out => access_done1_out,
      access_done_reg_0 => regacc_n_84,
      \astat[cur_off]\(15 downto 0) => \tcp_state_stat[cur_off]\(15 downto 0),
      \astat[filled]\(13 downto 0) => \tcp_state_stat[filled]\(14 downto 1),
      \astat[unsent]\(14 downto 0) => \tcp_state_stat[unsent]\(14 downto 0),
      chance_ok_reg => \data_gen.test_data_gen_n_82\,
      chance_ok_reg_0 => \data_gen.test_data_gen_n_81\,
      chance_ok_reg_i_2_0(31) => \data_gen.test_data_gen_n_49\,
      chance_ok_reg_i_2_0(30) => \data_gen.test_data_gen_n_50\,
      chance_ok_reg_i_2_0(29) => \data_gen.test_data_gen_n_51\,
      chance_ok_reg_i_2_0(28) => \data_gen.test_data_gen_n_52\,
      chance_ok_reg_i_2_0(27) => \data_gen.test_data_gen_n_53\,
      chance_ok_reg_i_2_0(26) => \data_gen.test_data_gen_n_54\,
      chance_ok_reg_i_2_0(25) => \data_gen.test_data_gen_n_55\,
      chance_ok_reg_i_2_0(24) => \data_gen.test_data_gen_n_56\,
      chance_ok_reg_i_2_0(23) => \data_gen.test_data_gen_n_57\,
      chance_ok_reg_i_2_0(22) => \data_gen.test_data_gen_n_58\,
      chance_ok_reg_i_2_0(21) => \data_gen.test_data_gen_n_59\,
      chance_ok_reg_i_2_0(20) => \data_gen.test_data_gen_n_60\,
      chance_ok_reg_i_2_0(19) => \data_gen.test_data_gen_n_61\,
      chance_ok_reg_i_2_0(18) => \data_gen.test_data_gen_n_62\,
      chance_ok_reg_i_2_0(17) => \data_gen.test_data_gen_n_63\,
      chance_ok_reg_i_2_0(16) => \data_gen.test_data_gen_n_64\,
      chance_ok_reg_i_2_0(15 downto 0) => L_0(31 downto 16),
      clk_in => clk_in,
      data_write_reg_i_3_0(5 downto 0) => commit_len(5 downto 0),
      \dp_ram_counts[port_b][o][rd]\ => \dp_ram_counts[port_b][o][rd]\,
      \info_counts[pkt_gen]\ => \^info_counts[pkt_gen]\,
      \info_counts[udp_idp]\ => \^info_counts[udp_idp]\,
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(8 downto 0) => \s_reg[payload_len]\(10 downto 2),
      lcl_datagen_commit => lcl_datagen_commit,
      lcl_datagen_write => lcl_datagen_write,
      \mdio_latched_reg[17]_0\ => lclreg_n_11,
      \mdio_req_d_reg[31]_0\(11) => lclreg_n_157,
      \mdio_req_d_reg[31]_0\(10) => lclreg_n_158,
      \mdio_req_d_reg[31]_0\(9) => lclreg_n_159,
      \mdio_req_d_reg[31]_0\(8) => lclreg_n_160,
      \mdio_req_d_reg[31]_0\(7) => lclreg_n_161,
      \mdio_req_d_reg[31]_0\(6) => lclreg_n_162,
      \mdio_req_d_reg[31]_0\(5) => lclreg_n_163,
      \mdio_req_d_reg[31]_0\(4) => lclreg_n_164,
      \mdio_req_d_reg[31]_0\(3) => lclreg_n_165,
      \mdio_req_d_reg[31]_0\(2) => lclreg_n_166,
      \mdio_req_d_reg[31]_0\(1) => lclreg_n_167,
      \mdio_req_d_reg[31]_0\(0) => lclreg_n_168,
      mdio_req_reg_0 => lclreg_n_12,
      \out_info[udp]\(1) => \out_info[udp]\(0),
      \out_info[udp]\(0) => \out_info[udp]\(1),
      ram_reg_bram_0 => lclreg_n_112,
      ram_reg_bram_0_0 => lclreg_n_113,
      ram_reg_bram_0_1 => lclreg_n_114,
      ram_reg_bram_0_2 => lclreg_n_115,
      ram_reg_bram_0_3 => lclreg_n_116,
      ram_reg_bram_0_4(0) => reg_int_cnt(0),
      \rawregs_reg[3]_11\(14 downto 0) => \rawregs_reg[3]_11\(14 downto 0),
      \rawregs_reg[4][14]_0\(14 downto 0) => \rawregs_reg[4]_12\(14 downto 0),
      \rawregs_reg[5][15]_0\(14 downto 0) => \rawregs_reg[5]_13\(15 downto 1),
      \rawregs_reg[5][15]_1\(14) => tcp_ctrl_n_103,
      \rawregs_reg[5][15]_1\(13) => tcp_ctrl_n_104,
      \rawregs_reg[5][15]_1\(12) => tcp_ctrl_n_105,
      \rawregs_reg[5][15]_1\(11) => tcp_ctrl_n_106,
      \rawregs_reg[5][15]_1\(10) => tcp_ctrl_n_107,
      \rawregs_reg[5][15]_1\(9) => tcp_ctrl_n_108,
      \rawregs_reg[5][15]_1\(8) => tcp_ctrl_n_109,
      \rawregs_reg[5][15]_1\(7) => tcp_ctrl_n_110,
      \rawregs_reg[5][15]_1\(6) => tcp_ctrl_n_111,
      \rawregs_reg[5][15]_1\(5) => tcp_ctrl_n_112,
      \rawregs_reg[5][15]_1\(4) => tcp_ctrl_n_113,
      \rawregs_reg[5][15]_1\(3) => tcp_ctrl_n_114,
      \rawregs_reg[5][15]_1\(2) => tcp_ctrl_n_115,
      \rawregs_reg[5][15]_1\(1) => tcp_ctrl_n_116,
      \rawregs_reg[5][15]_1\(0) => tcp_ctrl_n_117,
      \rawregs_reg[8][15]_0\(15 downto 0) => \rawregs_reg[8]_14\(15 downto 0),
      \reg_data_rd_reg[12]_0\ => regacc_n_32,
      \reg_data_rd_reg[14]_0\ => regacc_n_91,
      \reg_data_rd_reg[15]_0\ => regacc_n_21,
      \reg_data_rd_reg[15]_1\ => regacc_n_33,
      \reg_data_rd_reg[16]_0\(1) => regacc_n_85,
      \reg_data_rd_reg[16]_0\(0) => regacc_n_86,
      \reg_data_rd_reg[23]_0\ => regacc_n_38,
      \reg_data_rd_reg[24]_0\ => regacc_n_96,
      \reg_data_rd_reg[25]_0\ => regacc_n_95,
      \reg_data_rd_reg[2]_0\ => regacc_n_36,
      \reg_data_rd_reg[30]_0\ => regacc_n_89,
      \reg_data_rd_reg[30]_1\ => regacc_n_90,
      \reg_data_rd_reg[31]_0\(31 downto 0) => reg_int_data_rd(31 downto 0),
      \reg_data_rd_reg[31]_1\(23) => regacc_n_60,
      \reg_data_rd_reg[31]_1\(22) => regacc_n_61,
      \reg_data_rd_reg[31]_1\(21) => regacc_n_62,
      \reg_data_rd_reg[31]_1\(20) => regacc_n_63,
      \reg_data_rd_reg[31]_1\(19) => regacc_n_64,
      \reg_data_rd_reg[31]_1\(18) => regacc_n_65,
      \reg_data_rd_reg[31]_1\(17) => regacc_n_66,
      \reg_data_rd_reg[31]_1\(16) => regacc_n_67,
      \reg_data_rd_reg[31]_1\(15) => regacc_n_68,
      \reg_data_rd_reg[31]_1\(14) => regacc_n_69,
      \reg_data_rd_reg[31]_1\(13) => regacc_n_70,
      \reg_data_rd_reg[31]_1\(12) => regacc_n_71,
      \reg_data_rd_reg[31]_1\(11) => regacc_n_72,
      \reg_data_rd_reg[31]_1\(10) => regacc_n_73,
      \reg_data_rd_reg[31]_1\(9) => regacc_n_74,
      \reg_data_rd_reg[31]_1\(8) => regacc_n_75,
      \reg_data_rd_reg[31]_1\(7) => regacc_n_76,
      \reg_data_rd_reg[31]_1\(6) => regacc_n_77,
      \reg_data_rd_reg[31]_1\(5) => regacc_n_78,
      \reg_data_rd_reg[31]_1\(4) => regacc_n_79,
      \reg_data_rd_reg[31]_1\(3) => regacc_n_80,
      \reg_data_rd_reg[31]_1\(2) => regacc_n_81,
      \reg_data_rd_reg[31]_1\(1) => regacc_n_82,
      \reg_data_rd_reg[31]_1\(0) => regacc_n_83,
      \reg_data_rd_reg[4]_0\ => regacc_n_37,
      \reg_data_rd_reg[5]_0\ => regacc_n_31,
      \reg_data_rd_reg[9]_0\ => regacc_n_34,
      reg_int_done => reg_int_done,
      reg_int_read => reg_int_read,
      reg_read_prev => reg_read_prev,
      reg_read_prev2 => reg_read_prev2,
      \regacc_pre2_addr_reg[2]\ => lclreg_n_97,
      \regacc_pre2_addr_reg[2]_0\ => lclreg_n_98,
      \regacc_pre2_addr_reg[2]_1\ => lclreg_n_99,
      \regacc_pre2_addr_reg[2]_10\ => lclreg_n_108,
      \regacc_pre2_addr_reg[2]_11\ => lclreg_n_141,
      \regacc_pre2_addr_reg[2]_12\ => lclreg_n_144,
      \regacc_pre2_addr_reg[2]_13\ => lclreg_n_145,
      \regacc_pre2_addr_reg[2]_2\ => lclreg_n_100,
      \regacc_pre2_addr_reg[2]_3\ => lclreg_n_101,
      \regacc_pre2_addr_reg[2]_4\ => lclreg_n_102,
      \regacc_pre2_addr_reg[2]_5\ => lclreg_n_103,
      \regacc_pre2_addr_reg[2]_6\ => lclreg_n_104,
      \regacc_pre2_addr_reg[2]_7\ => lclreg_n_105,
      \regacc_pre2_addr_reg[2]_8\ => lclreg_n_106,
      \regacc_pre2_addr_reg[2]_9\ => lclreg_n_107,
      reset_prev => reset_prev,
      \s_stat_reg[window_sz][15]\(0) => gtOp,
      \s_stat_reg[window_sz][15]_0\(14 downto 0) => \tcp_ctrl_recv[window_len]\(15 downto 1),
      \tcp_ctrl_stat[base_seqno]\(0) => \tcp_ctrl_stat[base_seqno]\(0),
      tcp_reset => \^tcp_reset\,
      \testctrl_reg_reg[0][20]_0\(10) => \testctrl_reg_reg[0]_4\(20),
      \testctrl_reg_reg[0][20]_0\(9 downto 0) => tc_limit_tcp_payload(10 downto 1),
      \testctrl_reg_reg[0][31]_0\ => lclreg_n_69,
      \testctrl_reg_reg[0][31]_1\(0) => regacc_n_92,
      \testctrl_reg_reg[1][15]_0\(15 downto 0) => tc_limit_tcp_window(15 downto 0),
      \testctrl_reg_reg[1][31]_0\(0) => \testctrl_reg[1]_16\,
      \testctrl_reg_reg[2][0]_0\ => lclreg_n_152,
      \testctrl_reg_reg[2][0]_1\ => lclreg_n_153,
      \testctrl_reg_reg[2][0]_2\(0) => regacc_n_35,
      \testctrl_reg_reg[2][31]_0\(1) => \testctrl_reg_reg[2]_6\(31),
      \testctrl_reg_reg[2][31]_0\(0) => tc_do_lcl_datagen,
      \testctrl_reg_reg[3][15]_0\ => lclreg_n_140,
      \testctrl_reg_reg[3][17]_0\ => lclreg_n_138,
      \testctrl_reg_reg[3][18]_0\ => lclreg_n_136,
      \testctrl_reg_reg[3][19]_0\ => lclreg_n_133,
      \testctrl_reg_reg[3][20]_0\ => lclreg_n_109,
      \testctrl_reg_reg[3][22]_0\ => lclreg_n_132,
      \testctrl_reg_reg[3][26]_0\ => lclreg_n_130,
      \testctrl_reg_reg[3][27]_0\ => lclreg_n_128,
      \testctrl_reg_reg[3][31]_0\(15 downto 0) => tc_lcl_datagen_chance(31 downto 16),
      \testctrl_reg_reg[3][31]_1\(0) => \testctrl_reg[3]_15\,
      \testctrl_reg_reg[3][4]_0\ => lclreg_n_143,
      \testctrl_reg_reg[4][31]_0\(7) => \testctrl_reg_reg[4]_7\(31),
      \testctrl_reg_reg[4][31]_0\(6) => \testctrl_reg_reg[4]_7\(20),
      \testctrl_reg_reg[4][31]_0\(5 downto 0) => tc_lcl_datagen_len_mask(13 downto 8),
      \testctrl_reg_reg[4][31]_1\(0) => \testctrl_reg[4]_2\,
      \testctrl_reg_reg[4][6]_0\(0) => leqOp,
      \testctrl_reg_reg[5][0]_0\(0) => regacc_n_41,
      \testctrl_reg_reg[5][31]_0\(5) => \testctrl_reg_reg[5]_8\(31),
      \testctrl_reg_reg[5][31]_0\(4) => \testctrl_reg_reg[5]_8\(20),
      \testctrl_reg_reg[5][31]_0\(3 downto 0) => tc_lcl_datagen_mark(3 downto 0),
      \testctrl_reg_reg[6][31]_0\(1) => \testctrl_reg_reg[6]_9\(31),
      \testctrl_reg_reg[6][31]_0\(0) => \testctrl_reg_reg[6]_9\(20),
      \testctrl_reg_reg[6][31]_1\(31 downto 0) => reg_int_data_wr(31 downto 0),
      \testctrl_reg_reg[6][31]_2\(0) => \testctrl_reg[6]_0\,
      \testctrl_reg_reg[7][15]_0\ => lclreg_n_139,
      \testctrl_reg_reg[7][17]_0\ => lclreg_n_137,
      \testctrl_reg_reg[7][18]_0\ => lclreg_n_135,
      \testctrl_reg_reg[7][19]_0\ => lclreg_n_134,
      \testctrl_reg_reg[7][22]_0\ => lclreg_n_131,
      \testctrl_reg_reg[7][26]_0\ => lclreg_n_129,
      \testctrl_reg_reg[7][27]_0\ => lclreg_n_127,
      \testctrl_reg_reg[7][31]_0\(1) => \testctrl_reg_reg[7]_10\(31),
      \testctrl_reg_reg[7][31]_0\(0) => \testctrl_reg_reg[7]_10\(20),
      \testctrl_reg_reg[7][31]_1\(0) => \testctrl_reg[7]_1\,
      \testctrl_reg_reg[7][4]_0\ => lclreg_n_142,
      \to_count_reg[10]_0\ => in_sm_n_40,
      \to_count_reg[11]_0\ => in_sm_n_61,
      \to_count_reg[12]_0\ => in_sm_n_39,
      \to_count_reg[13]_0\ => in_sm_n_41,
      \to_count_reg[14]_0\ => in_sm_n_62,
      \to_count_reg[15]_0\ => in_sm_n_48,
      \to_count_reg[16]_0\ => in_sm_n_49,
      \to_count_reg[17]_0\ => in_sm_n_50,
      \to_count_reg[18]_0\ => in_sm_n_51,
      \to_count_reg[19]_0\ => in_sm_n_52,
      \to_count_reg[1]_0\ => in_sm_n_28,
      \to_count_reg[20]_0\ => in_sm_n_53,
      \to_count_reg[21]_0\ => in_sm_n_54,
      \to_count_reg[22]_0\ => in_sm_n_56,
      \to_count_reg[23]_0\ => in_sm_n_57,
      \to_count_reg[24]_0\ => in_sm_n_58,
      \to_count_reg[25]_0\ => in_sm_n_59,
      \to_count_reg[26]_0\ => in_sm_n_25,
      \to_count_reg[27]_0\ => in_sm_n_26,
      \to_count_reg[2]_0\ => in_sm_n_29,
      \to_count_reg[33]_0\ => out_sm_n_7,
      \to_count_reg[3]_0\ => in_sm_n_30,
      \to_count_reg[43]_0\ => out_sm_n_8,
      \to_count_reg[44]_0\ => out_sm_n_9,
      \to_count_reg[4]_0\ => in_sm_n_31,
      \to_count_reg[58]_0\ => in_sm_n_27,
      \to_count_reg[59]_0\ => out_sm_n_10,
      \to_count_reg[5]_0\ => in_sm_n_35,
      \to_count_reg[60]_0\ => in_sm_n_55,
      \to_count_reg[61]_0\ => in_sm_n_60,
      \to_count_reg[63]_0\ => in_sm_n_63,
      \to_count_reg[64]_0\ => in_sm_n_64,
      \to_count_reg[65]_0\ => in_sm_n_74,
      \to_count_reg[66]_0\ => in_sm_n_65,
      \to_count_reg[67]_0\ => in_sm_n_66,
      \to_count_reg[68]_0\ => in_sm_n_33,
      \to_count_reg[69]_0\ => in_sm_n_37,
      \to_count_reg[6]_0\ => in_sm_n_34,
      \to_count_reg[71]_0\ => in_sm_n_46,
      \to_count_reg[72]_0\ => in_sm_n_47,
      \to_count_reg[73]_0\ => in_sm_n_42,
      \to_count_reg[74]_0\ => in_sm_n_43,
      \to_count_reg[76]_0\ => out_sm_n_13,
      \to_count_reg[77]_0\ => in_sm_n_44,
      \to_count_reg[78]_0\ => in_sm_n_45,
      \to_count_reg[7]_0\ => in_sm_n_36,
      \to_count_reg[8]_0\ => in_sm_n_32,
      \to_count_reg[9]_0\ => in_sm_n_38,
      \ts_info_counts[abort_repeat]\ => \ts_info_counts[abort_repeat]\,
      \ts_info_counts[connect]\ => \ts_info_counts[connect]\,
      \ts_info_counts[did_keepalive]\ => \ts_info_counts[did_keepalive]\,
      \ts_info_counts[did_repeat]\ => \ts_info_counts[did_repeat]\,
      \ts_info_counts[got_ack]\ => \ts_info_counts[got_ack]\,
      \ts_info_counts[got_meas_rtt]\ => \ts_info_counts[got_meas_rtt]\,
      \ts_info_counts[got_syn]\ => \ts_info_counts[got_syn]\,
      \ts_info_counts[new_rtt_est]\ => \ts_info_counts[new_rtt_est]\,
      \ts_info_counts[same_ack]\ => \ts_info_counts[same_ack]\,
      \ts_info_counts[start_meas_rtt]\ => \ts_info_counts[start_meas_rtt]\,
      \ts_info_counts[twice_same_ack]\ => \ts_info_counts[twice_same_ack]\,
      x_is_s_payload_len_ge_tc_limit_tcp_payload => x_is_s_payload_len_ge_tc_limit_tcp_payload,
      \xor_state_reg[44]\ => lclreg_n_154
    );
out_pl: entity work.top_block_fakernet_top_0_0_fnet_out_pipeline
     port map (
      D(15 downto 0) => out_r_word(15 downto 0),
      E(0) => \^out_r_taken\,
      clk_in => clk_in,
      \dp_ram_udp_regres_port_b_o_tmp[0][rd]\ => \dp_ram_udp_regres_port_b_o_tmp[0][rd]\,
      \osm_dp_ram_array_porto[6][rd]\ => \osm_dp_ram_array_porto[6][rd]\,
      out_ena => out_ena,
      out_r_ena => out_r_ena,
      pick_prev => pick_prev,
      ram_reg_bram_0 => out_sm_n_35,
      ram_reg_bram_0_0 => out_sm_n_34,
      reg1_ena_reg_0(0) => reg1_ena_reg(0),
      reg_ena_reg_0(0) => reg_ena_reg(0),
      \reg_word_reg[15]_0\(15 downto 0) => \reg_word_reg[15]\(15 downto 0),
      taken_prev_reg_0 => out_pl_n_5
    );
out_sm: entity work.top_block_fakernet_top_0_0_fnet_out_state
     port map (
      D(3) => D(10),
      D(2) => D(7),
      D(1) => D(5),
      D(0) => D(3),
      DOUTBDOUT(15 downto 0) => \dp_ram_tcp_prep2[1][port_b][i][rdata]\(15 downto 0),
      E(0) => \^out_r_taken\,
      \FSM_onehot_s[state][9]_i_2_0\(9 downto 0) => \ram_tcp_prep2[1][stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_2_1\(9 downto 0) => \ram_udp_regres[1][stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_2_2\(9 downto 0) => \ram_tcp_prep2[0][stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_5_0\(9 downto 0) => \ram_udp_regres[0][stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_5_1\(9 downto 0) => \ram_udp_regidp[stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_5_2\(9 downto 0) => \ram_pkt_gen[stat][words]\(10 downto 1),
      \FSM_onehot_s[state][9]_i_5_3\(9 downto 0) => \ram_arp_icmp[stat][words]\(10 downto 1),
      \FSM_onehot_s_reg[state][0]_0\ => out_sm_n_34,
      \FSM_onehot_s_reg[state][0]_1\ => ctrl_ram_arp_icmp_n_3,
      \FSM_onehot_s_reg[state][11]_0\ => out_sm_n_19,
      \FSM_onehot_s_reg[state][1]_0\ => \^ram_udp_regres[1][stat][hasdata]\,
      O(0) => O(0),
      Q(9 downto 0) => \dp_ram_udp_regres_port_b_o_tmp[1][addr]\(10 downto 1),
      clk_in => clk_in,
      \cycle_count_reg[21]\ => \cycle_count_reg[21]\,
      \cycle_count_reg[21]_0\ => \cycle_count_reg[21]_0\,
      \cycle_count_reg[21]_1\ => \cycle_count_reg[21]_3\,
      \cycle_count_reg[21]_2\ => \cycle_count_reg[21]_6\,
      \dp_ram_udp_regres_port_b_o_tmp[1][rd]\ => \dp_ram_udp_regres_port_b_o_tmp[1][rd]\,
      \info_counts[pkt_gen]\ => \^info_counts[pkt_gen]\,
      \info_counts[udp_idp]\ => \^info_counts[udp_idp]\,
      \info_counts_reg[arp_icmp]_0\ => out_sm_n_7,
      \info_counts_reg[drop_ntp]_0\ => out_sm_n_13,
      \info_counts_reg[drop_ntp]_1\ => ctrl_ram_arp_icmp_n_6,
      \info_counts_reg[packets]_0\ => out_sm_n_9,
      \info_counts_reg[packets]_1\ => out_pl_n_5,
      \info_counts_reg[tcp]_0\ => out_sm_n_8,
      \info_counts_reg[words_div_32]_0\ => out_sm_n_10,
      next_tcp_prep_reg_0 => out_sm_n_11,
      \osm_dp_ram_array_porto[0][rd]\ => \osm_dp_ram_array_porto[0][rd]\,
      \out_info[udp]\(1) => \out_info[udp]\(0),
      \out_info[udp]\(0) => \out_info[udp]\(1),
      out_r_ena => out_r_ena,
      \ram_arp_icmp[cons][clear_hasdata]\ => \ram_arp_icmp[cons][clear_hasdata]\,
      \ram_arp_icmp[stat][drop_dly]\ => \ram_arp_icmp[stat][drop_dly]\,
      \ram_arp_icmp[stat][hasdata]\ => \ram_arp_icmp[stat][hasdata]\,
      \ram_cons_array[3][clear_hasdata]\ => \ram_cons_array[3][clear_hasdata]\,
      \ram_cons_array[4][clear_hasdata]\ => \ram_cons_array[4][clear_hasdata]\,
      \ram_cons_array_reg[1][clear_hasdata]_0\ => \^ram_pkt_gen[stat][hasdata]\,
      \ram_cons_array_reg[3][clear_hasdata]_0\ => ctrl_ram_pkt_gen_n_1,
      \ram_cons_array_reg[5][clear_hasdata]_0\ => ctrl_ram_udp_regaidp_n_1,
      ram_reg_bram_0 => ctrl_ram_arp_icmp_n_4,
      \ram_tcp_prep2[0][cons][clear_hasdata]\ => \ram_tcp_prep2[0][cons][clear_hasdata]\,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \ram_tcp_prep2[1][cons][clear_hasdata]\ => \ram_tcp_prep2[1][cons][clear_hasdata]\,
      \ram_tcp_prep2[1][stat][hasdata]\ => \ram_tcp_prep2[1][stat][hasdata]\,
      \rgb_led_info1_reg[5]\ => \rgb_led_info1_reg[5]\,
      \s_reg[get_data][15]_0\(15 downto 0) => \dp_ram_udp_regres[1][port_b][i][rdata]\(15 downto 0),
      \s_reg[get_data][15]_1\(15 downto 0) => \dp_ram_tcp_prep2[0][port_b][i][rdata]\(15 downto 0),
      \s_reg[get_data][15]_2\(15 downto 0) => \dp_ram_udp_regres[0][port_b][i][rdata]\(15 downto 0),
      \s_reg[get_data][15]_3\(15 downto 0) => \dp_ram_udp_regidp[port_b][i][rdata]\(15 downto 0),
      \s_reg[get_data][15]_4\(15 downto 0) => \dp_ram_pkt_gen[port_b][i][rdata]\(15 downto 0),
      \s_reg[get_data][15]_5\(15 downto 0) => \dp_ram_arp_icmp[port_b][i][rdata]\(15 downto 0),
      \s_reg[wdata][15]_0\(15 downto 0) => out_r_word(15 downto 0),
      \s_reg[wr_idx][1]_0\ => \^ram_udp_regidp[stat][hasdata]\,
      \s_reg[wr_idx][1]_1\ => \^ram_udp_regres[0][stat][hasdata]\,
      \s_reg[wr_idx][2]_0\(1) => \a[wr_idx]\(2),
      \s_reg[wr_idx][2]_0\(0) => \a[wr_idx]\(0),
      \s_reg[wr_onehot][1]_0\ => out_sm_n_17,
      \s_stat_reg[hasdata]\ => out_sm_n_35,
      taken_prev_reg => out_sm_n_16,
      taken_prev_reg_0 => out_sm_n_18
    );
pkt_gen: entity work.top_block_fakernet_top_0_0_fnet_packet_gen
     port map (
      ADDRARDADDR(9 downto 0) => \dp_ram_pkt_gen[port_a][o][addr]\(10 downto 1),
      DINADIN(15 downto 0) => \dp_ram_pkt_gen[port_a][o][wdata]\(15 downto 0),
      E(0) => \ram_pkt_gen[prod][set_hasdata]\,
      Q(2 downto 0) => \^cmd_p1_reg[18]\(2 downto 0),
      WEA(0) => \^dp_ram_pkt_gen[port_a][o][wr]\,
      active_p0_reg_0 => pkt_gen_n_0,
      active_p0_reg_1 => pkt_gen_n_1,
      active_p0_reg_2 => pkt_gen_n_10,
      active_p0_reg_3 => dyn_ctrl_n_84,
      clk_in => clk_in,
      \cmd_p2_reg[7]_0\(0) => \cmd_p2_reg[7]\(0),
      \cmdi_p0_reg[0]_0\(0) => cmdi_p0_reg_rep(0),
      \cmdi_p0_reg[0]_1\ => dyn_ctrl_n_55,
      \cmdi_p0_reg[0]_2\ => dyn_ctrl_n_58,
      \cmdi_p0_reg[2]_0\ => dyn_ctrl_n_62,
      \cmdi_p0_reg[7]_0\ => dyn_ctrl_n_61,
      \dyn_ctrl_gen_stat[gen_dhcp_disc]\ => \dyn_ctrl_gen_stat[gen_dhcp_disc]\,
      \dyn_ctrl_gen_stat[gen_dhcp_req]\ => \dyn_ctrl_gen_stat[gen_dhcp_req]\,
      \dyn_ctrl_gen_stat[gen_rarp]\ => \dyn_ctrl_gen_stat[gen_rarp]\,
      \dyn_ctrl_stat[pending_dhcp_disc]\ => \dyn_ctrl_stat[pending_dhcp_disc]\,
      \dyn_ctrl_stat[pending_dhcp_req]\ => \dyn_ctrl_stat[pending_dhcp_req]\,
      \dyn_ctrl_stat[pending_rarp]\ => \dyn_ctrl_stat[pending_rarp]\,
      \dyn_gen_stat_reg[gen_dhcp_disc]_0\ => \^ram_pkt_gen[stat][hasdata]\,
      \dyn_gen_stat_reg[gen_dhcp_req]_0\ => dyn_ctrl_n_59,
      \mux_value_p2_reg[0]_0\ => dyn_ctrl_n_83,
      \mux_value_p2_reg[10]_0\ => \mux_value_p2_reg[10]\,
      \mux_value_p2_reg[10]_1\ => dyn_ctrl_n_72,
      \mux_value_p2_reg[11]_0\ => \mux_value_p2_reg[11]\,
      \mux_value_p2_reg[11]_1\ => dyn_ctrl_n_71,
      \mux_value_p2_reg[12]_0\ => \mux_value_p2_reg[12]\,
      \mux_value_p2_reg[12]_1\ => dyn_ctrl_n_70,
      \mux_value_p2_reg[13]_0\ => \mux_value_p2_reg[13]\,
      \mux_value_p2_reg[13]_1\ => dyn_ctrl_n_69,
      \mux_value_p2_reg[14]_0\ => \mux_value_p2_reg[14]\,
      \mux_value_p2_reg[14]_1\ => dyn_ctrl_n_68,
      \mux_value_p2_reg[15]_0\ => \mux_value_p2_reg[15]\,
      \mux_value_p2_reg[15]_1\ => dyn_ctrl_n_63,
      \mux_value_p2_reg[1]_0\ => dyn_ctrl_n_82,
      \mux_value_p2_reg[2]_0\ => dyn_ctrl_n_81,
      \mux_value_p2_reg[3]_0\(11 downto 8) => is_our_mac01_reg(20 downto 17),
      \mux_value_p2_reg[3]_0\(7 downto 6) => is_our_mac01_reg(15 downto 14),
      \mux_value_p2_reg[3]_0\(5 downto 0) => is_our_mac01_reg(9 downto 4),
      \mux_value_p2_reg[3]_1\ => dyn_ctrl_n_80,
      \mux_value_p2_reg[3]_2\ => dyn_ctrl_n_79,
      \mux_value_p2_reg[4]_0\ => dyn_ctrl_n_78,
      \mux_value_p2_reg[4]_1\ => \mux_value_p2_reg[4]\,
      \mux_value_p2_reg[5]_0\ => \mux_value_p2_reg[5]\,
      \mux_value_p2_reg[5]_1\ => dyn_ctrl_n_77,
      \mux_value_p2_reg[6]_0\ => dyn_ctrl_n_76,
      \mux_value_p2_reg[6]_1\ => \mux_value_p2_reg[6]\,
      \mux_value_p2_reg[7]_0\ => dyn_ctrl_n_75,
      \mux_value_p2_reg[7]_1\ => \mux_value_p2_reg[7]\,
      \mux_value_p2_reg[8]_0\ => dyn_ctrl_n_74,
      \mux_value_p2_reg[9]_0\(3) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(25),
      \mux_value_p2_reg[9]_0\(2) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(17),
      \mux_value_p2_reg[9]_0\(1) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(9),
      \mux_value_p2_reg[9]_0\(0) => \dyn_ctrl_stat[dhcp_offer_serv_ip]\(1),
      \mux_value_p2_reg[9]_1\ => dyn_ctrl_n_73,
      \offset_p1_reg[9]_0\(9 downto 0) => \ram_pkt_gen[prod][set_words]\(10 downto 1),
      reset_offset_p0_reg_0 => dyn_ctrl_n_60
    );
preptcp: entity work.top_block_fakernet_top_0_0_fnet_tcp_prepare
     port map (
      ADDRBWRADDR(9 downto 0) => \dp_ram_tcp_template[port_b][o][addr]\(10 downto 1),
      CO(0) => preptcp_n_93,
      D(16 downto 0) => xx_window_left(16 downto 0),
      DOUTBDOUT(15 downto 0) => \dp_ram_tcp_template[port_b][i][rdata]\(15 downto 0),
      E(0) => preptcp_n_32,
      \FSM_onehot_s_reg[state][0]_0\ => tcp_ctrl_n_188,
      Q(4) => \a[done]\,
      Q(3) => preptcp_n_2,
      Q(2) => preptcp_n_3,
      Q(1) => preptcp_n_4,
      Q(0) => \a[reset]\,
      S(0) => preptcp_n_21,
      WEA(0) => \dp_ram_tcp_prep2[0][port_a][o][wr]\,
      \actual_wdata[1]_i_4_0\(8 downto 7) => \tcp_ctrl_stat[max_sent]\(16 downto 15),
      \actual_wdata[1]_i_4_0\(6) => \tcp_ctrl_stat[max_sent]\(13),
      \actual_wdata[1]_i_4_0\(5 downto 1) => \tcp_ctrl_stat[max_sent]\(11 downto 7),
      \actual_wdata[1]_i_4_0\(0) => \tcp_ctrl_stat[max_sent]\(1),
      \actual_wdata_reg[0]_0\ => tcp_ctrl_n_206,
      \actual_wdata_reg[0]_1\ => tcp_ctrl_n_214,
      \actual_wdata_reg[12]_0\ => tcp_ctrl_n_212,
      \actual_wdata_reg[14]_0\ => tcp_ctrl_n_213,
      \actual_wdata_reg[15]_0\(15 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][wdata]\(15 downto 0),
      \actual_wdata_reg[2]_0\ => tcp_ctrl_n_207,
      \actual_wdata_reg[3]_0\ => tcp_ctrl_n_208,
      \actual_wdata_reg[4]_0\ => tcp_ctrl_n_209,
      \actual_wdata_reg[5]_0\ => tcp_ctrl_n_210,
      \actual_wdata_reg[6]_0\ => tcp_ctrl_n_132,
      \actual_wdata_reg[6]_1\ => tcp_ctrl_n_211,
      \actual_woff_reg[10]_0\(9 downto 0) => \dp_ram_tcp_prep2[0][port_a][o][addr]\(10 downto 1),
      actual_wr_reg_0(0) => \dp_ram_tcp_prep2[1][port_a][o][wr]\,
      already_sent_over_2k_reg_0 => tcp_ctrl_n_187,
      \already_sent_reg[10]_0\(10) => tcp_ctrl_n_232,
      \already_sent_reg[10]_0\(9) => tcp_ctrl_n_233,
      \already_sent_reg[10]_0\(8) => tcp_ctrl_n_234,
      \already_sent_reg[10]_0\(7) => tcp_ctrl_n_235,
      \already_sent_reg[10]_0\(6) => tcp_ctrl_n_236,
      \already_sent_reg[10]_0\(5) => tcp_ctrl_n_237,
      \already_sent_reg[10]_0\(4) => tcp_ctrl_n_238,
      \already_sent_reg[10]_0\(3) => tcp_ctrl_n_239,
      \already_sent_reg[10]_0\(2) => tcp_ctrl_n_240,
      \already_sent_reg[10]_0\(1) => tcp_ctrl_n_241,
      \already_sent_reg[10]_0\(0) => tcp_ctrl_n_242,
      \astat[cur_off]\(0) => \tcp_state_stat[cur_off]\(0),
      \astat[unsent]\(14 downto 0) => \tcp_state_stat[unsent]\(14 downto 0),
      clk_in => clk_in,
      cur_tcp_prep => cur_tcp_prep,
      cur_tcp_prep_reg_0(0) => \ram_tcp_prep2[1][prod][set_hasdata]\,
      \data_port_b_addr_reg[11]_0\ => preptcp_n_64,
      \data_port_b_addr_reg[12]_0\(12 downto 0) => data_port_b_addr(12 downto 0),
      \data_port_b_addr_reg[12]_1\ => preptcp_n_59,
      \data_port_b_addr_reg[12]_2\ => preptcp_n_63,
      \data_port_b_addr_reg[12]_3\ => preptcp_n_65,
      data_port_b_rd => data_port_b_rd,
      data_port_b_rd_reg_0 => preptcp_n_42,
      data_port_b_rd_reg_1 => preptcp_n_58,
      data_port_b_rd_reg_2 => preptcp_n_60,
      data_port_b_rd_reg_3 => preptcp_n_61,
      data_port_b_rd_reg_4 => preptcp_n_62,
      data_port_b_rd_reg_5 => preptcp_n_66,
      \dp_ram_tcp_template[port_b][o][rd]\ => \dp_ram_tcp_template[port_b][o][rd]\,
      in61(16 downto 0) => in61(16 downto 0),
      \info_counts_reg[did_keepalive]\(1 downto 0) => \^stat[conn_state]\(1 downto 0),
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(4) => lclreg_n_146,
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(3) => lclreg_n_147,
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(2) => lclreg_n_148,
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(1) => lclreg_n_149,
      is_s_payload_len_ge_tc_limit_tcp_payload_reg_0(0) => lclreg_n_150,
      \off_reg[10]_0\(9 downto 0) => \ram_tcp_prep2[0][prod][set_words]\(10 downto 1),
      \packet_done[done]\ => \packet_done[done]\,
      \packet_done[keepalive]\ => \packet_done[keepalive]\,
      \packet_done[payload_limited]\ => \packet_done[payload_limited]\,
      \packet_done[repeated]\ => \packet_done[repeated]\,
      \packet_req[discard_cur_prepare]\ => \packet_req[discard_cur_prepare]\,
      \packet_req[send_data]\ => \packet_req[send_data]\,
      \packet_req[send_keepalive]\ => \packet_req[send_keepalive]\,
      \packet_req[send_repeat]\ => \packet_req[send_repeat]\,
      \packet_req[send_small]\ => \packet_req[send_small]\,
      \packet_req[send_syn]\ => \packet_req[send_syn]\,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \ram_tcp_prep2[1][stat][hasdata]\ => \ram_tcp_prep2[1][stat][hasdata]\,
      \rtt_count_meas_reg[2]\ => tcp_ctrl_n_56,
      \s_reg[cur_address][16]_0\(16 downto 0) => \packet_done[cur_address]\(16 downto 0),
      \s_reg[cur_address][16]_1\(16) => tcp_ctrl_n_189,
      \s_reg[cur_address][16]_1\(15) => tcp_ctrl_n_190,
      \s_reg[cur_address][16]_1\(14) => tcp_ctrl_n_191,
      \s_reg[cur_address][16]_1\(13) => tcp_ctrl_n_192,
      \s_reg[cur_address][16]_1\(12) => tcp_ctrl_n_193,
      \s_reg[cur_address][16]_1\(11) => tcp_ctrl_n_194,
      \s_reg[cur_address][16]_1\(10) => tcp_ctrl_n_195,
      \s_reg[cur_address][16]_1\(9) => tcp_ctrl_n_196,
      \s_reg[cur_address][16]_1\(8) => tcp_ctrl_n_197,
      \s_reg[cur_address][16]_1\(7) => tcp_ctrl_n_198,
      \s_reg[cur_address][16]_1\(6) => tcp_ctrl_n_199,
      \s_reg[cur_address][16]_1\(5) => tcp_ctrl_n_200,
      \s_reg[cur_address][16]_1\(4) => tcp_ctrl_n_201,
      \s_reg[cur_address][16]_1\(3) => tcp_ctrl_n_202,
      \s_reg[cur_address][16]_1\(2) => tcp_ctrl_n_203,
      \s_reg[cur_address][16]_1\(1) => tcp_ctrl_n_204,
      \s_reg[cur_address][16]_1\(0) => tcp_ctrl_n_205,
      \s_reg[drd_rdata][31]_0\(31 downto 0) => read_data_pipeline(31 downto 0),
      \s_reg[keepalive]_0\ => preptcp_n_56,
      \s_reg[keepalive]_1\ => preptcp_n_69,
      \s_reg[payload_len][0]_0\ => ctrl_ram_tcp_prep1_n_0,
      \s_reg[payload_len][10]_0\(8 downto 0) => \s_reg[payload_len]\(10 downto 2),
      \s_reg[payload_len][10]_1\(9 downto 0) => tc_limit_tcp_payload(10 downto 1),
      \s_reg[repeat]_0\ => preptcp_n_68,
      \s_reg[repeat]_1\ => preptcp_n_90,
      \s_reg[repeat]_2\(0) => preptcp_n_92,
      \s_stat[max_sent]\ => \s_stat[max_sent]\,
      slow_counter_tick => slow_counter_tick,
      slow_counter_tick_reg(0) => preptcp_n_67,
      \tcp_ctrl_stat[base_seqno]\(23 downto 7) => \tcp_ctrl_stat[base_seqno]\(31 downto 15),
      \tcp_ctrl_stat[base_seqno]\(6) => \tcp_ctrl_stat[base_seqno]\(13),
      \tcp_ctrl_stat[base_seqno]\(5 downto 1) => \tcp_ctrl_stat[base_seqno]\(11 downto 7),
      \tcp_ctrl_stat[base_seqno]\(0) => \tcp_ctrl_stat[base_seqno]\(1),
      \tcp_state_stat[base_seqno_hi_plus_1]\(12 downto 4) => \tcp_state_stat[base_seqno_hi_plus_1]\(15 downto 7),
      \tcp_state_stat[base_seqno_hi_plus_1]\(3 downto 0) => \tcp_state_stat[base_seqno_hi_plus_1]\(5 downto 2),
      x_is_s_payload_len_ge_tc_limit_tcp_payload => x_is_s_payload_len_ge_tc_limit_tcp_payload
    );
regacc: entity work.top_block_fakernet_top_0_0_fnet_regaccess
     port map (
      ADDRBWRADDR(9 downto 0) => \dp_ram_udp_regacc[port_b][o][addr]\(10 downto 1),
      D(31 downto 0) => reg_int_data_rd(31 downto 0),
      DOUTBDOUT(15 downto 0) => \dp_ram_udp_regacc[port_b][i][rdata]\(15 downto 0),
      E(0) => \ram_udp_regidp[prod][set_hasdata]\,
      \FSM_sequential_s[state][1]_i_5__0_0\ => ctrl_regacc_aux_n_15,
      \FSM_sequential_s_reg[state][0]_0\ => ctrl_regacc_aux_n_2,
      \FSM_sequential_s_reg[state][1]_0\ => regacc_n_43,
      \FSM_sequential_s_reg[state][1]_1\(6 downto 0) => \regacc_aux_info[stat][end_words]\(10 downto 4),
      Q(15 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][wdata]\(15 downto 0),
      SS(0) => \^ram_udp_regacc[cons][clear_hasdata]\,
      \a[off_store]\ => \a[off_store]\,
      access_done0 => access_done0,
      access_done1_out => access_done1_out,
      \actual_woff_reg[10]_0\(9 downto 0) => \dp_ram_udp_regres_port_a_o_tmp[1][addr]\(10 downto 1),
      actual_wr => actual_wr,
      clk_in => clk_in,
      \dp_ram_counts[port_b][o][rd]\ => \dp_ram_counts[port_b][o][rd]\,
      \dp_ram_udp_regacc[port_b][o][rd]\ => \dp_ram_udp_regacc[port_b][o][rd]\,
      \mdio_req_d_reg[18]\ => lclreg_n_12,
      \off_reg[3]_0\(2) => regacc_n_45,
      \off_reg[3]_0\(1) => regacc_n_46,
      \off_reg[3]_0\(0) => regacc_n_47,
      \ram_udp_regacc[stat][hasdata]\ => \ram_udp_regacc[stat][hasdata]\,
      \rawregs_reg[3]_11\(2) => \rawregs_reg[3]_11\(12),
      \rawregs_reg[3]_11\(1) => \rawregs_reg[3]_11\(3),
      \rawregs_reg[3]_11\(0) => \rawregs_reg[3]_11\(0),
      \reg_data_rd[0]_i_2_0\(0) => \rawregs_reg[4]_12\(0),
      \reg_data_rd[10]_i_3_0\ => tcp_ctrl_n_156,
      \reg_data_rd[10]_i_3_1\ => tcp_ctrl_n_155,
      \reg_data_rd[11]_i_3_0\ => tcp_ctrl_n_153,
      \reg_data_rd[11]_i_3_1\ => tcp_ctrl_n_154,
      \reg_data_rd[11]_i_5_0\(9 downto 0) => \tcp_ctrl_stat[rtt_est]\(11 downto 2),
      \reg_data_rd[16]_i_4_0\(2 downto 1) => \tcp_ctrl_stat[rtt_trip]\(16 downto 15),
      \reg_data_rd[16]_i_4_0\(0) => \tcp_ctrl_stat[rtt_trip]\(0),
      \reg_data_rd[16]_i_4_1\(3 downto 2) => \tcp_ctrl_stat[max_sent]\(16 downto 15),
      \reg_data_rd[16]_i_4_1\(1) => \tcp_ctrl_stat[max_sent]\(12),
      \reg_data_rd[16]_i_4_1\(0) => \tcp_ctrl_stat[max_sent]\(3),
      \reg_data_rd[20]_i_4_0\(0) => \testctrl_reg_reg[0]_4\(20),
      \reg_data_rd[20]_i_4_1\ => lclreg_n_109,
      \reg_data_rd[31]_i_14_0\(1) => \testctrl_reg_reg[6]_9\(31),
      \reg_data_rd[31]_i_14_0\(0) => \testctrl_reg_reg[6]_9\(20),
      \reg_data_rd[31]_i_14_1\(1) => \testctrl_reg_reg[7]_10\(31),
      \reg_data_rd[31]_i_14_1\(0) => \testctrl_reg_reg[7]_10\(20),
      \reg_data_rd[31]_i_8_0\(0) => \testctrl_reg_reg[2]_6\(31),
      \reg_data_rd[31]_i_8_1\ => lclreg_n_69,
      \reg_data_rd[31]_i_8_2\(1) => \testctrl_reg_reg[5]_8\(31),
      \reg_data_rd[31]_i_8_2\(0) => \testctrl_reg_reg[5]_8\(20),
      \reg_data_rd[31]_i_8_3\(1) => \testctrl_reg_reg[4]_7\(31),
      \reg_data_rd[31]_i_8_3\(0) => \testctrl_reg_reg[4]_7\(20),
      \reg_data_rd[3]_i_2_0\ => tcp_ctrl_n_168,
      \reg_data_rd[6]_i_2_0\ => tcp_ctrl_n_163,
      \reg_data_rd[6]_i_2_1\ => tcp_ctrl_n_164,
      \reg_data_rd[8]_i_2_0\ => tcp_ctrl_n_159,
      \reg_data_rd[8]_i_2_1\ => tcp_ctrl_n_160,
      \reg_data_rd_reg[0]\ => tcp_ctrl_n_184,
      \reg_data_rd_reg[0]_0\ => tcp_ctrl_n_185,
      \reg_data_rd_reg[0]_1\ => lclreg_n_98,
      \reg_data_rd_reg[10]\ => lclreg_n_114,
      \reg_data_rd_reg[11]\ => lclreg_n_115,
      \reg_data_rd_reg[12]\ => lclreg_n_102,
      \reg_data_rd_reg[12]_0\ => tcp_ctrl_n_152,
      \reg_data_rd_reg[13]\ => tcp_ctrl_n_151,
      \reg_data_rd_reg[13]_0\ => lclreg_n_103,
      \reg_data_rd_reg[14]\ => lclreg_n_116,
      \reg_data_rd_reg[14]_0\ => tcp_ctrl_n_149,
      \reg_data_rd_reg[15]\(13 downto 0) => \rawregs_reg[8]_14\(15 downto 2),
      \reg_data_rd_reg[15]_0\(0) => \rawregs_reg[5]_13\(15),
      \reg_data_rd_reg[15]_1\(0) => \tcp_ctrl_stat[window_sz]\(15),
      \reg_data_rd_reg[15]_2\ => lclreg_n_139,
      \reg_data_rd_reg[15]_3\ => lclreg_n_140,
      \reg_data_rd_reg[16]\ => lclreg_n_104,
      \reg_data_rd_reg[17]\ => lclreg_n_11,
      \reg_data_rd_reg[17]_0\ => lclreg_n_137,
      \reg_data_rd_reg[17]_1\ => lclreg_n_138,
      \reg_data_rd_reg[18]\ => lclreg_n_135,
      \reg_data_rd_reg[18]_0\ => lclreg_n_136,
      \reg_data_rd_reg[19]\ => lclreg_n_133,
      \reg_data_rd_reg[19]_0\ => lclreg_n_134,
      \reg_data_rd_reg[1]\ => tcp_ctrl_n_182,
      \reg_data_rd_reg[1]_0\ => tcp_ctrl_n_171,
      \reg_data_rd_reg[1]_1\ => tcp_ctrl_n_183,
      \reg_data_rd_reg[1]_2\ => lclreg_n_145,
      \reg_data_rd_reg[21]\ => lclreg_n_105,
      \reg_data_rd_reg[22]\ => lclreg_n_131,
      \reg_data_rd_reg[22]_0\ => lclreg_n_132,
      \reg_data_rd_reg[23]\ => lclreg_n_97,
      \reg_data_rd_reg[26]\ => lclreg_n_129,
      \reg_data_rd_reg[26]_0\ => lclreg_n_130,
      \reg_data_rd_reg[27]\ => lclreg_n_127,
      \reg_data_rd_reg[27]_0\ => lclreg_n_128,
      \reg_data_rd_reg[28]\ => lclreg_n_106,
      \reg_data_rd_reg[29]\ => lclreg_n_107,
      \reg_data_rd_reg[2]\ => lclreg_n_99,
      \reg_data_rd_reg[2]_0\ => tcp_ctrl_n_170,
      \reg_data_rd_reg[2]_1\ => tcp_ctrl_n_169,
      \reg_data_rd_reg[30]\ => lclreg_n_108,
      \reg_data_rd_reg[31]\(29) => in_sm_n_302,
      \reg_data_rd_reg[31]\(28) => in_sm_n_303,
      \reg_data_rd_reg[31]\(27) => in_sm_n_304,
      \reg_data_rd_reg[31]\(26) => in_sm_n_305,
      \reg_data_rd_reg[31]\(25) => in_sm_n_306,
      \reg_data_rd_reg[31]\(24) => in_sm_n_307,
      \reg_data_rd_reg[31]\(23) => in_sm_n_308,
      \reg_data_rd_reg[31]\(22) => in_sm_n_309,
      \reg_data_rd_reg[31]\(21) => in_sm_n_310,
      \reg_data_rd_reg[31]\(20) => in_sm_n_311,
      \reg_data_rd_reg[31]\(19) => in_sm_n_312,
      \reg_data_rd_reg[31]\(18) => in_sm_n_313,
      \reg_data_rd_reg[31]\(17) => in_sm_n_314,
      \reg_data_rd_reg[31]\(16) => in_sm_n_315,
      \reg_data_rd_reg[31]\(15) => in_sm_n_316,
      \reg_data_rd_reg[31]\(14) => in_sm_n_317,
      \reg_data_rd_reg[31]\(13) => in_sm_n_318,
      \reg_data_rd_reg[31]\(12) => in_sm_n_319,
      \reg_data_rd_reg[31]\(11) => in_sm_n_320,
      \reg_data_rd_reg[31]\(10) => in_sm_n_321,
      \reg_data_rd_reg[31]\(9) => in_sm_n_322,
      \reg_data_rd_reg[31]\(8) => in_sm_n_323,
      \reg_data_rd_reg[31]\(7) => in_sm_n_324,
      \reg_data_rd_reg[31]\(6) => in_sm_n_325,
      \reg_data_rd_reg[31]\(5) => in_sm_n_326,
      \reg_data_rd_reg[31]\(4) => in_sm_n_327,
      \reg_data_rd_reg[31]\(3) => in_sm_n_328,
      \reg_data_rd_reg[31]\(2) => in_sm_n_329,
      \reg_data_rd_reg[31]\(1) => in_sm_n_330,
      \reg_data_rd_reg[31]\(0) => in_sm_n_331,
      \reg_data_rd_reg[31]_0\(11) => lclreg_n_157,
      \reg_data_rd_reg[31]_0\(10) => lclreg_n_158,
      \reg_data_rd_reg[31]_0\(9) => lclreg_n_159,
      \reg_data_rd_reg[31]_0\(8) => lclreg_n_160,
      \reg_data_rd_reg[31]_0\(7) => lclreg_n_161,
      \reg_data_rd_reg[31]_0\(6) => lclreg_n_162,
      \reg_data_rd_reg[31]_0\(5) => lclreg_n_163,
      \reg_data_rd_reg[31]_0\(4) => lclreg_n_164,
      \reg_data_rd_reg[31]_0\(3) => lclreg_n_165,
      \reg_data_rd_reg[31]_0\(2) => lclreg_n_166,
      \reg_data_rd_reg[31]_0\(1) => lclreg_n_167,
      \reg_data_rd_reg[31]_0\(0) => lclreg_n_168,
      \reg_data_rd_reg[31]_1\(8) => \dp_ram_counts[port_b][i][rdata]\(15),
      \reg_data_rd_reg[31]_1\(7 downto 6) => \dp_ram_counts[port_b][i][rdata]\(11 downto 10),
      \reg_data_rd_reg[31]_1\(5 downto 4) => \dp_ram_counts[port_b][i][rdata]\(7 downto 6),
      \reg_data_rd_reg[31]_1\(3 downto 0) => \dp_ram_counts[port_b][i][rdata]\(4 downto 1),
      \reg_data_rd_reg[3]\ => lclreg_n_144,
      \reg_data_rd_reg[4]\ => tcp_ctrl_n_167,
      \reg_data_rd_reg[4]_0\ => tcp_ctrl_n_166,
      \reg_data_rd_reg[4]_1\ => lclreg_n_142,
      \reg_data_rd_reg[4]_2\ => lclreg_n_143,
      \reg_data_rd_reg[5]\ => lclreg_n_100,
      \reg_data_rd_reg[5]_0\ => tcp_ctrl_n_165,
      \reg_data_rd_reg[6]\ => lclreg_n_112,
      \reg_data_rd_reg[7]\ => tcp_ctrl_n_162,
      \reg_data_rd_reg[7]_0\ => tcp_ctrl_n_161,
      \reg_data_rd_reg[7]_1\ => lclreg_n_141,
      \reg_data_rd_reg[8]\ => lclreg_n_113,
      \reg_data_rd_reg[9]\ => lclreg_n_101,
      \reg_data_rd_reg[9]_0\ => tcp_ctrl_n_157,
      \reg_data_rd_reg[9]_1\ => tcp_ctrl_n_158,
      reg_int_done => reg_int_done,
      reg_int_read => reg_int_read,
      reg_read_prev => reg_read_prev,
      reg_read_prev2 => reg_read_prev2,
      regacc_addr_o(24 downto 0) => regacc_addr_o(24 downto 0),
      \regacc_aux_info[stat][reg_idp]\ => \^regacc_aux_info[stat][reg_idp]\,
      regacc_data_rd_i(31 downto 0) => regacc_data_rd_i(31 downto 0),
      regacc_data_wr_o(31 downto 0) => regacc_data_wr_o(31 downto 0),
      regacc_done_i => regacc_done_i,
      regacc_int_read_reg_0 => regacc_n_21,
      regacc_int_read_reg_1 => regacc_n_34,
      regacc_int_read_reg_2 => regacc_n_38,
      regacc_int_read_reg_3(23) => regacc_n_60,
      regacc_int_read_reg_3(22) => regacc_n_61,
      regacc_int_read_reg_3(21) => regacc_n_62,
      regacc_int_read_reg_3(20) => regacc_n_63,
      regacc_int_read_reg_3(19) => regacc_n_64,
      regacc_int_read_reg_3(18) => regacc_n_65,
      regacc_int_read_reg_3(17) => regacc_n_66,
      regacc_int_read_reg_3(16) => regacc_n_67,
      regacc_int_read_reg_3(15) => regacc_n_68,
      regacc_int_read_reg_3(14) => regacc_n_69,
      regacc_int_read_reg_3(13) => regacc_n_70,
      regacc_int_read_reg_3(12) => regacc_n_71,
      regacc_int_read_reg_3(11) => regacc_n_72,
      regacc_int_read_reg_3(10) => regacc_n_73,
      regacc_int_read_reg_3(9) => regacc_n_74,
      regacc_int_read_reg_3(8) => regacc_n_75,
      regacc_int_read_reg_3(7) => regacc_n_76,
      regacc_int_read_reg_3(6) => regacc_n_77,
      regacc_int_read_reg_3(5) => regacc_n_78,
      regacc_int_read_reg_3(4) => regacc_n_79,
      regacc_int_read_reg_3(3) => regacc_n_80,
      regacc_int_read_reg_3(2) => regacc_n_81,
      regacc_int_read_reg_3(1) => regacc_n_82,
      regacc_int_read_reg_3(0) => regacc_n_83,
      regacc_int_read_reg_4 => regacc_n_84,
      regacc_int_read_reg_5(1) => regacc_n_85,
      regacc_int_read_reg_5(0) => regacc_n_86,
      regacc_int_read_reg_6 => regacc_n_90,
      regacc_int_read_reg_7 => regacc_n_95,
      regacc_int_read_reg_8 => regacc_n_96,
      \regacc_pre2_addr_reg[0]_0\ => regacc_n_37,
      \regacc_pre2_addr_reg[11]_0\ => regacc_n_89,
      \regacc_pre2_addr_reg[11]_1\ => regacc_n_91,
      \regacc_pre2_addr_reg[1]_0\ => regacc_n_32,
      \regacc_pre2_addr_reg[1]_1\(0) => \testctrl_reg[1]_16\,
      \regacc_pre2_addr_reg[2]_0\ => regacc_n_33,
      \regacc_pre2_addr_reg[2]_1\(0) => regacc_n_35,
      \regacc_pre2_addr_reg[2]_2\ => regacc_n_36,
      \regacc_pre2_addr_reg[2]_3\(0) => \testctrl_reg[6]_0\,
      \regacc_pre2_addr_reg[2]_4\(0) => \testctrl_reg[7]_1\,
      \regacc_pre2_addr_reg[2]_5\(0) => regacc_n_41,
      \regacc_pre2_addr_reg[2]_6\(0) => \testctrl_reg[4]_2\,
      \regacc_pre2_addr_reg[2]_7\(0) => regacc_n_92,
      \regacc_pre2_addr_reg[2]_8\(0) => \testctrl_reg[3]_15\,
      \regacc_pre2_addr_reg[3]_0\ => regacc_n_31,
      \regacc_pre2_addr_reg[8]_0\(8 downto 0) => reg_int_addr(8 downto 0),
      \regacc_pre2_cnt_reg[0]_0\(0) => reg_int_cnt(0),
      \regacc_pre2_data_wr_reg[31]_0\(31 downto 0) => reg_int_data_wr(31 downto 0),
      regacc_read_o => regacc_read_o,
      regacc_write_o => regacc_write_o,
      \s_reg[wcksum][16]_0\(16 downto 0) => \regacc_aux_info[stat][checksum]\(16 downto 0),
      \tcp_ctrl_stat[base_seqno]\(18 downto 2) => \tcp_ctrl_stat[base_seqno]\(31 downto 15),
      \tcp_ctrl_stat[base_seqno]\(1) => \tcp_ctrl_stat[base_seqno]\(12),
      \tcp_ctrl_stat[base_seqno]\(0) => \tcp_ctrl_stat[base_seqno]\(3)
    );
tcp_buffer: entity work.top_block_fakernet_top_0_0_fnet_tcp_buffer
     port map (
      D(5) => \data_gen.test_data_gen_n_3\,
      D(4) => \data_gen.test_data_gen_n_4\,
      D(3) => \data_gen.test_data_gen_n_5\,
      D(2) => \data_gen.test_data_gen_n_6\,
      D(1) => \data_gen.test_data_gen_n_7\,
      D(0) => \data_gen.test_data_gen_n_8\,
      Q(12 downto 0) => \tcp_buf_stat[base_fill]\(14 downto 2),
      S(0) => tcp_ctrl_n_246,
      WEA(0) => tcp_buffer_n_29,
      \astat[filled]\(13 downto 0) => \tcp_state_stat[filled]\(14 downto 1),
      clk_in => clk_in,
      \data_port_a_addr_reg[11]_0\ => tcp_buffer_n_35,
      \data_port_a_addr_reg[12]_0\(12 downto 0) => data_port_a_addr(12 downto 0),
      \data_port_a_addr_reg[12]_1\ => tcp_buffer_n_30,
      \data_port_a_addr_reg[12]_2\ => tcp_buffer_n_34,
      \data_port_a_addr_reg[12]_3\ => tcp_buffer_n_36,
      \data_port_a_wdata_reg[31]_0\(31 downto 0) => data_port_a_wdata(31 downto 0),
      data_port_a_wr => data_port_a_wr,
      data_port_a_wr_reg_0(0) => tcp_buffer_n_15,
      data_port_a_wr_reg_1(0) => tcp_buffer_n_31,
      data_port_a_wr_reg_2(0) => tcp_buffer_n_32,
      data_port_a_wr_reg_3(0) => tcp_buffer_n_33,
      data_port_a_wr_reg_4(0) => tcp_buffer_n_37,
      data_pre_commit_reg_0 => lclreg_n_153,
      \data_pre_offset_reg[7]_0\(7) => \data_gen.test_data_gen_n_9\,
      \data_pre_offset_reg[7]_0\(6) => \data_gen.test_data_gen_n_10\,
      \data_pre_offset_reg[7]_0\(5) => \data_gen.test_data_gen_n_11\,
      \data_pre_offset_reg[7]_0\(4) => \data_gen.test_data_gen_n_12\,
      \data_pre_offset_reg[7]_0\(3) => \data_gen.test_data_gen_n_13\,
      \data_pre_offset_reg[7]_0\(2) => \data_gen.test_data_gen_n_14\,
      \data_pre_offset_reg[7]_0\(1) => \data_gen.test_data_gen_n_15\,
      \data_pre_offset_reg[7]_0\(0) => \data_gen.test_data_gen_n_16\,
      \data_pre_word_reg[31]_0\(31) => \data_gen.test_data_gen_n_17\,
      \data_pre_word_reg[31]_0\(30) => \data_gen.test_data_gen_n_18\,
      \data_pre_word_reg[31]_0\(29) => \data_gen.test_data_gen_n_19\,
      \data_pre_word_reg[31]_0\(28) => \data_gen.test_data_gen_n_20\,
      \data_pre_word_reg[31]_0\(27) => \data_gen.test_data_gen_n_21\,
      \data_pre_word_reg[31]_0\(26) => \data_gen.test_data_gen_n_22\,
      \data_pre_word_reg[31]_0\(25) => \data_gen.test_data_gen_n_23\,
      \data_pre_word_reg[31]_0\(24) => \data_gen.test_data_gen_n_24\,
      \data_pre_word_reg[31]_0\(23) => \data_gen.test_data_gen_n_25\,
      \data_pre_word_reg[31]_0\(22) => \data_gen.test_data_gen_n_26\,
      \data_pre_word_reg[31]_0\(21) => \data_gen.test_data_gen_n_27\,
      \data_pre_word_reg[31]_0\(20) => \data_gen.test_data_gen_n_28\,
      \data_pre_word_reg[31]_0\(19) => \data_gen.test_data_gen_n_29\,
      \data_pre_word_reg[31]_0\(18) => \data_gen.test_data_gen_n_30\,
      \data_pre_word_reg[31]_0\(17) => \data_gen.test_data_gen_n_31\,
      \data_pre_word_reg[31]_0\(16) => \data_gen.test_data_gen_n_32\,
      \data_pre_word_reg[31]_0\(15) => \data_gen.test_data_gen_n_33\,
      \data_pre_word_reg[31]_0\(14) => \data_gen.test_data_gen_n_34\,
      \data_pre_word_reg[31]_0\(13) => \data_gen.test_data_gen_n_35\,
      \data_pre_word_reg[31]_0\(12) => \data_gen.test_data_gen_n_36\,
      \data_pre_word_reg[31]_0\(11) => \data_gen.test_data_gen_n_37\,
      \data_pre_word_reg[31]_0\(10) => \data_gen.test_data_gen_n_38\,
      \data_pre_word_reg[31]_0\(9) => \data_gen.test_data_gen_n_39\,
      \data_pre_word_reg[31]_0\(8) => \data_gen.test_data_gen_n_40\,
      \data_pre_word_reg[31]_0\(7) => \data_gen.test_data_gen_n_41\,
      \data_pre_word_reg[31]_0\(6) => \data_gen.test_data_gen_n_42\,
      \data_pre_word_reg[31]_0\(5) => \data_gen.test_data_gen_n_43\,
      \data_pre_word_reg[31]_0\(4) => \data_gen.test_data_gen_n_44\,
      \data_pre_word_reg[31]_0\(3) => \data_gen.test_data_gen_n_45\,
      \data_pre_word_reg[31]_0\(2) => \data_gen.test_data_gen_n_46\,
      \data_pre_word_reg[31]_0\(1) => \data_gen.test_data_gen_n_47\,
      \data_pre_word_reg[31]_0\(0) => \data_gen.test_data_gen_n_48\,
      data_pre_write_reg_0 => lclreg_n_152,
      data_pst_free0 => data_pst_free0,
      data_pst_free30 => data_pst_free30,
      \rawregs_reg[3][8]\ => tcp_ctrl_n_245,
      \tcp_buf_stat[commit_overrun]\ => \tcp_buf_stat[commit_overrun]\,
      \tcp_buf_stat[write_overrun]\ => \tcp_buf_stat[write_overrun]\,
      \tcp_ctrl_stat[base_seqno]\(12 downto 0) => \tcp_ctrl_stat[base_seqno]\(14 downto 2),
      tcp_reset => \^tcp_reset\,
      user_data_free => \^user_data_free\
    );
tcp_ctrl: entity work.top_block_fakernet_top_0_0_fnet_tcp_control
     port map (
      CO(0) => leqOp_1,
      D(15 downto 12) => \^l\(15 downto 12),
      D(11) => \^word_prev1_reg[11]__0\,
      D(10) => \^word_prev1_reg[10]__0\,
      D(9) => \^word_prev1_reg[9]__0\,
      D(8) => \^word_prev1_reg[8]__0\,
      D(7) => \^word_prev1_reg[7]__0\,
      D(6) => \^word_prev1_reg[6]__0\,
      D(5) => \^word_prev1_reg[5]__0\,
      D(4) => \^word_prev1_reg[4]__0\,
      D(3) => \^word_prev1_reg[3]__0\,
      D(2) => \^word_prev1_reg[2]\,
      D(1) => \^word_prev1_reg[1]__0\,
      D(0) => \^word_prev1_reg[0]__0\,
      E(0) => in_sm_n_221,
      \FSM_onehot_s_reg[state][37]\(16) => tcp_ctrl_n_189,
      \FSM_onehot_s_reg[state][37]\(15) => tcp_ctrl_n_190,
      \FSM_onehot_s_reg[state][37]\(14) => tcp_ctrl_n_191,
      \FSM_onehot_s_reg[state][37]\(13) => tcp_ctrl_n_192,
      \FSM_onehot_s_reg[state][37]\(12) => tcp_ctrl_n_193,
      \FSM_onehot_s_reg[state][37]\(11) => tcp_ctrl_n_194,
      \FSM_onehot_s_reg[state][37]\(10) => tcp_ctrl_n_195,
      \FSM_onehot_s_reg[state][37]\(9) => tcp_ctrl_n_196,
      \FSM_onehot_s_reg[state][37]\(8) => tcp_ctrl_n_197,
      \FSM_onehot_s_reg[state][37]\(7) => tcp_ctrl_n_198,
      \FSM_onehot_s_reg[state][37]\(6) => tcp_ctrl_n_199,
      \FSM_onehot_s_reg[state][37]\(5) => tcp_ctrl_n_200,
      \FSM_onehot_s_reg[state][37]\(4) => tcp_ctrl_n_201,
      \FSM_onehot_s_reg[state][37]\(3) => tcp_ctrl_n_202,
      \FSM_onehot_s_reg[state][37]\(2) => tcp_ctrl_n_203,
      \FSM_onehot_s_reg[state][37]\(1) => tcp_ctrl_n_204,
      \FSM_onehot_s_reg[state][37]\(0) => tcp_ctrl_n_205,
      \FSM_sequential_s_stat_reg[conn_state][0]_0\(0) => \s_stat[conn_state]__0\(0),
      \FSM_sequential_s_stat_reg[conn_state][1]_0\ => tcp_ctrl_n_48,
      \FSM_sequential_s_stat_reg[conn_state][1]_1\ => tcp_ctrl_n_121,
      Q(1 downto 0) => \^stat[conn_state]\(1 downto 0),
      S(0) => in_sm_n_99,
      \astat[cur_off]\(15 downto 0) => \tcp_state_stat[cur_off]\(15 downto 0),
      \astat[filled]\(13 downto 0) => \tcp_state_stat[filled]\(14 downto 1),
      \astat[unsent]\(14 downto 0) => \tcp_state_stat[unsent]\(14 downto 0),
      \base_fill_reg[13]\(14) => tcp_ctrl_n_103,
      \base_fill_reg[13]\(13) => tcp_ctrl_n_104,
      \base_fill_reg[13]\(12) => tcp_ctrl_n_105,
      \base_fill_reg[13]\(11) => tcp_ctrl_n_106,
      \base_fill_reg[13]\(10) => tcp_ctrl_n_107,
      \base_fill_reg[13]\(9) => tcp_ctrl_n_108,
      \base_fill_reg[13]\(8) => tcp_ctrl_n_109,
      \base_fill_reg[13]\(7) => tcp_ctrl_n_110,
      \base_fill_reg[13]\(6) => tcp_ctrl_n_111,
      \base_fill_reg[13]\(5) => tcp_ctrl_n_112,
      \base_fill_reg[13]\(4) => tcp_ctrl_n_113,
      \base_fill_reg[13]\(3) => tcp_ctrl_n_114,
      \base_fill_reg[13]\(2) => tcp_ctrl_n_115,
      \base_fill_reg[13]\(1) => tcp_ctrl_n_116,
      \base_fill_reg[13]\(0) => tcp_ctrl_n_117,
      clk_in => clk_in,
      cur_tcp_prep => cur_tcp_prep,
      data_pst_free0 => data_pst_free0,
      data_pst_free30 => data_pst_free30,
      data_pst_free_reg(0) => tc_do_lcl_datagen,
      in61(16 downto 0) => in61(16 downto 0),
      \info_counts_reg[abort_repeat]_0\ => in_sm_n_223,
      \info_counts_reg[b_ip0123][0]\ => tcp_ctrl_n_185,
      \info_counts_reg[b_ip0123][1]\ => tcp_ctrl_n_171,
      \info_counts_reg[did_keepalive]_0\ => preptcp_n_69,
      \info_counts_reg[did_repeat]_0\ => preptcp_n_68,
      \info_counts_reg[same_ack]_0\ => in_sm_n_220,
      \info_counts_reg[twice_same_ack]_0\ => in_sm_n_219,
      is_w_le_tcp_stat_max_sent_lo_reg(7) => in_sm_n_134,
      is_w_le_tcp_stat_max_sent_lo_reg(6) => in_sm_n_135,
      is_w_le_tcp_stat_max_sent_lo_reg(5) => in_sm_n_136,
      is_w_le_tcp_stat_max_sent_lo_reg(4) => in_sm_n_137,
      is_w_le_tcp_stat_max_sent_lo_reg(3) => in_sm_n_138,
      is_w_le_tcp_stat_max_sent_lo_reg(2) => in_sm_n_139,
      is_w_le_tcp_stat_max_sent_lo_reg(1) => in_sm_n_140,
      is_w_le_tcp_stat_max_sent_lo_reg(0) => in_sm_n_141,
      meas_rtt_reg_0 => tcp_ctrl_n_56,
      \need_keepalive_reg[1]_0\ => \info_counts_reg[timeout_tick]\,
      need_repeat_reg_0 => tcp_ctrl_n_57,
      \packet_done[done]\ => \packet_done[done]\,
      \packet_done[keepalive]\ => \packet_done[keepalive]\,
      \packet_done[payload_limited]\ => \packet_done[payload_limited]\,
      \packet_done[repeated]\ => \packet_done[repeated]\,
      \packet_req[discard_cur_prepare]\ => \packet_req[discard_cur_prepare]\,
      \packet_req[send_data]\ => \packet_req[send_data]\,
      \packet_req[send_keepalive]\ => \packet_req[send_keepalive]\,
      \packet_req[send_repeat]\ => \packet_req[send_repeat]\,
      \packet_req[send_small]\ => \packet_req[send_small]\,
      \packet_req[send_syn]\ => \packet_req[send_syn]\,
      \packet_req_reg[discard_cur_prepare]_0\(0) => eqOp15_in,
      \packet_req_reg[send_data]_0\ => \packet_req_reg[send_data]\,
      \packet_req_reg[send_syn]_0\ => tcp_ctrl_n_188,
      \ram_tcp_prep2[0][stat][hasdata]\ => \ram_tcp_prep2[0][stat][hasdata]\,
      \ram_tcp_prep2[1][stat][hasdata]\ => \ram_tcp_prep2[1][stat][hasdata]\,
      \rawregs_reg[3][0]\ => tcp_ctrl_n_184,
      \rawregs_reg[3][10]\ => tcp_ctrl_n_155,
      \rawregs_reg[3][11]\ => tcp_ctrl_n_154,
      \rawregs_reg[3][1]\ => tcp_ctrl_n_183,
      \rawregs_reg[3][2]\ => tcp_ctrl_n_169,
      \rawregs_reg[3][4]\ => tcp_ctrl_n_167,
      \rawregs_reg[3][6]\ => tcp_ctrl_n_163,
      \rawregs_reg[3][7]\ => tcp_ctrl_n_161,
      \rawregs_reg[3][8]\ => tcp_ctrl_n_159,
      \rawregs_reg[3][9]\ => tcp_ctrl_n_157,
      \rawregs_reg[3]_11\(12 downto 11) => \rawregs_reg[3]_11\(14 downto 13),
      \rawregs_reg[3]_11\(10 downto 3) => \rawregs_reg[3]_11\(11 downto 4),
      \rawregs_reg[3]_11\(2 downto 0) => \rawregs_reg[3]_11\(2 downto 0),
      \rawregs_reg[4][14]\(12 downto 0) => \tcp_buf_stat[base_fill]\(14 downto 2),
      \reg_data_rd[1]_i_2\(1) => in_sm_n_332,
      \reg_data_rd[1]_i_2\(0) => in_sm_n_333,
      \reg_data_rd[1]_i_2_0\(1 downto 0) => \rawregs_reg[8]_14\(1 downto 0),
      \reg_data_rd_reg[14]_i_7_0\(13 downto 0) => \rawregs_reg[5]_13\(14 downto 1),
      \reg_data_rd_reg[14]_i_7_1\(13 downto 0) => \rawregs_reg[4]_12\(14 downto 1),
      \reg_data_rd_reg[5]\(2 downto 0) => reg_int_addr(2 downto 0),
      \regacc_pre2_addr_reg[2]\ => tcp_ctrl_n_149,
      \regacc_pre2_addr_reg[2]_0\ => tcp_ctrl_n_151,
      \regacc_pre2_addr_reg[2]_1\ => tcp_ctrl_n_165,
      \rtt_count_meas_reg[2]_0\ => preptcp_n_56,
      \rtt_counter_reg[12]_0\(0) => in_sm_n_218,
      \rtt_small_counter_reg[10]_0\(0) => preptcp_n_67,
      \s_reg[cur_address][0]\(3) => preptcp_n_2,
      \s_reg[cur_address][0]\(2) => preptcp_n_3,
      \s_reg[cur_address][0]\(1) => preptcp_n_4,
      \s_reg[cur_address][0]\(0) => \a[reset]\,
      \s_reg[repeat]\ => tcp_ctrl_n_214,
      \s_reg[seqno_hi_next]\ => in_sm_n_194,
      \s_reg[seqno_hi_same]\ => in_sm_n_193,
      \s_reg[seqno_hi_same]_0\(12 downto 0) => w(15 downto 3),
      \s_stat[max_sent]\ => \s_stat[max_sent]\,
      \s_stat_reg[base_seqno][0]_0\ => tcp_ctrl_n_245,
      \s_stat_reg[base_seqno][12]_0\ => tcp_ctrl_n_212,
      \s_stat_reg[base_seqno][14]_0\ => tcp_ctrl_n_213,
      \s_stat_reg[base_seqno][15]_0\(7) => tcp_ctrl_n_122,
      \s_stat_reg[base_seqno][15]_0\(6) => tcp_ctrl_n_123,
      \s_stat_reg[base_seqno][15]_0\(5) => tcp_ctrl_n_124,
      \s_stat_reg[base_seqno][15]_0\(4) => tcp_ctrl_n_125,
      \s_stat_reg[base_seqno][15]_0\(3) => tcp_ctrl_n_126,
      \s_stat_reg[base_seqno][15]_0\(2) => tcp_ctrl_n_127,
      \s_stat_reg[base_seqno][15]_0\(1) => tcp_ctrl_n_128,
      \s_stat_reg[base_seqno][15]_0\(0) => tcp_ctrl_n_129,
      \s_stat_reg[base_seqno][16]_0\(0) => tcp_ctrl_n_186,
      \s_stat_reg[base_seqno][16]_1\ => tcp_ctrl_n_206,
      \s_stat_reg[base_seqno][1]_0\(0) => tcp_ctrl_n_246,
      \s_stat_reg[base_seqno][21]_0\ => tcp_ctrl_n_132,
      \s_stat_reg[base_seqno][28]_0\ => in_sm_n_222,
      \s_stat_reg[base_seqno][29]_0\(12 downto 4) => \tcp_state_stat[base_seqno_hi_plus_1]\(15 downto 7),
      \s_stat_reg[base_seqno][29]_0\(3 downto 0) => \tcp_state_stat[base_seqno_hi_plus_1]\(5 downto 2),
      \s_stat_reg[base_seqno][2]_0\ => tcp_ctrl_n_207,
      \s_stat_reg[base_seqno][2]_1\ => in_sm_n_215,
      \s_stat_reg[base_seqno][3]_0\ => tcp_ctrl_n_208,
      \s_stat_reg[base_seqno][4]_0\ => tcp_ctrl_n_209,
      \s_stat_reg[base_seqno][5]_0\ => tcp_ctrl_n_210,
      \s_stat_reg[base_seqno][6]_0\ => tcp_ctrl_n_211,
      \s_stat_reg[max_sent][15]_0\ => tcp_ctrl_n_187,
      \s_stat_reg[max_sent][15]_1\(10) => tcp_ctrl_n_232,
      \s_stat_reg[max_sent][15]_1\(9) => tcp_ctrl_n_233,
      \s_stat_reg[max_sent][15]_1\(8) => tcp_ctrl_n_234,
      \s_stat_reg[max_sent][15]_1\(7) => tcp_ctrl_n_235,
      \s_stat_reg[max_sent][15]_1\(6) => tcp_ctrl_n_236,
      \s_stat_reg[max_sent][15]_1\(5) => tcp_ctrl_n_237,
      \s_stat_reg[max_sent][15]_1\(4) => tcp_ctrl_n_238,
      \s_stat_reg[max_sent][15]_1\(3) => tcp_ctrl_n_239,
      \s_stat_reg[max_sent][15]_1\(2) => tcp_ctrl_n_240,
      \s_stat_reg[max_sent][15]_1\(1) => tcp_ctrl_n_241,
      \s_stat_reg[max_sent][15]_1\(0) => tcp_ctrl_n_242,
      \s_stat_reg[max_sent][16]_0\ => tcp_ctrl_n_69,
      \s_stat_reg[max_sent][16]_1\(16 downto 0) => \tcp_ctrl_stat[max_sent]\(16 downto 0),
      \s_stat_reg[max_sent][16]_2\(16 downto 0) => \packet_done[cur_address]\(16 downto 0),
      \s_stat_reg[rtt_est][11]_0\(9 downto 0) => \tcp_ctrl_stat[rtt_est]\(11 downto 2),
      \s_stat_reg[rtt_trip][10]_0\ => tcp_ctrl_n_156,
      \s_stat_reg[rtt_trip][11]_0\ => tcp_ctrl_n_153,
      \s_stat_reg[rtt_trip][12]_0\ => tcp_ctrl_n_152,
      \s_stat_reg[rtt_trip][16]_0\(2 downto 1) => \tcp_ctrl_stat[rtt_trip]\(16 downto 15),
      \s_stat_reg[rtt_trip][16]_0\(0) => \tcp_ctrl_stat[rtt_trip]\(0),
      \s_stat_reg[rtt_trip][1]_0\ => tcp_ctrl_n_182,
      \s_stat_reg[rtt_trip][2]_0\ => tcp_ctrl_n_170,
      \s_stat_reg[rtt_trip][3]_0\ => tcp_ctrl_n_168,
      \s_stat_reg[rtt_trip][4]_0\ => tcp_ctrl_n_166,
      \s_stat_reg[rtt_trip][6]_0\ => tcp_ctrl_n_164,
      \s_stat_reg[rtt_trip][7]_0\ => tcp_ctrl_n_162,
      \s_stat_reg[rtt_trip][8]_0\ => tcp_ctrl_n_160,
      \s_stat_reg[rtt_trip][9]_0\ => tcp_ctrl_n_158,
      \s_stat_reg[same_ack][0]_0\ => in_sm_n_216,
      \s_stat_reg[window_sz][15]_0\(0) => \tcp_ctrl_stat[window_sz]\(15),
      \s_stat_reg[window_sz][15]_1\(16 downto 0) => xx_window_left(16 downto 0),
      \s_stat_reg[window_sz][15]_2\(14) => lclreg_n_38,
      \s_stat_reg[window_sz][15]_2\(13) => lclreg_n_39,
      \s_stat_reg[window_sz][15]_2\(12) => lclreg_n_40,
      \s_stat_reg[window_sz][15]_2\(11) => lclreg_n_41,
      \s_stat_reg[window_sz][15]_2\(10) => lclreg_n_42,
      \s_stat_reg[window_sz][15]_2\(9) => lclreg_n_43,
      \s_stat_reg[window_sz][15]_2\(8) => lclreg_n_44,
      \s_stat_reg[window_sz][15]_2\(7) => lclreg_n_45,
      \s_stat_reg[window_sz][15]_2\(6) => lclreg_n_46,
      \s_stat_reg[window_sz][15]_2\(5) => lclreg_n_47,
      \s_stat_reg[window_sz][15]_2\(4) => lclreg_n_48,
      \s_stat_reg[window_sz][15]_2\(3) => lclreg_n_49,
      \s_stat_reg[window_sz][15]_2\(2) => lclreg_n_50,
      \s_stat_reg[window_sz][15]_2\(1) => lclreg_n_51,
      \s_stat_reg[window_sz][15]_2\(0) => lclreg_n_52,
      slow_counter_tick => slow_counter_tick,
      \tcp_ctrl_recv[ack_seqno]\(16 downto 0) => \tcp_ctrl_recv[ack_seqno]\(16 downto 0),
      \tcp_ctrl_recv[got_ack]\ => \tcp_ctrl_recv[got_ack]\,
      \tcp_ctrl_recv[got_syn]\ => \tcp_ctrl_recv[got_syn]\,
      \tcp_ctrl_stat[base_seqno]\(31 downto 0) => \tcp_ctrl_stat[base_seqno]\(31 downto 0),
      \tcp_ctrl_stat[same_ack]\(1 downto 0) => \tcp_ctrl_stat[same_ack]\(1 downto 0),
      tcp_reset => \^tcp_reset\,
      \ts_info_counts[abort_repeat]\ => \ts_info_counts[abort_repeat]\,
      \ts_info_counts[connect]\ => \ts_info_counts[connect]\,
      \ts_info_counts[did_keepalive]\ => \ts_info_counts[did_keepalive]\,
      \ts_info_counts[did_repeat]\ => \ts_info_counts[did_repeat]\,
      \ts_info_counts[got_ack]\ => \ts_info_counts[got_ack]\,
      \ts_info_counts[got_meas_rtt]\ => \ts_info_counts[got_meas_rtt]\,
      \ts_info_counts[got_syn]\ => \ts_info_counts[got_syn]\,
      \ts_info_counts[new_rtt_est]\ => \ts_info_counts[new_rtt_est]\,
      \ts_info_counts[same_ack]\ => \ts_info_counts[same_ack]\,
      \ts_info_counts[start_meas_rtt]\ => \ts_info_counts[start_meas_rtt]\,
      \ts_info_counts[twice_same_ack]\ => \ts_info_counts[twice_same_ack]\,
      \w_reg[15]\ => tcp_ctrl_n_130,
      \w_reg[15]_0\ => tcp_ctrl_n_131,
      \x_window_left_reg[16]\(0) => preptcp_n_92,
      \x_window_left_reg[7]\ => preptcp_n_90,
      \x_window_left_reg[7]_0\(0) => preptcp_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_efb_common_top is
  port (
    regacc_write_o : out STD_LOGIC;
    regacc_read_o : out STD_LOGIC;
    eth_rstn : out STD_LOGIC;
    tcp_reset : out STD_LOGIC;
    led : out STD_LOGIC_VECTOR ( 2 downto 0 );
    led_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_b : out STD_LOGIC_VECTOR ( 2 downto 0 );
    regacc_addr_o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    regacc_data_wr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_data_free : out STD_LOGIC;
    \reg_word_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_ena : out STD_LOGIC;
    \word_prev1_reg[15]__0\ : in STD_LOGIC;
    clk_in : in STD_LOGIC;
    \word_prev1_reg[14]__0\ : in STD_LOGIC;
    \word_prev1_reg[13]__0\ : in STD_LOGIC;
    \word_prev1_reg[12]__0\ : in STD_LOGIC;
    \word_prev1_reg[11]__0\ : in STD_LOGIC;
    \word_prev1_reg[10]__0\ : in STD_LOGIC;
    \word_prev1_reg[9]__0\ : in STD_LOGIC;
    \word_prev1_reg[8]__0\ : in STD_LOGIC;
    \word_prev1_reg[7]__0\ : in STD_LOGIC;
    \word_prev1_reg[6]__0\ : in STD_LOGIC;
    \word_prev1_reg[5]__0\ : in STD_LOGIC;
    \word_prev1_reg[4]__0\ : in STD_LOGIC;
    \word_prev1_reg[3]__0\ : in STD_LOGIC;
    \word_prev1_reg[1]__0\ : in STD_LOGIC;
    \word_prev1_reg[0]__0\ : in STD_LOGIC;
    clk25_in : in STD_LOGIC;
    ja2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_got_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    regacc_done_i : in STD_LOGIC;
    regacc_data_rd_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_ena_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_out_has : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_efb_common_top : entity is "efb_common_top";
end top_block_fakernet_top_0_0_efb_common_top;

architecture STRUCTURE of top_block_fakernet_top_0_0_efb_common_top is
  signal cycle_count_next : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \cycle_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[9]\ : STD_LOGIC;
  signal cycle_count_wrap : STD_LOGIC_VECTOR ( 21 to 21 );
  signal dna_get_n_27 : STD_LOGIC;
  signal dna_get_n_28 : STD_LOGIC;
  signal dna_get_n_29 : STD_LOGIC;
  signal dna_get_n_30 : STD_LOGIC;
  signal dna_get_n_31 : STD_LOGIC;
  signal dna_get_n_32 : STD_LOGIC;
  signal dna_get_n_33 : STD_LOGIC;
  signal dna_get_n_34 : STD_LOGIC;
  signal dna_get_n_38 : STD_LOGIC;
  signal dna_get_n_39 : STD_LOGIC;
  signal dna_get_n_40 : STD_LOGIC;
  signal dna_get_n_41 : STD_LOGIC;
  signal dna_get_n_42 : STD_LOGIC;
  signal dna_get_n_43 : STD_LOGIC;
  signal dna_get_n_44 : STD_LOGIC;
  signal dna_get_n_45 : STD_LOGIC;
  signal dna_get_n_46 : STD_LOGIC;
  signal dna_get_n_47 : STD_LOGIC;
  signal \dp_ram_pkt_gen[port_a][o][wr]\ : STD_LOGIC;
  signal drive_lfsr : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eth_rstn0 : STD_LOGIC;
  signal fakernet_n_10 : STD_LOGIC;
  signal fakernet_n_11 : STD_LOGIC;
  signal fakernet_n_12 : STD_LOGIC;
  signal fakernet_n_13 : STD_LOGIC;
  signal fakernet_n_14 : STD_LOGIC;
  signal fakernet_n_17 : STD_LOGIC;
  signal fakernet_n_30 : STD_LOGIC;
  signal fakernet_n_31 : STD_LOGIC;
  signal fakernet_n_34 : STD_LOGIC;
  signal fakernet_n_39 : STD_LOGIC;
  signal fakernet_n_4 : STD_LOGIC;
  signal fakernet_n_40 : STD_LOGIC;
  signal fakernet_n_42 : STD_LOGIC;
  signal fakernet_n_43 : STD_LOGIC;
  signal fakernet_n_44 : STD_LOGIC;
  signal fakernet_n_45 : STD_LOGIC;
  signal fakernet_n_46 : STD_LOGIC;
  signal fakernet_n_47 : STD_LOGIC;
  signal fakernet_n_48 : STD_LOGIC;
  signal fakernet_n_49 : STD_LOGIC;
  signal fakernet_n_5 : STD_LOGIC;
  signal fakernet_n_50 : STD_LOGIC;
  signal fakernet_n_51 : STD_LOGIC;
  signal fakernet_n_52 : STD_LOGIC;
  signal fakernet_n_53 : STD_LOGIC;
  signal fakernet_n_54 : STD_LOGIC;
  signal fakernet_n_55 : STD_LOGIC;
  signal fakernet_n_56 : STD_LOGIC;
  signal fakernet_n_57 : STD_LOGIC;
  signal fakernet_n_58 : STD_LOGIC;
  signal fakernet_n_59 : STD_LOGIC;
  signal fakernet_n_6 : STD_LOGIC;
  signal fakernet_n_60 : STD_LOGIC;
  signal fakernet_n_61 : STD_LOGIC;
  signal fakernet_n_7 : STD_LOGIC;
  signal fakernet_n_8 : STD_LOGIC;
  signal fakernet_n_9 : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_10\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_11\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_12\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_13\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_8\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__1_n_9\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__2_n_13\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__2_n_14\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__2_n_15\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i___42_carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i___42_carry_n_9\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_10\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_11\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_12\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_13\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___95_carry__1_n_9\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i___95_carry_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \i___42_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___95_carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \in_sm/L\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \in_sm/eqOp29_out\ : STD_LOGIC;
  signal \in_sm/eqOp31_out\ : STD_LOGIC;
  signal \in_sm/eqOp33_out\ : STD_LOGIC;
  signal \led_b_ppl_reg_n_0_[0]\ : STD_LOGIC;
  signal \led_b_ppl_reg_n_0_[1]\ : STD_LOGIC;
  signal \led_b_ppl_reg_n_0_[2]\ : STD_LOGIC;
  signal \led_g_ppl_reg_n_0_[0]\ : STD_LOGIC;
  signal \led_g_ppl_reg_n_0_[1]\ : STD_LOGIC;
  signal \led_g_ppl_reg_n_0_[2]\ : STD_LOGIC;
  signal \led_g_ppl_reg_n_0_[3]\ : STD_LOGIC;
  signal \led_ppl_reg_n_0_[0]\ : STD_LOGIC;
  signal \led_ppl_reg_n_0_[1]\ : STD_LOGIC;
  signal \led_ppl_reg_n_0_[2]\ : STD_LOGIC;
  signal \led_r_ppl[3]_i_1_n_0\ : STD_LOGIC;
  signal \led_r_ppl_reg_n_0_[0]\ : STD_LOGIC;
  signal \led_r_ppl_reg_n_0_[1]\ : STD_LOGIC;
  signal \led_r_ppl_reg_n_0_[2]\ : STD_LOGIC;
  signal \led_r_ppl_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_info[udp_idp]\ : STD_LOGIC;
  signal \out_pl/pick_prev\ : STD_LOGIC;
  signal \out_pl/reg1_word\ : STD_LOGIC;
  signal out_r_taken : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal packet_counter_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \packet_req[send_data]_i_1_n_0\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \phy_reset_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \pkt_gen/data\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pkt_gen/p_0_in26_in\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \ram_pkt_gen[stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regacc[cons][clear_hasdata]\ : STD_LOGIC;
  signal \ram_udp_regidp[stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres[0][prod2][set_again]\ : STD_LOGIC;
  signal \ram_udp_regres[0][stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres[1][prod2][set_again]\ : STD_LOGIC;
  signal \ram_udp_regres[1][stat][hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres_cons_tmp[0][clear_hasdata]\ : STD_LOGIC;
  signal \ram_udp_regres_cons_tmp[1][clear_hasdata]\ : STD_LOGIC;
  signal \regacc_aux_info[stat][reg_ch]\ : STD_LOGIC;
  signal \regacc_aux_info[stat][reg_idp]\ : STD_LOGIC;
  signal rgb_counter_reg : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \rgb_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rgb_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rgb_led_info1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rgb_led_info2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rgb_led_info2_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_4\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \rgb_led_info2_reg[10]_i_4_n_7\ : STD_LOGIC;
  signal rgb_led_info3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rgb_led_stretch : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \s_stat[hasdata]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1__2_n_0\ : STD_LOGIC;
  signal \s_stat[hasdata]_i_1_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \slow_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal slow_counter_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal slow_counter_tick : STD_LOGIC;
  signal slow_counter_tick_i_1_n_0 : STD_LOGIC;
  signal slow_counter_tick_i_2_n_0 : STD_LOGIC;
  signal \tcp_ctrl_stat[conn_state]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal timeout_counter_reg : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal timeout_counter_tick_i_2_n_0 : STD_LOGIC;
  signal timeout_counter_tick_i_3_n_0 : STD_LOGIC;
  signal timeout_counter_tick_i_4_n_0 : STD_LOGIC;
  signal timeout_counter_tick_i_5_n_0 : STD_LOGIC;
  signal timeout_counter_tick_i_6_n_0 : STD_LOGIC;
  signal timeout_counter_tick_i_7_n_0 : STD_LOGIC;
  signal timeout_counter_tick_reg_n_0 : STD_LOGIC;
  signal \NLW_i_/i_/i___42_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_/i_/i___42_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i_/i_/i___95_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_i_/i_/i___95_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rgb_led_info2_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rgb_led_info2_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_rgb_led_info2_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i___42_carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___42_carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___42_carry__1\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___42_carry__2\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___95_carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___95_carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i___95_carry__1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \packet_counter[0]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \packet_counter[1]_i_1\ : label is "soft_lutpair572";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \slow_counter[0]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \slow_counter[1]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \slow_counter[2]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \slow_counter[3]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \slow_counter[4]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of slow_counter_tick_i_2 : label is "soft_lutpair573";
begin
\cycle_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_15\,
      Q => \cycle_count_reg_n_0_[0]\,
      R => '0'
    );
\cycle_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_13\,
      Q => \cycle_count_reg_n_0_[10]\,
      R => '0'
    );
\cycle_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_12\,
      Q => \cycle_count_reg_n_0_[11]\,
      R => '0'
    );
\cycle_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_11\,
      Q => \cycle_count_reg_n_0_[12]\,
      R => '0'
    );
\cycle_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_10\,
      Q => \cycle_count_reg_n_0_[13]\,
      R => '0'
    );
\cycle_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_9\,
      Q => \cycle_count_reg_n_0_[14]\,
      R => '0'
    );
\cycle_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_8\,
      Q => \cycle_count_reg_n_0_[15]\,
      R => '0'
    );
\cycle_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_15\,
      Q => \cycle_count_reg_n_0_[16]\,
      R => '0'
    );
\cycle_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_14\,
      Q => \cycle_count_reg_n_0_[17]\,
      R => '0'
    );
\cycle_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_13\,
      Q => \cycle_count_reg_n_0_[18]\,
      R => '0'
    );
\cycle_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_12\,
      Q => \cycle_count_reg_n_0_[19]\,
      R => '0'
    );
\cycle_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_14\,
      Q => \cycle_count_reg_n_0_[1]\,
      R => '0'
    );
\cycle_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_11\,
      Q => \cycle_count_reg_n_0_[20]\,
      R => '0'
    );
\cycle_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__1_n_10\,
      Q => \cycle_count_reg_n_0_[21]\,
      R => '0'
    );
\cycle_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_13\,
      Q => \cycle_count_reg_n_0_[2]\,
      R => '0'
    );
\cycle_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_12\,
      Q => \cycle_count_reg_n_0_[3]\,
      R => '0'
    );
\cycle_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_11\,
      Q => \cycle_count_reg_n_0_[4]\,
      R => '0'
    );
\cycle_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_10\,
      Q => \cycle_count_reg_n_0_[5]\,
      R => '0'
    );
\cycle_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_9\,
      Q => \cycle_count_reg_n_0_[6]\,
      R => '0'
    );
\cycle_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry_n_8\,
      Q => \cycle_count_reg_n_0_[7]\,
      R => '0'
    );
\cycle_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_15\,
      Q => \cycle_count_reg_n_0_[8]\,
      R => '0'
    );
\cycle_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i__carry__0_n_14\,
      Q => \cycle_count_reg_n_0_[9]\,
      R => '0'
    );
dna_get: entity work.top_block_fakernet_top_0_0_efb_xilinx_dna_port
     port map (
      L(15 downto 12) => \in_sm/L\(15 downto 12),
      Q(26 downto 16) => shift_reg(37 downto 27),
      Q(15 downto 6) => shift_reg(21 downto 12),
      Q(5 downto 0) => shift_reg(5 downto 0),
      \actual_wdata[8]_i_13\ => fakernet_n_30,
      \actual_wdata_reg[10]\ => fakernet_n_54,
      \actual_wdata_reg[10]_0\ => fakernet_n_53,
      \actual_wdata_reg[10]_1\ => fakernet_n_31,
      \actual_wdata_reg[11]\ => fakernet_n_55,
      \actual_wdata_reg[12]\ => fakernet_n_56,
      \actual_wdata_reg[13]\ => fakernet_n_57,
      \actual_wdata_reg[14]\ => fakernet_n_58,
      \actual_wdata_reg[15]\ => fakernet_n_59,
      clk25_in => clk25_in,
      eqOp29_out => \in_sm/eqOp29_out\,
      eqOp31_out => \in_sm/eqOp31_out\,
      eqOp33_out => \in_sm/eqOp33_out\,
      is_our_mac01_reg => fakernet_n_60,
      is_our_mac01_reg_0 => fakernet_n_14,
      is_our_mac01_reg_1 => fakernet_n_17,
      is_our_mac01_reg_2 => fakernet_n_13,
      is_our_mac01_reg_3 => fakernet_n_12,
      is_our_mac01_reg_4 => fakernet_n_10,
      is_our_mac01_reg_5 => fakernet_n_11,
      is_our_mac23_reg => fakernet_n_61,
      is_our_mac23_reg_0 => fakernet_n_39,
      is_our_mac23_reg_1 => fakernet_n_6,
      is_our_mac23_reg_2 => fakernet_n_4,
      is_our_mac23_reg_3 => fakernet_n_5,
      is_our_mac45_reg => fakernet_n_34,
      is_our_mac45_reg_0 => fakernet_n_9,
      is_our_mac45_reg_1 => fakernet_n_8,
      is_our_mac45_reg_2 => fakernet_n_7,
      \mux_value_p2_reg[15]\(2 downto 0) => \pkt_gen/data\(2 downto 0),
      \shift_reg_reg[0]_0\ => dna_get_n_47,
      \shift_reg_reg[1]_0\ => dna_get_n_46,
      \shift_reg_reg[20]_0\ => dna_get_n_34,
      \shift_reg_reg[21]_0\ => dna_get_n_33,
      \shift_reg_reg[2]_0\ => dna_get_n_45,
      \shift_reg_reg[36]_0\ => dna_get_n_27,
      \shift_reg_reg[36]_1\ => dna_get_n_43,
      \shift_reg_reg[37]_0\ => dna_get_n_28,
      \shift_reg_reg[37]_1\ => dna_get_n_42,
      \shift_reg_reg[38]_0\ => dna_get_n_29,
      \shift_reg_reg[38]_1\ => dna_get_n_41,
      \shift_reg_reg[39]_0\ => dna_get_n_30,
      \shift_reg_reg[39]_1\ => dna_get_n_40,
      \shift_reg_reg[3]_0\ => dna_get_n_44,
      \shift_reg_reg[40]_0\ => dna_get_n_31,
      \shift_reg_reg[40]_1\ => dna_get_n_39,
      \shift_reg_reg[41]__0_0\ => dna_get_n_32,
      \shift_reg_reg[41]__0_1\ => dna_get_n_38
    );
eth_rstn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => p_0_in2_in,
      O => eth_rstn0
    );
eth_rstn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => eth_rstn0,
      Q => eth_rstn,
      R => '0'
    );
fakernet: entity work.top_block_fakernet_top_0_0_fakernet_module
     port map (
      D(10 downto 0) => rgb_led_info1(10 downto 0),
      E(0) => drive_lfsr,
      \FSM_sequential_s_reg[state][1]_rep__0\ => fakernet_n_31,
      \FSM_sequential_s_reg[state][1]_rep__0_0\ => fakernet_n_53,
      \FSM_sequential_s_reg[state][5]_rep\ => fakernet_n_30,
      L(15 downto 12) => \in_sm/L\(15 downto 12),
      O(0) => cycle_count_next(21),
      Q(0) => Q(0),
      \actual_wdata[8]_i_5\ => dna_get_n_34,
      \actual_wdata_reg[10]\ => dna_get_n_27,
      \actual_wdata_reg[11]\ => dna_get_n_28,
      \actual_wdata_reg[12]\ => dna_get_n_29,
      \actual_wdata_reg[13]\ => dna_get_n_30,
      \actual_wdata_reg[14]\ => dna_get_n_31,
      \actual_wdata_reg[15]\ => dna_get_n_32,
      \actual_wdata_reg[9]\ => dna_get_n_33,
      clk_in => clk_in,
      \cmd_p1_reg[18]\(2 downto 0) => \pkt_gen/data\(2 downto 0),
      \cmd_p2_reg[7]\(0) => \pkt_gen/p_0_in26_in\,
      \cycle_count_reg[21]\ => fakernet_n_40,
      \cycle_count_reg[21]_0\ => fakernet_n_42,
      \cycle_count_reg[21]_1\ => fakernet_n_44,
      \cycle_count_reg[21]_2\ => fakernet_n_45,
      \cycle_count_reg[21]_3\ => fakernet_n_46,
      \cycle_count_reg[21]_4\ => fakernet_n_47,
      \cycle_count_reg[21]_5\ => fakernet_n_48,
      \cycle_count_reg[21]_6\ => fakernet_n_49,
      \cycle_count_reg[21]_7\ => fakernet_n_50,
      \cycle_count_reg[21]_8\ => fakernet_n_51,
      \cycle_count_reg[21]_9\ => fakernet_n_52,
      \dp_ram_pkt_gen[port_a][o][wr]\ => \dp_ram_pkt_gen[port_a][o][wr]\,
      eqOp29_out => \in_sm/eqOp29_out\,
      eqOp31_out => \in_sm/eqOp31_out\,
      eqOp33_out => \in_sm/eqOp33_out\,
      in_got_word => in_got_word,
      \info_counts[pkt_gen]\ => fakernet_n_43,
      \info_counts[udp_idp]\ => \out_info[udp_idp]\,
      \info_counts_reg[timeout_tick]\ => timeout_counter_tick_reg_n_0,
      is_our_mac01_reg(26 downto 16) => shift_reg(37 downto 27),
      is_our_mac01_reg(15 downto 6) => shift_reg(21 downto 12),
      is_our_mac01_reg(5 downto 0) => shift_reg(5 downto 0),
      is_w_0001_reg => fakernet_n_54,
      is_w_0001_reg_0 => fakernet_n_55,
      is_w_0001_reg_1 => fakernet_n_56,
      is_w_0001_reg_2 => fakernet_n_57,
      is_w_0001_reg_3 => fakernet_n_58,
      is_w_0001_reg_4 => fakernet_n_59,
      \mux_value_p2_reg[10]\ => dna_get_n_43,
      \mux_value_p2_reg[11]\ => dna_get_n_42,
      \mux_value_p2_reg[12]\ => dna_get_n_41,
      \mux_value_p2_reg[13]\ => dna_get_n_40,
      \mux_value_p2_reg[14]\ => dna_get_n_39,
      \mux_value_p2_reg[15]\ => dna_get_n_38,
      \mux_value_p2_reg[4]\ => dna_get_n_47,
      \mux_value_p2_reg[5]\ => dna_get_n_46,
      \mux_value_p2_reg[6]\ => dna_get_n_45,
      \mux_value_p2_reg[7]\ => dna_get_n_44,
      new_packet_prev1_reg(0) => E(0),
      out_ena => out_ena,
      out_r_taken => out_r_taken,
      \packet_req_reg[send_data]\ => \packet_req[send_data]_i_1_n_0\,
      pick_prev => \out_pl/pick_prev\,
      \ram_cons_array[3][clear_hasdata]\ => \ram_udp_regres_cons_tmp[0][clear_hasdata]\,
      \ram_cons_array[4][clear_hasdata]\ => \ram_udp_regres_cons_tmp[1][clear_hasdata]\,
      \ram_pkt_gen[stat][hasdata]\ => \ram_pkt_gen[stat][hasdata]\,
      \ram_udp_regacc[cons][clear_hasdata]\ => \ram_udp_regacc[cons][clear_hasdata]\,
      \ram_udp_regidp[stat][hasdata]\ => \ram_udp_regidp[stat][hasdata]\,
      \ram_udp_regres[0][prod2][set_again]\ => \ram_udp_regres[0][prod2][set_again]\,
      \ram_udp_regres[0][stat][hasdata]\ => \ram_udp_regres[0][stat][hasdata]\,
      \ram_udp_regres[1][prod2][set_again]\ => \ram_udp_regres[1][prod2][set_again]\,
      \ram_udp_regres[1][stat][hasdata]\ => \ram_udp_regres[1][stat][hasdata]\,
      reg1_ena_reg(0) => \out_pl/reg1_word\,
      reg_ena_reg(0) => reg_ena_reg(0),
      \reg_word_reg[15]\(15 downto 0) => \reg_word_reg[15]\(15 downto 0),
      regacc_addr_o(24 downto 0) => regacc_addr_o(24 downto 0),
      \regacc_aux_info[stat][reg_ch]\ => \regacc_aux_info[stat][reg_ch]\,
      \regacc_aux_info[stat][reg_idp]\ => \regacc_aux_info[stat][reg_idp]\,
      regacc_data_rd_i(31 downto 0) => regacc_data_rd_i(31 downto 0),
      regacc_data_wr_o(31 downto 0) => regacc_data_wr_o(31 downto 0),
      regacc_done_i => regacc_done_i,
      regacc_read_o => regacc_read_o,
      regacc_write_o => regacc_write_o,
      \rgb_led_info1_reg[5]\ => \cycle_count_reg_n_0_[21]\,
      \s_stat_reg[hasdata]\ => \s_stat[hasdata]_i_1__1_n_0\,
      \s_stat_reg[hasdata]_0\ => \s_stat[hasdata]_i_1__2_n_0\,
      \s_stat_reg[hasdata]_1\ => \s_stat[hasdata]_i_1_n_0\,
      \s_stat_reg[hasdata]_2\ => \s_stat[hasdata]_i_1__0_n_0\,
      \shift_reg_reg[0]\ => fakernet_n_34,
      slow_counter_tick => slow_counter_tick,
      \stat[conn_state]\(1 downto 0) => \tcp_ctrl_stat[conn_state]\(1 downto 0),
      tcp_reset => tcp_reset,
      user_data_free => user_data_free,
      \word_prev1_reg[0]__0\ => fakernet_n_14,
      \word_prev1_reg[0]__0_0\ => \word_prev1_reg[0]__0\,
      \word_prev1_reg[10]__0\ => fakernet_n_5,
      \word_prev1_reg[10]__0_0\ => \word_prev1_reg[10]__0\,
      \word_prev1_reg[11]__0\ => fakernet_n_4,
      \word_prev1_reg[11]__0_0\ => \word_prev1_reg[11]__0\,
      \word_prev1_reg[12]__0\ => \word_prev1_reg[12]__0\,
      \word_prev1_reg[13]__0\ => \word_prev1_reg[13]__0\,
      \word_prev1_reg[14]__0\ => \word_prev1_reg[14]__0\,
      \word_prev1_reg[15]__0\ => fakernet_n_39,
      \word_prev1_reg[15]__0_0\ => \word_prev1_reg[15]__0\,
      \word_prev1_reg[1]__0\ => fakernet_n_13,
      \word_prev1_reg[1]__0_0\ => \word_prev1_reg[1]__0\,
      \word_prev1_reg[2]\ => fakernet_n_17,
      \word_prev1_reg[3]__0\ => fakernet_n_12,
      \word_prev1_reg[3]__0_0\ => \word_prev1_reg[3]__0\,
      \word_prev1_reg[4]__0\ => fakernet_n_11,
      \word_prev1_reg[4]__0_0\ => \word_prev1_reg[4]__0\,
      \word_prev1_reg[5]__0\ => fakernet_n_10,
      \word_prev1_reg[5]__0_0\ => \word_prev1_reg[5]__0\,
      \word_prev1_reg[6]__0\ => fakernet_n_9,
      \word_prev1_reg[6]__0_0\ => \word_prev1_reg[6]__0\,
      \word_prev1_reg[7]__0\ => fakernet_n_8,
      \word_prev1_reg[7]__0_0\ => \word_prev1_reg[7]__0\,
      \word_prev1_reg[8]__0\ => fakernet_n_7,
      \word_prev1_reg[8]__0_0\ => fakernet_n_61,
      \word_prev1_reg[8]__0_1\ => \word_prev1_reg[8]__0\,
      \word_prev1_reg[9]__0\ => fakernet_n_6,
      \word_prev1_reg[9]__0_0\ => fakernet_n_60,
      \word_prev1_reg[9]__0_1\ => \word_prev1_reg[9]__0\
    );
\i_/i_/i___42_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i___42_carry_n_0\,
      CO(6) => \i_/i_/i___42_carry_n_1\,
      CO(5) => \i_/i_/i___42_carry_n_2\,
      CO(4) => \i_/i_/i___42_carry_n_3\,
      CO(3) => \i_/i_/i___42_carry_n_4\,
      CO(2) => \i_/i_/i___42_carry_n_5\,
      CO(1) => \i_/i_/i___42_carry_n_6\,
      CO(0) => \i_/i_/i___42_carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i___42_carry_n_8\,
      O(6) => \i_/i_/i___42_carry_n_9\,
      O(5) => \i_/i_/i___42_carry_n_10\,
      O(4) => \i_/i_/i___42_carry_n_11\,
      O(3) => \i_/i_/i___42_carry_n_12\,
      O(2) => \i_/i_/i___42_carry_n_13\,
      O(1) => \i_/i_/i___42_carry_n_14\,
      O(0) => \i_/i_/i___42_carry_n_15\,
      S(7 downto 1) => timeout_counter_reg(7 downto 1),
      S(0) => \i___42_carry_i_1_n_0\
    );
\i_/i_/i___42_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i___42_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i___42_carry__0_n_0\,
      CO(6) => \i_/i_/i___42_carry__0_n_1\,
      CO(5) => \i_/i_/i___42_carry__0_n_2\,
      CO(4) => \i_/i_/i___42_carry__0_n_3\,
      CO(3) => \i_/i_/i___42_carry__0_n_4\,
      CO(2) => \i_/i_/i___42_carry__0_n_5\,
      CO(1) => \i_/i_/i___42_carry__0_n_6\,
      CO(0) => \i_/i_/i___42_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i___42_carry__0_n_8\,
      O(6) => \i_/i_/i___42_carry__0_n_9\,
      O(5) => \i_/i_/i___42_carry__0_n_10\,
      O(4) => \i_/i_/i___42_carry__0_n_11\,
      O(3) => \i_/i_/i___42_carry__0_n_12\,
      O(2) => \i_/i_/i___42_carry__0_n_13\,
      O(1) => \i_/i_/i___42_carry__0_n_14\,
      O(0) => \i_/i_/i___42_carry__0_n_15\,
      S(7 downto 0) => timeout_counter_reg(15 downto 8)
    );
\i_/i_/i___42_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i___42_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i___42_carry__1_n_0\,
      CO(6) => \i_/i_/i___42_carry__1_n_1\,
      CO(5) => \i_/i_/i___42_carry__1_n_2\,
      CO(4) => \i_/i_/i___42_carry__1_n_3\,
      CO(3) => \i_/i_/i___42_carry__1_n_4\,
      CO(2) => \i_/i_/i___42_carry__1_n_5\,
      CO(1) => \i_/i_/i___42_carry__1_n_6\,
      CO(0) => \i_/i_/i___42_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i___42_carry__1_n_8\,
      O(6) => \i_/i_/i___42_carry__1_n_9\,
      O(5) => \i_/i_/i___42_carry__1_n_10\,
      O(4) => \i_/i_/i___42_carry__1_n_11\,
      O(3) => \i_/i_/i___42_carry__1_n_12\,
      O(2) => \i_/i_/i___42_carry__1_n_13\,
      O(1) => \i_/i_/i___42_carry__1_n_14\,
      O(0) => \i_/i_/i___42_carry__1_n_15\,
      S(7 downto 0) => timeout_counter_reg(23 downto 16)
    );
\i_/i_/i___42_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i___42_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_/i_/i___42_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_/i_/i___42_carry__2_n_6\,
      CO(0) => \i_/i_/i___42_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_/i_/i___42_carry__2_O_UNCONNECTED\(7 downto 3),
      O(2) => \i_/i_/i___42_carry__2_n_13\,
      O(1) => \i_/i_/i___42_carry__2_n_14\,
      O(0) => \i_/i_/i___42_carry__2_n_15\,
      S(7 downto 3) => B"00000",
      S(2 downto 0) => timeout_counter_reg(26 downto 24)
    );
\i_/i_/i___95_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i___95_carry_n_0\,
      CO(6) => \i_/i_/i___95_carry_n_1\,
      CO(5) => \i_/i_/i___95_carry_n_2\,
      CO(4) => \i_/i_/i___95_carry_n_3\,
      CO(3) => \i_/i_/i___95_carry_n_4\,
      CO(2) => \i_/i_/i___95_carry_n_5\,
      CO(1) => \i_/i_/i___95_carry_n_6\,
      CO(0) => \i_/i_/i___95_carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i___95_carry_n_8\,
      O(6) => \i_/i_/i___95_carry_n_9\,
      O(5) => \i_/i_/i___95_carry_n_10\,
      O(4) => \i_/i_/i___95_carry_n_11\,
      O(3) => \i_/i_/i___95_carry_n_12\,
      O(2) => \i_/i_/i___95_carry_n_13\,
      O(1) => \i_/i_/i___95_carry_n_14\,
      O(0) => \i_/i_/i___95_carry_n_15\,
      S(7) => \phy_reset_counter_reg_n_0_[7]\,
      S(6) => \phy_reset_counter_reg_n_0_[6]\,
      S(5) => \phy_reset_counter_reg_n_0_[5]\,
      S(4) => \phy_reset_counter_reg_n_0_[4]\,
      S(3) => \phy_reset_counter_reg_n_0_[3]\,
      S(2) => \phy_reset_counter_reg_n_0_[2]\,
      S(1) => \phy_reset_counter_reg_n_0_[1]\,
      S(0) => \i___95_carry_i_1_n_0\
    );
\i_/i_/i___95_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i___95_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i___95_carry__0_n_0\,
      CO(6) => \i_/i_/i___95_carry__0_n_1\,
      CO(5) => \i_/i_/i___95_carry__0_n_2\,
      CO(4) => \i_/i_/i___95_carry__0_n_3\,
      CO(3) => \i_/i_/i___95_carry__0_n_4\,
      CO(2) => \i_/i_/i___95_carry__0_n_5\,
      CO(1) => \i_/i_/i___95_carry__0_n_6\,
      CO(0) => \i_/i_/i___95_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i___95_carry__0_n_8\,
      O(6) => \i_/i_/i___95_carry__0_n_9\,
      O(5) => \i_/i_/i___95_carry__0_n_10\,
      O(4) => \i_/i_/i___95_carry__0_n_11\,
      O(3) => \i_/i_/i___95_carry__0_n_12\,
      O(2) => \i_/i_/i___95_carry__0_n_13\,
      O(1) => \i_/i_/i___95_carry__0_n_14\,
      O(0) => \i_/i_/i___95_carry__0_n_15\,
      S(7) => \phy_reset_counter_reg_n_0_[15]\,
      S(6) => \phy_reset_counter_reg_n_0_[14]\,
      S(5) => \phy_reset_counter_reg_n_0_[13]\,
      S(4) => \phy_reset_counter_reg_n_0_[12]\,
      S(3) => \phy_reset_counter_reg_n_0_[11]\,
      S(2) => \phy_reset_counter_reg_n_0_[10]\,
      S(1) => \phy_reset_counter_reg_n_0_[9]\,
      S(0) => \phy_reset_counter_reg_n_0_[8]\
    );
\i_/i_/i___95_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i___95_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_i_/i_/i___95_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \i_/i_/i___95_carry__1_n_2\,
      CO(4) => \i_/i_/i___95_carry__1_n_3\,
      CO(3) => \i_/i_/i___95_carry__1_n_4\,
      CO(2) => \i_/i_/i___95_carry__1_n_5\,
      CO(1) => \i_/i_/i___95_carry__1_n_6\,
      CO(0) => \i_/i_/i___95_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_i_/i_/i___95_carry__1_O_UNCONNECTED\(7),
      O(6) => \i_/i_/i___95_carry__1_n_9\,
      O(5) => \i_/i_/i___95_carry__1_n_10\,
      O(4) => \i_/i_/i___95_carry__1_n_11\,
      O(3) => \i_/i_/i___95_carry__1_n_12\,
      O(2) => \i_/i_/i___95_carry__1_n_13\,
      O(1) => \i_/i_/i___95_carry__1_n_14\,
      O(0) => \i_/i_/i___95_carry__1_n_15\,
      S(7) => '0',
      S(6) => p_1_in3_in,
      S(5) => p_0_in2_in,
      S(4) => \phy_reset_counter_reg_n_0_[20]\,
      S(3) => \phy_reset_counter_reg_n_0_[19]\,
      S(2) => \phy_reset_counter_reg_n_0_[18]\,
      S(1) => \phy_reset_counter_reg_n_0_[17]\,
      S(0) => \phy_reset_counter_reg_n_0_[16]\
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7) => \cycle_count_reg_n_0_[7]\,
      S(6) => \cycle_count_reg_n_0_[6]\,
      S(5) => \cycle_count_reg_n_0_[5]\,
      S(4) => \cycle_count_reg_n_0_[4]\,
      S(3) => \cycle_count_reg_n_0_[3]\,
      S(2) => \cycle_count_reg_n_0_[2]\,
      S(1) => \cycle_count_reg_n_0_[1]\,
      S(0) => \i__carry_i_1_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7) => \cycle_count_reg_n_0_[15]\,
      S(6) => \cycle_count_reg_n_0_[14]\,
      S(5) => \cycle_count_reg_n_0_[13]\,
      S(4) => \cycle_count_reg_n_0_[12]\,
      S(3) => \cycle_count_reg_n_0_[11]\,
      S(2) => \cycle_count_reg_n_0_[10]\,
      S(1) => \cycle_count_reg_n_0_[9]\,
      S(0) => \cycle_count_reg_n_0_[8]\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \i_/i_/i__carry__1_n_3\,
      CO(3) => \i_/i_/i__carry__1_n_4\,
      CO(2) => \i_/i_/i__carry__1_n_5\,
      CO(1) => \i_/i_/i__carry__1_n_6\,
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 6),
      O(5) => \i_/i_/i__carry__1_n_10\,
      O(4) => \i_/i_/i__carry__1_n_11\,
      O(3) => \i_/i_/i__carry__1_n_12\,
      O(2) => \i_/i_/i__carry__1_n_13\,
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \cycle_count_reg_n_0_[21]\,
      S(4) => \cycle_count_reg_n_0_[20]\,
      S(3) => \cycle_count_reg_n_0_[19]\,
      S(2) => \cycle_count_reg_n_0_[18]\,
      S(1) => \cycle_count_reg_n_0_[17]\,
      S(0) => \cycle_count_reg_n_0_[16]\
    );
\i___42_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout_counter_reg(0),
      O => \i___42_carry_i_1_n_0\
    );
\i___95_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \phy_reset_counter_reg_n_0_[0]\,
      O => \i___95_carry_i_1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[0]\,
      O => \i__carry_i_1_n_0\
    );
\led_b_ppl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(8),
      I1 => rgb_led_info2(8),
      I2 => rgb_led_info3(8),
      O => rgb_led_stretch(8)
    );
\led_b_ppl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(9),
      I1 => rgb_led_info2(9),
      I2 => rgb_led_info3(9),
      O => rgb_led_stretch(9)
    );
\led_b_ppl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(10),
      I1 => rgb_led_info2(10),
      I2 => rgb_led_info3(10),
      O => rgb_led_stretch(10)
    );
\led_b_ppl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(8),
      Q => \led_b_ppl_reg_n_0_[0]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_b_ppl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(9),
      Q => \led_b_ppl_reg_n_0_[1]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_b_ppl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(10),
      Q => \led_b_ppl_reg_n_0_[2]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_b_ppl_reg_n_0_[0]\,
      Q => led_b(0),
      R => '0'
    );
\led_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_b_ppl_reg_n_0_[1]\,
      Q => led_b(1),
      R => '0'
    );
\led_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_b_ppl_reg_n_0_[2]\,
      Q => led_b(2),
      R => '0'
    );
\led_g_ppl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(4),
      I1 => rgb_led_info2(4),
      I2 => rgb_led_info3(4),
      O => rgb_led_stretch(4)
    );
\led_g_ppl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(5),
      I1 => rgb_led_info2(5),
      I2 => rgb_led_info3(5),
      O => rgb_led_stretch(5)
    );
\led_g_ppl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(6),
      I1 => rgb_led_info2(6),
      I2 => rgb_led_info3(6),
      O => rgb_led_stretch(6)
    );
\led_g_ppl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(7),
      I1 => rgb_led_info2(7),
      I2 => rgb_led_info3(7),
      O => rgb_led_stretch(7)
    );
\led_g_ppl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(4),
      Q => \led_g_ppl_reg_n_0_[0]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_g_ppl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(5),
      Q => \led_g_ppl_reg_n_0_[1]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_g_ppl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(6),
      Q => \led_g_ppl_reg_n_0_[2]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_g_ppl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(7),
      Q => \led_g_ppl_reg_n_0_[3]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_g_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_g_ppl_reg_n_0_[0]\,
      Q => led_g(0),
      R => '0'
    );
\led_g_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_g_ppl_reg_n_0_[1]\,
      Q => led_g(1),
      R => '0'
    );
\led_g_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_g_ppl_reg_n_0_[2]\,
      Q => led_g(2),
      R => '0'
    );
\led_g_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_g_ppl_reg_n_0_[3]\,
      Q => led_g(3),
      R => '0'
    );
\led_ppl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => packet_counter_reg(0),
      Q => \led_ppl_reg_n_0_[0]\,
      R => '0'
    );
\led_ppl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => packet_counter_reg(1),
      Q => \led_ppl_reg_n_0_[1]\,
      R => '0'
    );
\led_ppl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => ja2,
      Q => \led_ppl_reg_n_0_[2]\,
      R => '0'
    );
\led_r_ppl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(0),
      I1 => rgb_led_info2(0),
      I2 => rgb_led_info3(0),
      O => rgb_led_stretch(0)
    );
\led_r_ppl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(1),
      I1 => rgb_led_info2(1),
      I2 => rgb_led_info3(1),
      O => rgb_led_stretch(1)
    );
\led_r_ppl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(2),
      I1 => rgb_led_info2(2),
      I2 => rgb_led_info3(2),
      O => rgb_led_stretch(2)
    );
\led_r_ppl[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rgb_counter_reg(13),
      I1 => rgb_counter_reg(12),
      I2 => rgb_counter_reg(15),
      I3 => rgb_counter_reg(14),
      I4 => rgb_counter_reg(11),
      I5 => rgb_counter_reg(10),
      O => \led_r_ppl[3]_i_1_n_0\
    );
\led_r_ppl[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rgb_led_info1(3),
      I1 => rgb_led_info2(3),
      I2 => rgb_led_info3(3),
      O => rgb_led_stretch(3)
    );
\led_r_ppl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(0),
      Q => \led_r_ppl_reg_n_0_[0]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_r_ppl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(1),
      Q => \led_r_ppl_reg_n_0_[1]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_r_ppl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(2),
      Q => \led_r_ppl_reg_n_0_[2]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_r_ppl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => rgb_led_stretch(3),
      Q => \led_r_ppl_reg_n_0_[3]\,
      R => \led_r_ppl[3]_i_1_n_0\
    );
\led_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_r_ppl_reg_n_0_[0]\,
      Q => led_r(0),
      R => '0'
    );
\led_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_r_ppl_reg_n_0_[1]\,
      Q => led_r(1),
      R => '0'
    );
\led_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_r_ppl_reg_n_0_[2]\,
      Q => led_r(2),
      R => '0'
    );
\led_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_r_ppl_reg_n_0_[3]\,
      Q => led_r(3),
      R => '0'
    );
\led_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_ppl_reg_n_0_[0]\,
      Q => led(0),
      R => '0'
    );
\led_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_ppl_reg_n_0_[1]\,
      Q => led(1),
      R => '0'
    );
\led_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_in,
      CE => '1',
      D => \led_ppl_reg_n_0_[2]\,
      Q => led(2),
      R => '0'
    );
\lfsr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => fifo_out_has,
      O => drive_lfsr
    );
\packet_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => packet_counter_reg(0),
      O => plusOp(0)
    );
\packet_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => packet_counter_reg(0),
      I1 => packet_counter_reg(1),
      O => plusOp(1)
    );
\packet_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(0),
      Q => packet_counter_reg(0),
      R => '0'
    );
\packet_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => E(0),
      D => plusOp(1),
      Q => packet_counter_reg(1),
      R => '0'
    );
\packet_req[send_data]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tcp_ctrl_stat[conn_state]\(0),
      I1 => \tcp_ctrl_stat[conn_state]\(1),
      O => \packet_req[send_data]_i_1_n_0\
    );
\phy_reset_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in3_in,
      O => sel
    );
\phy_reset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_15\,
      Q => \phy_reset_counter_reg_n_0_[0]\,
      R => '0'
    );
\phy_reset_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_13\,
      Q => \phy_reset_counter_reg_n_0_[10]\,
      R => '0'
    );
\phy_reset_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_12\,
      Q => \phy_reset_counter_reg_n_0_[11]\,
      R => '0'
    );
\phy_reset_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_11\,
      Q => \phy_reset_counter_reg_n_0_[12]\,
      R => '0'
    );
\phy_reset_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_10\,
      Q => \phy_reset_counter_reg_n_0_[13]\,
      R => '0'
    );
\phy_reset_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_9\,
      Q => \phy_reset_counter_reg_n_0_[14]\,
      R => '0'
    );
\phy_reset_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_8\,
      Q => \phy_reset_counter_reg_n_0_[15]\,
      R => '0'
    );
\phy_reset_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_15\,
      Q => \phy_reset_counter_reg_n_0_[16]\,
      R => '0'
    );
\phy_reset_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_14\,
      Q => \phy_reset_counter_reg_n_0_[17]\,
      R => '0'
    );
\phy_reset_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_13\,
      Q => \phy_reset_counter_reg_n_0_[18]\,
      R => '0'
    );
\phy_reset_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_12\,
      Q => \phy_reset_counter_reg_n_0_[19]\,
      R => '0'
    );
\phy_reset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_14\,
      Q => \phy_reset_counter_reg_n_0_[1]\,
      R => '0'
    );
\phy_reset_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_11\,
      Q => \phy_reset_counter_reg_n_0_[20]\,
      R => '0'
    );
\phy_reset_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_10\,
      Q => p_0_in2_in,
      R => '0'
    );
\phy_reset_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__1_n_9\,
      Q => p_1_in3_in,
      R => '0'
    );
\phy_reset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_13\,
      Q => \phy_reset_counter_reg_n_0_[2]\,
      R => '0'
    );
\phy_reset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_12\,
      Q => \phy_reset_counter_reg_n_0_[3]\,
      R => '0'
    );
\phy_reset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_11\,
      Q => \phy_reset_counter_reg_n_0_[4]\,
      R => '0'
    );
\phy_reset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_10\,
      Q => \phy_reset_counter_reg_n_0_[5]\,
      R => '0'
    );
\phy_reset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_9\,
      Q => \phy_reset_counter_reg_n_0_[6]\,
      R => '0'
    );
\phy_reset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry_n_8\,
      Q => \phy_reset_counter_reg_n_0_[7]\,
      R => '0'
    );
\phy_reset_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_15\,
      Q => \phy_reset_counter_reg_n_0_[8]\,
      R => '0'
    );
\phy_reset_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => sel,
      D => \i_/i_/i___95_carry__0_n_14\,
      Q => \phy_reset_counter_reg_n_0_[9]\,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rgb_counter_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => plusOp_carry_n_4,
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \rgb_counter_reg_n_0_[8]\,
      S(6) => \rgb_counter_reg_n_0_[7]\,
      S(5) => \rgb_counter_reg_n_0_[6]\,
      S(4) => \rgb_counter_reg_n_0_[5]\,
      S(3) => \rgb_counter_reg_n_0_[4]\,
      S(2) => \rgb_counter_reg_n_0_[3]\,
      S(1) => \rgb_counter_reg_n_0_[2]\,
      S(0) => \rgb_counter_reg_n_0_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \plusOp_carry__0_n_2\,
      CO(4) => \plusOp_carry__0_n_3\,
      CO(3) => \plusOp_carry__0_n_4\,
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \plusOp__0\(15 downto 9),
      S(7) => '0',
      S(6 downto 1) => rgb_counter_reg(15 downto 10),
      S(0) => \rgb_counter_reg_n_0_[9]\
    );
\reg1_word[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_r_taken,
      I1 => \out_pl/pick_prev\,
      O => \out_pl/reg1_word\
    );
\rgb_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_counter_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\rgb_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \rgb_counter_reg_n_0_[0]\,
      R => '0'
    );
\rgb_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(10),
      Q => rgb_counter_reg(10),
      R => '0'
    );
\rgb_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(11),
      Q => rgb_counter_reg(11),
      R => '0'
    );
\rgb_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(12),
      Q => rgb_counter_reg(12),
      R => '0'
    );
\rgb_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(13),
      Q => rgb_counter_reg(13),
      R => '0'
    );
\rgb_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(14),
      Q => rgb_counter_reg(14),
      R => '0'
    );
\rgb_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(15),
      Q => rgb_counter_reg(15),
      R => '0'
    );
\rgb_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \rgb_counter_reg_n_0_[1]\,
      R => '0'
    );
\rgb_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \rgb_counter_reg_n_0_[2]\,
      R => '0'
    );
\rgb_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \rgb_counter_reg_n_0_[3]\,
      R => '0'
    );
\rgb_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \rgb_counter_reg_n_0_[4]\,
      R => '0'
    );
\rgb_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(5),
      Q => \rgb_counter_reg_n_0_[5]\,
      R => '0'
    );
\rgb_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(6),
      Q => \rgb_counter_reg_n_0_[6]\,
      R => '0'
    );
\rgb_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(7),
      Q => \rgb_counter_reg_n_0_[7]\,
      R => '0'
    );
\rgb_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(8),
      Q => \rgb_counter_reg_n_0_[8]\,
      R => '0'
    );
\rgb_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \rgb_counter_reg_n_0_[9]\,
      R => '0'
    );
\rgb_led_info1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_52,
      Q => rgb_led_info1(0),
      R => '0'
    );
\rgb_led_info1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_42,
      Q => rgb_led_info1(10),
      R => '0'
    );
\rgb_led_info1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_51,
      Q => rgb_led_info1(1),
      R => '0'
    );
\rgb_led_info1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_50,
      Q => rgb_led_info1(2),
      R => '0'
    );
\rgb_led_info1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_49,
      Q => rgb_led_info1(3),
      R => '0'
    );
\rgb_led_info1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_48,
      Q => rgb_led_info1(4),
      R => '0'
    );
\rgb_led_info1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_40,
      Q => rgb_led_info1(5),
      R => '0'
    );
\rgb_led_info1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_47,
      Q => rgb_led_info1(6),
      R => '0'
    );
\rgb_led_info1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_46,
      Q => rgb_led_info1(7),
      R => '0'
    );
\rgb_led_info1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_45,
      Q => rgb_led_info1(8),
      R => '0'
    );
\rgb_led_info1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => fakernet_n_44,
      Q => rgb_led_info1(9),
      R => '0'
    );
\rgb_led_info2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cycle_count_next(21),
      I1 => \cycle_count_reg_n_0_[21]\,
      O => cycle_count_wrap(21)
    );
\rgb_led_info2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(0),
      Q => rgb_led_info2(0),
      R => '0'
    );
\rgb_led_info2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(10),
      Q => rgb_led_info2(10),
      R => '0'
    );
\rgb_led_info2_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rgb_led_info2_reg[10]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_rgb_led_info2_reg[10]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \rgb_led_info2_reg[10]_i_2_n_4\,
      CO(2) => \rgb_led_info2_reg[10]_i_2_n_5\,
      CO(1) => \rgb_led_info2_reg[10]_i_2_n_6\,
      CO(0) => \rgb_led_info2_reg[10]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4) => cycle_count_next(21),
      O(3 downto 0) => \NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \cycle_count_reg_n_0_[21]\,
      S(3) => \cycle_count_reg_n_0_[20]\,
      S(2) => \cycle_count_reg_n_0_[19]\,
      S(1) => \cycle_count_reg_n_0_[18]\,
      S(0) => \cycle_count_reg_n_0_[17]\
    );
\rgb_led_info2_reg[10]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rgb_led_info2_reg[10]_i_4_n_0\,
      CI_TOP => '0',
      CO(7) => \rgb_led_info2_reg[10]_i_3_n_0\,
      CO(6) => \rgb_led_info2_reg[10]_i_3_n_1\,
      CO(5) => \rgb_led_info2_reg[10]_i_3_n_2\,
      CO(4) => \rgb_led_info2_reg[10]_i_3_n_3\,
      CO(3) => \rgb_led_info2_reg[10]_i_3_n_4\,
      CO(2) => \rgb_led_info2_reg[10]_i_3_n_5\,
      CO(1) => \rgb_led_info2_reg[10]_i_3_n_6\,
      CO(0) => \rgb_led_info2_reg[10]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_rgb_led_info2_reg[10]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \cycle_count_reg_n_0_[16]\,
      S(6) => \cycle_count_reg_n_0_[15]\,
      S(5) => \cycle_count_reg_n_0_[14]\,
      S(4) => \cycle_count_reg_n_0_[13]\,
      S(3) => \cycle_count_reg_n_0_[12]\,
      S(2) => \cycle_count_reg_n_0_[11]\,
      S(1) => \cycle_count_reg_n_0_[10]\,
      S(0) => \cycle_count_reg_n_0_[9]\
    );
\rgb_led_info2_reg[10]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \cycle_count_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \rgb_led_info2_reg[10]_i_4_n_0\,
      CO(6) => \rgb_led_info2_reg[10]_i_4_n_1\,
      CO(5) => \rgb_led_info2_reg[10]_i_4_n_2\,
      CO(4) => \rgb_led_info2_reg[10]_i_4_n_3\,
      CO(3) => \rgb_led_info2_reg[10]_i_4_n_4\,
      CO(2) => \rgb_led_info2_reg[10]_i_4_n_5\,
      CO(1) => \rgb_led_info2_reg[10]_i_4_n_6\,
      CO(0) => \rgb_led_info2_reg[10]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_rgb_led_info2_reg[10]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \cycle_count_reg_n_0_[8]\,
      S(6) => \cycle_count_reg_n_0_[7]\,
      S(5) => \cycle_count_reg_n_0_[6]\,
      S(4) => \cycle_count_reg_n_0_[5]\,
      S(3) => \cycle_count_reg_n_0_[4]\,
      S(2) => \cycle_count_reg_n_0_[3]\,
      S(1) => \cycle_count_reg_n_0_[2]\,
      S(0) => \cycle_count_reg_n_0_[1]\
    );
\rgb_led_info2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(1),
      Q => rgb_led_info2(1),
      R => '0'
    );
\rgb_led_info2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(2),
      Q => rgb_led_info2(2),
      R => '0'
    );
\rgb_led_info2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(3),
      Q => rgb_led_info2(3),
      R => '0'
    );
\rgb_led_info2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(4),
      Q => rgb_led_info2(4),
      R => '0'
    );
\rgb_led_info2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(5),
      Q => rgb_led_info2(5),
      R => '0'
    );
\rgb_led_info2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(6),
      Q => rgb_led_info2(6),
      R => '0'
    );
\rgb_led_info2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(7),
      Q => rgb_led_info2(7),
      R => '0'
    );
\rgb_led_info2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(8),
      Q => rgb_led_info2(8),
      R => '0'
    );
\rgb_led_info2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info1(9),
      Q => rgb_led_info2(9),
      R => '0'
    );
\rgb_led_info3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(0),
      Q => rgb_led_info3(0),
      R => '0'
    );
\rgb_led_info3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(10),
      Q => rgb_led_info3(10),
      R => '0'
    );
\rgb_led_info3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(1),
      Q => rgb_led_info3(1),
      R => '0'
    );
\rgb_led_info3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(2),
      Q => rgb_led_info3(2),
      R => '0'
    );
\rgb_led_info3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(3),
      Q => rgb_led_info3(3),
      R => '0'
    );
\rgb_led_info3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(4),
      Q => rgb_led_info3(4),
      R => '0'
    );
\rgb_led_info3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(5),
      Q => rgb_led_info3(5),
      R => '0'
    );
\rgb_led_info3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(6),
      Q => rgb_led_info3(6),
      R => '0'
    );
\rgb_led_info3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(7),
      Q => rgb_led_info3(7),
      R => '0'
    );
\rgb_led_info3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(8),
      Q => rgb_led_info3(8),
      R => '0'
    );
\rgb_led_info3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => cycle_count_wrap(21),
      D => rgb_led_info2(9),
      Q => rgb_led_info3(9),
      R => '0'
    );
\s_stat[hasdata]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4FFF4F4F4F4"
    )
        port map (
      I0 => \ram_udp_regres_cons_tmp[0][clear_hasdata]\,
      I1 => \ram_udp_regres[0][stat][hasdata]\,
      I2 => \ram_udp_regres[0][prod2][set_again]\,
      I3 => \regacc_aux_info[stat][reg_idp]\,
      I4 => \regacc_aux_info[stat][reg_ch]\,
      I5 => \ram_udp_regacc[cons][clear_hasdata]\,
      O => \s_stat[hasdata]_i_1_n_0\
    );
\s_stat[hasdata]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F4F4F4F4F4"
    )
        port map (
      I0 => \ram_udp_regres_cons_tmp[1][clear_hasdata]\,
      I1 => \ram_udp_regres[1][stat][hasdata]\,
      I2 => \ram_udp_regres[1][prod2][set_again]\,
      I3 => \regacc_aux_info[stat][reg_idp]\,
      I4 => \regacc_aux_info[stat][reg_ch]\,
      I5 => \ram_udp_regacc[cons][clear_hasdata]\,
      O => \s_stat[hasdata]_i_1__0_n_0\
    );
\s_stat[hasdata]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ram_pkt_gen[stat][hasdata]\,
      I1 => fakernet_n_43,
      I2 => \pkt_gen/p_0_in26_in\,
      I3 => \dp_ram_pkt_gen[port_a][o][wr]\,
      O => \s_stat[hasdata]_i_1__1_n_0\
    );
\s_stat[hasdata]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ram_udp_regidp[stat][hasdata]\,
      I1 => \out_info[udp_idp]\,
      I2 => \regacc_aux_info[stat][reg_idp]\,
      I3 => \ram_udp_regacc[cons][clear_hasdata]\,
      O => \s_stat[hasdata]_i_1__2_n_0\
    );
\slow_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slow_counter_reg(0),
      O => \plusOp__1\(0)
    );
\slow_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slow_counter_reg(0),
      I1 => slow_counter_reg(1),
      O => \plusOp__1\(1)
    );
\slow_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => slow_counter_reg(1),
      I1 => slow_counter_reg(0),
      I2 => slow_counter_reg(2),
      O => \slow_counter[2]_i_1_n_0\
    );
\slow_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => slow_counter_reg(0),
      I1 => slow_counter_reg(1),
      I2 => slow_counter_reg(2),
      I3 => slow_counter_reg(3),
      O => \plusOp__1\(3)
    );
\slow_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => slow_counter_reg(2),
      I1 => slow_counter_reg(1),
      I2 => slow_counter_reg(0),
      I3 => slow_counter_reg(3),
      I4 => slow_counter_reg(4),
      O => \plusOp__1\(4)
    );
\slow_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => slow_counter_reg(3),
      I1 => slow_counter_reg(0),
      I2 => slow_counter_reg(1),
      I3 => slow_counter_reg(2),
      I4 => slow_counter_reg(4),
      I5 => slow_counter_reg(5),
      O => \plusOp__1\(5)
    );
\slow_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => slow_counter_reg(4),
      I1 => slow_counter_reg(2),
      I2 => slow_counter_tick_i_2_n_0,
      I3 => slow_counter_reg(3),
      I4 => slow_counter_reg(5),
      I5 => slow_counter_reg(6),
      O => \plusOp__1\(6)
    );
\slow_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(0),
      Q => slow_counter_reg(0),
      R => '0'
    );
\slow_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(1),
      Q => slow_counter_reg(1),
      R => '0'
    );
\slow_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \slow_counter[2]_i_1_n_0\,
      Q => slow_counter_reg(2),
      R => '0'
    );
\slow_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(3),
      Q => slow_counter_reg(3),
      R => '0'
    );
\slow_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(4),
      Q => slow_counter_reg(4),
      R => '0'
    );
\slow_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(5),
      Q => slow_counter_reg(5),
      R => '0'
    );
\slow_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \plusOp__1\(6),
      Q => slow_counter_reg(6),
      R => '0'
    );
slow_counter_tick_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slow_counter_reg(4),
      I1 => slow_counter_reg(6),
      I2 => slow_counter_reg(5),
      I3 => slow_counter_reg(2),
      I4 => slow_counter_reg(3),
      I5 => slow_counter_tick_i_2_n_0,
      O => slow_counter_tick_i_1_n_0
    );
slow_counter_tick_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => slow_counter_reg(0),
      I1 => slow_counter_reg(1),
      O => slow_counter_tick_i_2_n_0
    );
slow_counter_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => slow_counter_tick_i_1_n_0,
      Q => slow_counter_tick,
      R => '0'
    );
\timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_15\,
      Q => timeout_counter_reg(0),
      R => '0'
    );
\timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_13\,
      Q => timeout_counter_reg(10),
      R => '0'
    );
\timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_12\,
      Q => timeout_counter_reg(11),
      R => '0'
    );
\timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_11\,
      Q => timeout_counter_reg(12),
      R => '0'
    );
\timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_10\,
      Q => timeout_counter_reg(13),
      R => '0'
    );
\timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_9\,
      Q => timeout_counter_reg(14),
      R => '0'
    );
\timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_8\,
      Q => timeout_counter_reg(15),
      R => '0'
    );
\timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_15\,
      Q => timeout_counter_reg(16),
      R => '0'
    );
\timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_14\,
      Q => timeout_counter_reg(17),
      R => '0'
    );
\timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_13\,
      Q => timeout_counter_reg(18),
      R => '0'
    );
\timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_12\,
      Q => timeout_counter_reg(19),
      R => '0'
    );
\timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_14\,
      Q => timeout_counter_reg(1),
      R => '0'
    );
\timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_11\,
      Q => timeout_counter_reg(20),
      R => '0'
    );
\timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_10\,
      Q => timeout_counter_reg(21),
      R => '0'
    );
\timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_9\,
      Q => timeout_counter_reg(22),
      R => '0'
    );
\timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__1_n_8\,
      Q => timeout_counter_reg(23),
      R => '0'
    );
\timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__2_n_15\,
      Q => timeout_counter_reg(24),
      R => '0'
    );
\timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__2_n_14\,
      Q => timeout_counter_reg(25),
      R => '0'
    );
\timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__2_n_13\,
      Q => timeout_counter_reg(26),
      R => '0'
    );
\timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_13\,
      Q => timeout_counter_reg(2),
      R => '0'
    );
\timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_12\,
      Q => timeout_counter_reg(3),
      R => '0'
    );
\timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_11\,
      Q => timeout_counter_reg(4),
      R => '0'
    );
\timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_10\,
      Q => timeout_counter_reg(5),
      R => '0'
    );
\timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_9\,
      Q => timeout_counter_reg(6),
      R => '0'
    );
\timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry_n_8\,
      Q => timeout_counter_reg(7),
      R => '0'
    );
\timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_15\,
      Q => timeout_counter_reg(8),
      R => '0'
    );
\timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => \i_/i_/i___42_carry__0_n_14\,
      Q => timeout_counter_reg(9),
      R => '0'
    );
timeout_counter_tick_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => timeout_counter_tick_i_2_n_0,
      I1 => timeout_counter_reg(20),
      I2 => timeout_counter_reg(18),
      I3 => timeout_counter_reg(19),
      I4 => timeout_counter_tick_i_3_n_0,
      I5 => timeout_counter_tick_i_4_n_0,
      O => eqOp
    );
timeout_counter_tick_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => timeout_counter_reg(17),
      I1 => timeout_counter_reg(16),
      I2 => timeout_counter_reg(15),
      I3 => timeout_counter_reg(14),
      O => timeout_counter_tick_i_2_n_0
    );
timeout_counter_tick_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => timeout_counter_reg(25),
      I1 => timeout_counter_reg(24),
      I2 => timeout_counter_reg(26),
      I3 => timeout_counter_reg(21),
      I4 => timeout_counter_reg(22),
      I5 => timeout_counter_reg(23),
      O => timeout_counter_tick_i_3_n_0
    );
timeout_counter_tick_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => timeout_counter_tick_i_5_n_0,
      I1 => timeout_counter_reg(5),
      I2 => timeout_counter_reg(4),
      I3 => timeout_counter_reg(6),
      I4 => timeout_counter_tick_i_6_n_0,
      I5 => timeout_counter_tick_i_7_n_0,
      O => timeout_counter_tick_i_4_n_0
    );
timeout_counter_tick_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timeout_counter_reg(1),
      I1 => timeout_counter_reg(0),
      I2 => timeout_counter_reg(3),
      I3 => timeout_counter_reg(2),
      O => timeout_counter_tick_i_5_n_0
    );
timeout_counter_tick_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timeout_counter_reg(8),
      I1 => timeout_counter_reg(7),
      I2 => timeout_counter_reg(10),
      I3 => timeout_counter_reg(9),
      O => timeout_counter_tick_i_6_n_0
    );
timeout_counter_tick_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => timeout_counter_reg(12),
      I1 => timeout_counter_reg(11),
      I2 => timeout_counter_reg(13),
      O => timeout_counter_tick_i_7_n_0
    );
timeout_counter_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_in,
      CE => '1',
      D => eqOp,
      Q => timeout_counter_tick_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0_fakernet_top is
  port (
    regacc_write_o : out STD_LOGIC;
    regacc_read_o : out STD_LOGIC;
    tcp_reset : out STD_LOGIC;
    regacc_addr_o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    regacc_data_wr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_data_free : out STD_LOGIC;
    eth_rstn : out STD_LOGIC;
    led : out STD_LOGIC_VECTOR ( 2 downto 0 );
    led_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_b : out STD_LOGIC_VECTOR ( 2 downto 0 );
    eth_tx_en : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_in : in STD_LOGIC;
    clk25_in : in STD_LOGIC;
    eth_rx_clk : in STD_LOGIC;
    eth_tx_clk : in STD_LOGIC;
    regacc_done_i : in STD_LOGIC;
    regacc_data_rd_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ja2 : in STD_LOGIC;
    eth_rx_dv : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_block_fakernet_top_0_0_fakernet_top : entity is "fakernet_top";
end top_block_fakernet_top_0_0_fakernet_top;

architecture STRUCTURE of top_block_fakernet_top_0_0_fakernet_top is
  signal in_got_word : STD_LOGIC;
  signal in_new_packet : STD_LOGIC;
  signal in_word : STD_LOGIC_VECTOR ( 2 to 2 );
  signal out_ena_17 : STD_LOGIC;
  signal out_taken : STD_LOGIC;
  signal out_word : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_fifo/fifo_out\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \rx_fifo/fifo_out_has\ : STD_LOGIC;
  signal rx_n_0 : STD_LOGIC;
  signal rx_n_1 : STD_LOGIC;
  signal rx_n_10 : STD_LOGIC;
  signal rx_n_11 : STD_LOGIC;
  signal rx_n_12 : STD_LOGIC;
  signal rx_n_13 : STD_LOGIC;
  signal rx_n_14 : STD_LOGIC;
  signal rx_n_2 : STD_LOGIC;
  signal rx_n_3 : STD_LOGIC;
  signal rx_n_4 : STD_LOGIC;
  signal rx_n_5 : STD_LOGIC;
  signal rx_n_6 : STD_LOGIC;
  signal rx_n_7 : STD_LOGIC;
  signal rx_n_8 : STD_LOGIC;
  signal rx_n_9 : STD_LOGIC;
begin
rx: entity work.top_block_fakernet_top_0_0_efnet_gmii_mii_rx
     port map (
      E(0) => in_new_packet,
      Q(1) => \rx_fifo/fifo_out\(16),
      Q(0) => in_word(2),
      clk_in => clk_in,
      clk_in_0 => rx_n_0,
      clk_in_1 => rx_n_1,
      clk_in_10 => rx_n_10,
      clk_in_11 => rx_n_11,
      clk_in_12 => rx_n_12,
      clk_in_13 => rx_n_13,
      clk_in_14 => rx_n_14,
      clk_in_2 => rx_n_2,
      clk_in_3 => rx_n_3,
      clk_in_4 => rx_n_4,
      clk_in_5 => rx_n_5,
      clk_in_6 => rx_n_6,
      clk_in_7 => rx_n_7,
      clk_in_8 => rx_n_8,
      clk_in_9 => rx_n_9,
      eth_rx_clk => eth_rx_clk,
      eth_rx_dv => eth_rx_dv,
      eth_rxd(7 downto 0) => eth_rxd(7 downto 0),
      fifo_out_has => \rx_fifo/fifo_out_has\,
      in_got_word => in_got_word
    );
t: entity work.top_block_fakernet_top_0_0_efb_common_top
     port map (
      E(0) => in_new_packet,
      Q(1) => \rx_fifo/fifo_out\(16),
      Q(0) => in_word(2),
      clk25_in => clk25_in,
      clk_in => clk_in,
      eth_rstn => eth_rstn,
      fifo_out_has => \rx_fifo/fifo_out_has\,
      in_got_word => in_got_word,
      ja2 => ja2,
      led(2 downto 0) => led(2 downto 0),
      led_b(2 downto 0) => led_b(2 downto 0),
      led_g(3 downto 0) => led_g(3 downto 0),
      led_r(3 downto 0) => led_r(3 downto 0),
      out_ena => out_ena_17,
      reg_ena_reg(0) => out_taken,
      \reg_word_reg[15]\(15 downto 0) => out_word(15 downto 0),
      regacc_addr_o(24 downto 0) => regacc_addr_o(24 downto 0),
      regacc_data_rd_i(31 downto 0) => regacc_data_rd_i(31 downto 0),
      regacc_data_wr_o(31 downto 0) => regacc_data_wr_o(31 downto 0),
      regacc_done_i => regacc_done_i,
      regacc_read_o => regacc_read_o,
      regacc_write_o => regacc_write_o,
      tcp_reset => tcp_reset,
      user_data_free => user_data_free,
      \word_prev1_reg[0]__0\ => rx_n_14,
      \word_prev1_reg[10]__0\ => rx_n_5,
      \word_prev1_reg[11]__0\ => rx_n_4,
      \word_prev1_reg[12]__0\ => rx_n_3,
      \word_prev1_reg[13]__0\ => rx_n_2,
      \word_prev1_reg[14]__0\ => rx_n_1,
      \word_prev1_reg[15]__0\ => rx_n_0,
      \word_prev1_reg[1]__0\ => rx_n_13,
      \word_prev1_reg[3]__0\ => rx_n_12,
      \word_prev1_reg[4]__0\ => rx_n_11,
      \word_prev1_reg[5]__0\ => rx_n_10,
      \word_prev1_reg[6]__0\ => rx_n_9,
      \word_prev1_reg[7]__0\ => rx_n_8,
      \word_prev1_reg[8]__0\ => rx_n_7,
      \word_prev1_reg[9]__0\ => rx_n_6
    );
tx: entity work.top_block_fakernet_top_0_0_efnet_gmii_mii_tx
     port map (
      clk_in => clk_in,
      eth_tx_clk => eth_tx_clk,
      eth_tx_en => eth_tx_en,
      eth_txd(7 downto 0) => eth_txd(7 downto 0),
      \output_b_r_reg[15]\(15 downto 0) => out_word(15 downto 0),
      \output_b_r_reg[15]_0\ => out_ena_17,
      \wr_ptr_a_reg[4]\(0) => out_taken
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_block_fakernet_top_0_0 is
  port (
    statedebug : out STD_LOGIC_VECTOR ( 19 downto 0 );
    clk_in : in STD_LOGIC;
    clk25_in : in STD_LOGIC;
    eth_intb : in STD_LOGIC;
    mdio_i_debug : out STD_LOGIC;
    mdio_o_debug : out STD_LOGIC;
    eth_mdc : out STD_LOGIC;
    eth_mdio_in : in STD_LOGIC;
    eth_mdio_out : out STD_LOGIC;
    eth_rstn : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eth_tx_en : out STD_LOGIC;
    eth_tx_clk : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eth_rx_clk : in STD_LOGIC;
    eth_rx_dv : in STD_LOGIC;
    eth_rxerr : in STD_LOGIC;
    eth_col : in STD_LOGIC;
    eth_crs : in STD_LOGIC;
    eth_ref_clk : out STD_LOGIC;
    spi_sdi : in STD_LOGIC;
    spi_csn : inout STD_LOGIC;
    spi_sdo : inout STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 3 downto 0 );
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    led : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    led_b : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ja0 : in STD_LOGIC;
    ja1 : out STD_LOGIC;
    ja2 : in STD_LOGIC;
    ja3 : in STD_LOGIC;
    jd0 : in STD_LOGIC;
    jd1 : out STD_LOGIC;
    jd2 : in STD_LOGIC;
    jd3 : out STD_LOGIC;
    uart_rx : in STD_LOGIC;
    uart_tx : out STD_LOGIC;
    user_data_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_data_offset : in STD_LOGIC_VECTOR ( 9 downto 0 );
    user_data_write : in STD_LOGIC;
    user_data_commit_len : in STD_LOGIC_VECTOR ( 10 downto 0 );
    user_data_commit : in STD_LOGIC;
    user_data_free : out STD_LOGIC;
    user_data_reset : out STD_LOGIC;
    regacc_addr_o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    regacc_data_rd_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    regacc_data_wr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    regacc_write_o : out STD_LOGIC;
    regacc_read_o : out STD_LOGIC;
    regacc_done_i : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_block_fakernet_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_block_fakernet_top_0_0 : entity is "top_block_fakernet_top_0_0,fakernet_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_block_fakernet_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_block_fakernet_top_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_block_fakernet_top_0_0 : entity is "fakernet_top,Vivado 2022.2";
end top_block_fakernet_top_0_0;

architecture STRUCTURE of top_block_fakernet_top_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^eth_mdio_in\ : STD_LOGIC;
  signal \^eth_mdio_out\ : STD_LOGIC;
  signal \^led\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^led_b\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of eth_ref_clk : signal is "xilinx.com:signal:clock:1.0 eth_ref_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of eth_ref_clk : signal is "XIL_INTERFACENAME eth_ref_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_fakernet_top_0_0_eth_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of eth_rstn : signal is "xilinx.com:signal:reset:1.0 eth_rstn RST";
  attribute X_INTERFACE_PARAMETER of eth_rstn : signal is "XIL_INTERFACENAME eth_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of eth_rx_clk : signal is "xilinx.com:signal:clock:1.0 eth_rx_clk CLK";
  attribute X_INTERFACE_PARAMETER of eth_rx_clk : signal is "XIL_INTERFACENAME eth_rx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of eth_tx_clk : signal is "xilinx.com:signal:clock:1.0 eth_tx_clk CLK";
  attribute X_INTERFACE_PARAMETER of eth_tx_clk : signal is "XIL_INTERFACENAME eth_tx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of user_data_reset : signal is "xilinx.com:signal:reset:1.0 user_data_reset RST";
  attribute X_INTERFACE_PARAMETER of user_data_reset : signal is "XIL_INTERFACENAME user_data_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^eth_mdio_in\ <= eth_mdio_in;
  eth_mdc <= \<const0>\;
  eth_mdio_out <= \^eth_mdio_out\;
  eth_ref_clk <= \<const0>\;
  ja1 <= \<const0>\;
  jd1 <= \<const0>\;
  jd3 <= \<const0>\;
  led(3) <= \<const0>\;
  led(2 downto 0) <= \^led\(2 downto 0);
  led_b(3) <= \<const0>\;
  led_b(2 downto 0) <= \^led_b\(2 downto 0);
  mdio_i_debug <= \^eth_mdio_in\;
  mdio_o_debug <= \^eth_mdio_out\;
  statedebug(19) <= \<const0>\;
  statedebug(18) <= \<const0>\;
  statedebug(17) <= \<const0>\;
  statedebug(16) <= \<const0>\;
  statedebug(15) <= \<const0>\;
  statedebug(14) <= \<const0>\;
  statedebug(13) <= \<const0>\;
  statedebug(12) <= \<const0>\;
  statedebug(11) <= \<const0>\;
  statedebug(10) <= \<const0>\;
  statedebug(9) <= \<const0>\;
  statedebug(8) <= \<const0>\;
  statedebug(7) <= \<const0>\;
  statedebug(6) <= \<const0>\;
  statedebug(5) <= \<const0>\;
  statedebug(4) <= \<const0>\;
  statedebug(3) <= \<const0>\;
  statedebug(2) <= \<const0>\;
  statedebug(1) <= \<const0>\;
  statedebug(0) <= \<const1>\;
  uart_tx <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
eth_mdio_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \^eth_mdio_out\
    );
inst: entity work.top_block_fakernet_top_0_0_fakernet_top
     port map (
      clk25_in => clk25_in,
      clk_in => clk_in,
      eth_rstn => eth_rstn,
      eth_rx_clk => eth_rx_clk,
      eth_rx_dv => eth_rx_dv,
      eth_rxd(7 downto 0) => eth_rxd(7 downto 0),
      eth_tx_clk => eth_tx_clk,
      eth_tx_en => eth_tx_en,
      eth_txd(7 downto 0) => eth_txd(7 downto 0),
      ja2 => ja2,
      led(2 downto 0) => \^led\(2 downto 0),
      led_b(2 downto 0) => \^led_b\(2 downto 0),
      led_g(3 downto 0) => led_g(3 downto 0),
      led_r(3 downto 0) => led_r(3 downto 0),
      regacc_addr_o(24 downto 0) => regacc_addr_o(24 downto 0),
      regacc_data_rd_i(31 downto 0) => regacc_data_rd_i(31 downto 0),
      regacc_data_wr_o(31 downto 0) => regacc_data_wr_o(31 downto 0),
      regacc_done_i => regacc_done_i,
      regacc_read_o => regacc_read_o,
      regacc_write_o => regacc_write_o,
      tcp_reset => user_data_reset,
      user_data_free => user_data_free
    );
end STRUCTURE;
