$date
	Wed Nov 13 12:20:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! s [2:0] $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 3 $ x [2:0] $end
$var reg 3 % y [2:0] $end
$scope module fa $end
$var wire 1 # c_in $end
$var wire 3 & x [2:0] $end
$var wire 3 ' y [2:0] $end
$var wire 3 ( s [2:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c_in2 $end
$var wire 1 * c_in1 $end
$scope module f0 $end
$var wire 1 # c_in $end
$var wire 1 * c_out $end
$var wire 1 + s $end
$var wire 1 , s1 $end
$var wire 1 - x $end
$var wire 1 . y $end
$upscope $end
$scope module f1 $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 / s $end
$var wire 1 0 s1 $end
$var wire 1 1 x $end
$var wire 1 2 y $end
$upscope $end
$scope module f2 $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 3 s $end
$var wire 1 4 s1 $end
$var wire 1 5 x $end
$var wire 1 6 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
06
05
x4
x3
02
01
x0
x/
0.
0-
x,
x+
x*
x)
bx (
b0 '
b0 &
b0 %
b0 $
0#
x"
bx !
$end
#1
0*
0,
00
04
#2
0)
0"
0+
bx00 !
bx00 (
0/
#3
b0 !
b0 (
03
#20
1.
12
1-
15
b11 %
b11 '
b101 $
b101 &
#21
1*
10
14
#22
1)
b100 !
b100 (
13
#23
1"
b0 !
b0 (
03
#40
