/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  reg [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = !(celloutsig_0_2z ? celloutsig_0_20z[2] : celloutsig_0_0z[1]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[3] | in_data[65]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_21z | celloutsig_0_21z);
  assign celloutsig_1_12z = ~((celloutsig_1_2z | celloutsig_1_11z[3]) & (celloutsig_1_5z[3] | celloutsig_1_4z[1]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | in_data[42]) & (celloutsig_0_0z[2] | celloutsig_0_4z));
  assign celloutsig_1_0z = ~((in_data[105] | in_data[147]) & (in_data[171] | in_data[98]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[155]) & (celloutsig_1_0z | in_data[102]));
  assign celloutsig_1_18z = celloutsig_1_5z[0] ^ celloutsig_1_8z;
  assign celloutsig_0_10z = celloutsig_0_8z ^ celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_5z[5:1] == { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[11:8], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z } == { in_data[20:18], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[138:134], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[115], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[105:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[21:15], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } <= in_data[26:2];
  assign celloutsig_0_2z = in_data[48:40] <= { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[8:4], celloutsig_1_2z } < { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_5z[7:1], celloutsig_0_2z, celloutsig_0_1z } < { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[158:151], celloutsig_1_3z } : { in_data[137:131], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_3z ? { celloutsig_1_4z[8:3], celloutsig_1_1z, celloutsig_1_0z } : { celloutsig_1_4z[6:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_5z[7] ? { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z } : in_data[179:175];
  assign celloutsig_0_5z = celloutsig_0_3z ? in_data[94:83] : { in_data[15:7], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_7z ? { in_data[82:74], celloutsig_0_4z, celloutsig_0_2z } : celloutsig_0_5z[10:0];
  assign celloutsig_0_17z = celloutsig_0_6z ? celloutsig_0_0z[4:2] : { celloutsig_0_9z[1], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[166:154] != { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_11z[2], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_18z } != { celloutsig_1_4z[1:0], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_0_1z = celloutsig_0_0z[3] & celloutsig_0_0z[4];
  assign celloutsig_0_26z = { celloutsig_0_5z[6:5], celloutsig_0_11z } ~^ { celloutsig_0_5z[3:2], celloutsig_0_8z };
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[87:83];
  always_latch
    if (!clkin_data[128]) celloutsig_1_9z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_9z = { celloutsig_1_4z[6:5], celloutsig_1_3z, celloutsig_1_6z };
  always_latch
    if (clkin_data[128]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_5z[2], celloutsig_1_9z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_16z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_16z = celloutsig_1_5z[7:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_20z = { celloutsig_0_17z[0], celloutsig_0_2z, celloutsig_0_7z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
