

================================================================
== Vitis HLS Report for 'load_mat_burst_3'
================================================================
* Date:           Thu Oct  2 21:26:17 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589837|   589837|  2.359 ms|  2.359 ms|  589836|  589836|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |   589835|   589835|        28|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1621|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      818|     -|
|Register             |        -|      -|      716|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      716|     2439|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_3_fu_218_p2                      |         +|   0|  0|  10|          10|           1|
    |add_ln25_fu_186_p2                        |         +|   0|  0|  16|          16|           1|
    |add_ln26_fu_278_p2                        |         +|   0|  0|  10|          10|           5|
    |add_ln30_100_fu_849_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_101_fu_879_p2                    |         +|   0|  0|  13|          13|          13|
    |add_ln30_102_fu_888_p2                    |         +|   0|  0|  20|          20|          20|
    |add_ln30_103_fu_904_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_104_fu_934_p2                    |         +|   0|  0|  13|          13|          13|
    |add_ln30_105_fu_943_p2                    |         +|   0|  0|  20|          20|          20|
    |add_ln30_106_fu_962_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_107_fu_1007_p2                   |         +|   0|  0|  20|          20|          20|
    |add_ln30_108_fu_1056_p2                   |         +|   0|  0|  64|          64|          64|
    |add_ln30_109_fu_1012_p2                   |         +|   0|  0|  12|          12|          12|
    |add_ln30_110_fu_1025_p2                   |         +|   0|  0|  20|          20|          20|
    |add_ln30_111_fu_1097_p2                   |         +|   0|  0|  64|          64|          64|
    |add_ln30_112_fu_1030_p2                   |         +|   0|  0|  14|          14|          13|
    |add_ln30_113_fu_1040_p2                   |         +|   0|  0|  20|          20|          20|
    |add_ln30_114_fu_1133_p2                   |         +|   0|  0|  64|          64|          64|
    |add_ln30_77_fu_351_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_78_fu_371_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_79_fu_401_p2                     |         +|   0|  0|  11|          11|          10|
    |add_ln30_80_fu_411_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_81_fu_430_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_82_fu_460_p2                     |         +|   0|  0|  12|          12|          11|
    |add_ln30_83_fu_470_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_84_fu_486_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_85_fu_516_p2                     |         +|   0|  0|  12|          12|          12|
    |add_ln30_86_fu_525_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_87_fu_541_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_88_fu_578_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_89_fu_594_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_90_fu_624_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_91_fu_639_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_92_fu_669_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_93_fu_684_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_94_fu_714_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_95_fu_729_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_96_fu_774_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_97_fu_793_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_98_fu_823_p2                     |         +|   0|  0|  13|          13|          12|
    |add_ln30_99_fu_833_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_fu_314_p2                        |         +|   0|  0|  64|          64|          64|
    |sub_ln30_fu_252_p2                        |         -|   0|  0|  20|          20|          20|
    |ap_block_pp0_stage0_11001_grp0            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001_grp31          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001_grp10          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001_grp32          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001_grp11          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001_grp14          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_subdone              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001_grp16          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001_grp17          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_subdone              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001_grp18          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001_grp19          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_subdone              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp22           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001_grp23           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp2            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001_grp24           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp3            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001_grp25           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp4            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001_grp26           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp5            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001_grp27           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001_grp6            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001_grp28           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001_grp7            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001_grp29           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001_grp8            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001_grp30           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001_grp9            |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io_grp9                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1311                         |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_192_p2                       |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln26_fu_204_p2                       |      icmp|   0|  0|   6|          10|          10|
    |ap_block_pp0_stage0_01001_grp20           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp21           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001_grp12          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001_grp13          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0_grp12  |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1_grp20   |        or|   0|  0|   2|           1|           1|
    |select_ln25_3_fu_224_p3                   |    select|   0|  0|  10|           1|          10|
    |select_ln25_fu_210_p3                     |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|1621|        1562|        1548|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |   11|         17|    1|         17|
    |ap_done_int                           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    1|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   16|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   16|          2|   16|         32|
    |ap_sig_allocacmp_r_load               |   16|          2|   10|         20|
    |c_fu_124                              |   16|          2|   10|         20|
    |gmem5_blk_n_AR                        |    1|          2|    1|          2|
    |gmem5_blk_n_R                         |    1|          2|    1|          2|
    |indvar_flatten_fu_128                 |   16|          2|   16|         32|
    |m_axi_gmem5_0_ARADDR                  |  704|         17|   64|       1088|
    |mat_stream_blk_n                      |    1|          2|    1|          2|
    |r_fu_120                              |   16|          2|   10|         20|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  818|         60|  144|       1263|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln30_102_reg_1405                            |  20|   0|   20|          0|
    |add_ln30_105_reg_1416                            |  20|   0|   20|          0|
    |add_ln30_107_reg_1427                            |  20|   0|   20|          0|
    |add_ln30_110_reg_1432                            |  20|   0|   20|          0|
    |add_ln30_113_reg_1437                            |  20|   0|   20|          0|
    |add_ln30_77_reg_1249                             |  20|   0|   20|          0|
    |add_ln30_80_reg_1270                             |  20|   0|   20|          0|
    |add_ln30_83_reg_1292                             |  20|   0|   20|          0|
    |add_ln30_86_reg_1308                             |  20|   0|   20|          0|
    |add_ln30_88_reg_1333                             |  20|   0|   20|          0|
    |add_ln30_90_reg_1344                             |  20|   0|   20|          0|
    |add_ln30_92_reg_1355                             |  20|   0|   20|          0|
    |add_ln30_94_reg_1366                             |  20|   0|   20|          0|
    |add_ln30_96_reg_1377                             |  20|   0|   20|          0|
    |add_ln30_99_reg_1394                             |  20|   0|   20|          0|
    |ap_CS_fsm                                        |  16|   0|   16|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg_iter0  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp20_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp21_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp10_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp31_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp11_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp32_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp12_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp13_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp14_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp15_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp16_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp17_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage15_subdone_grp18_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage15_subdone_grp19_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp22_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp23_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp2_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp24_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp3_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp25_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp4_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp26_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp5_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp27_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp6_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp28_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp7_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp29_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp8_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp30_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp9_done_reg        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |c_fu_124                                         |  10|   0|   10|          0|
    |gmem5_addr_14_reg_1448                           |  64|   0|   64|          0|
    |gmem5_addr_15_reg_1455                           |  64|   0|   64|          0|
    |icmp_ln25_reg_1205                               |   1|   0|    1|          0|
    |indvar_flatten_fu_128                            |  16|   0|   16|          0|
    |mat_read_reg_1185                                |  64|   0|   64|          0|
    |or_ln30_3_reg_1319                               |   8|   0|   20|         12|
    |or_ln_reg_1242                                   |  10|   0|   20|         10|
    |r_fu_120                                         |  10|   0|   10|          0|
    |select_ln25_3_reg_1209                           |  10|   0|   10|          0|
    |tmp_reg_1220                                     |  10|   0|   10|          0|
    |tmp_s_reg_1226                                   |   8|   0|    8|          0|
    |zext_ln25_reg_1231                               |  10|   0|   20|         10|
    |zext_ln30_61_reg_1382                            |  10|   0|   13|          3|
    |zext_ln30_62_reg_1275                            |  10|   0|   12|          2|
    |zext_ln30_63_reg_1254                            |  10|   0|   11|          1|
    |zext_ln30_66_reg_1265                            |  11|   0|   20|          9|
    |zext_ln30_68_reg_1287                            |  12|   0|   20|          8|
    |zext_ln30_70_reg_1303                            |  12|   0|   20|          8|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 716|   0|  779|         63|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_mat_burst.3|  return value|
|m_axi_gmem5_0_AWVALID      |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWREADY      |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWADDR       |  out|   64|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWID         |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWLEN        |  out|   32|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWSIZE       |  out|    3|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWBURST      |  out|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWLOCK       |  out|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWCACHE      |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWPROT       |  out|    3|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWQOS        |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWREGION     |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_AWUSER       |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WVALID       |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WREADY       |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WDATA        |  out|   32|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WSTRB        |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WLAST        |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WID          |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_WUSER        |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARVALID      |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARREADY      |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARADDR       |  out|   64|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARID         |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARLEN        |  out|   32|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARSIZE       |  out|    3|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARBURST      |  out|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARLOCK       |  out|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARCACHE      |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARPROT       |  out|    3|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARQOS        |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARREGION     |  out|    4|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_ARUSER       |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RVALID       |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RREADY       |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RDATA        |   in|   32|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RLAST        |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RID          |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RFIFONUM     |   in|   13|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RUSER        |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_RRESP        |   in|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_BVALID       |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_BREADY       |  out|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_BRESP        |   in|    2|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_BID          |   in|    1|       m_axi|             gmem5|       pointer|
|m_axi_gmem5_0_BUSER        |   in|    1|       m_axi|             gmem5|       pointer|
|mat_stream_din             |  out|   32|     ap_fifo|        mat_stream|       pointer|
|mat_stream_full_n          |   in|    1|     ap_fifo|        mat_stream|       pointer|
|mat_stream_write           |  out|    1|     ap_fifo|        mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    9|     ap_fifo|        mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    9|     ap_fifo|        mat_stream|       pointer|
|mat                        |   in|   64|   ap_stable|               mat|        scalar|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 16, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_MatMul.cpp:26]   --->   Operation 31 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_MatMul.cpp:25]   --->   Operation 32 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %mat, i1 1, void @p_str"   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem5, i1 1, void @p_str"   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mat" [kernel_MatMul.cpp:22]   --->   Operation 38 'read' 'mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 0, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 40 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 0, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln25 = add i16 %indvar_flatten_load, i16 1" [kernel_MatMul.cpp:25]   --->   Operation 44 'add' 'add_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i16 %indvar_flatten_load, i16 36864" [kernel_MatMul.cpp:25]   --->   Operation 45 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.end15" [kernel_MatMul.cpp:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_ult  i10 %r_load, i10 768" [kernel_MatMul.cpp:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i10 %r_load, i10 0" [kernel_MatMul.cpp:25]   --->   Operation 50 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln25_3 = add i10 %c_load, i10 1" [kernel_MatMul.cpp:25]   --->   Operation 51 'add' 'add_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.37ns)   --->   "%select_ln25_3 = select i1 %icmp_ln26, i10 %c_load, i10 %add_ln25_3" [kernel_MatMul.cpp:25]   --->   Operation 52 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln25, i10 0" [kernel_MatMul.cpp:30]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln25, i8 0" [kernel_MatMul.cpp:30]   --->   Operation 54 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln30_76 = zext i18 %tmp_11" [kernel_MatMul.cpp:30]   --->   Operation 55 'zext' 'zext_ln30_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%sub_ln30 = sub i20 %p_shl, i20 %zext_ln30_76" [kernel_MatMul.cpp:30]   --->   Operation 56 'sub' 'sub_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %sub_ln30, i32 10, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln30, i32 12, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 58 'partselect' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%add_ln26 = add i10 %select_ln25, i10 16" [kernel_MatMul.cpp:26]   --->   Operation 59 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.39ns)   --->   "%store_ln25 = store i16 %add_ln25, i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 60 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>
ST_1 : Operation 61 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %select_ln25_3, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 61 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>
ST_1 : Operation 62 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 62 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:25]   --->   Operation 63 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i10.i2, i10 %tmp, i10 %select_ln25_3, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_64 = zext i22 %shl_ln" [kernel_MatMul.cpp:30]   --->   Operation 65 'zext' 'zext_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln30 = add i64 %zext_ln30_64, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 66 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [kernel_MatMul.cpp:30]   --->   Operation 68 'sext' 'sext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i32 %gmem5, i64 %sext_ln30" [kernel_MatMul.cpp:30]   --->   Operation 69 'getelementptr' 'gmem5_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_req = muxlogic i64 %gmem5_addr"   --->   Operation 70 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_2 : Operation 71 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_req = muxlogic i64 1"   --->   Operation 71 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_2 : Operation 72 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 72 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp, i10 768" [kernel_MatMul.cpp:30]   --->   Operation 73 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.80ns)   --->   "%add_ln30_77 = add i20 %or_ln, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 74 'add' 'add_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln30_63 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 75 'zext' 'zext_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 76 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 76 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln30_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_77, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 77 'bitconcatenate' 'shl_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln30_65 = zext i22 %shl_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 78 'zext' 'zext_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.01ns)   --->   "%add_ln30_78 = add i64 %zext_ln30_65, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 79 'add' 'add_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_78, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 80 'partselect' 'trunc_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_31 = sext i62 %trunc_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 81 'sext' 'sext_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%gmem5_addr_1 = getelementptr i32 %gmem5, i64 %sext_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 82 'getelementptr' 'gmem5_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_1_req = muxlogic i64 %gmem5_addr_1"   --->   Operation 83 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_3 : Operation 84 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_1_req = muxlogic i64 1"   --->   Operation 84 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_3 : Operation 85 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 85 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln30_79 = add i11 %zext_ln30_63, i11 768" [kernel_MatMul.cpp:30]   --->   Operation 86 'add' 'add_ln30_79' <Predicate = (!icmp_ln25)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_66 = zext i11 %add_ln30_79" [kernel_MatMul.cpp:30]   --->   Operation 87 'zext' 'zext_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.80ns)   --->   "%add_ln30_80 = add i20 %or_ln, i20 %zext_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 88 'add' 'add_ln30_80' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln30_62 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 89 'zext' 'zext_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 90 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 90 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 91 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln30_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_80, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 92 'bitconcatenate' 'shl_ln30_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln30_67 = zext i22 %shl_ln30_29" [kernel_MatMul.cpp:30]   --->   Operation 93 'zext' 'zext_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln30_81 = add i64 %zext_ln30_67, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 94 'add' 'add_ln30_81' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln30_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_81, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 95 'partselect' 'trunc_ln30_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln30_32 = sext i62 %trunc_ln30_29" [kernel_MatMul.cpp:30]   --->   Operation 96 'sext' 'sext_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%gmem5_addr_2 = getelementptr i32 %gmem5, i64 %sext_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 97 'getelementptr' 'gmem5_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_2_req = muxlogic i64 %gmem5_addr_2"   --->   Operation 98 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_4 : Operation 99 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_2_req = muxlogic i64 1"   --->   Operation 99 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_4 : Operation 100 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 100 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln30_82 = add i12 %zext_ln30_62, i12 1536" [kernel_MatMul.cpp:30]   --->   Operation 101 'add' 'add_ln30_82' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30_68 = zext i12 %add_ln30_82" [kernel_MatMul.cpp:30]   --->   Operation 102 'zext' 'zext_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.80ns)   --->   "%add_ln30_83 = add i20 %or_ln, i20 %zext_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 103 'add' 'add_ln30_83' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 104 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 104 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 105 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 106 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln30_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_83, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 107 'bitconcatenate' 'shl_ln30_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln30_69 = zext i22 %shl_ln30_30" [kernel_MatMul.cpp:30]   --->   Operation 108 'zext' 'zext_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln30_84 = add i64 %zext_ln30_69, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 109 'add' 'add_ln30_84' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln30_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_84, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 110 'partselect' 'trunc_ln30_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln30_33 = sext i62 %trunc_ln30_30" [kernel_MatMul.cpp:30]   --->   Operation 111 'sext' 'sext_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%gmem5_addr_3 = getelementptr i32 %gmem5, i64 %sext_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 112 'getelementptr' 'gmem5_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_3_req = muxlogic i64 %gmem5_addr_3"   --->   Operation 113 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_5 : Operation 114 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_3_req = muxlogic i64 1"   --->   Operation 114 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_5 : Operation 115 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 115 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 116 [1/1] (0.77ns)   --->   "%add_ln30_85 = add i12 %zext_ln30_62, i12 2304" [kernel_MatMul.cpp:30]   --->   Operation 116 'add' 'add_ln30_85' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30_70 = zext i12 %add_ln30_85" [kernel_MatMul.cpp:30]   --->   Operation 117 'zext' 'zext_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.80ns)   --->   "%add_ln30_86 = add i20 %or_ln, i20 %zext_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 118 'add' 'add_ln30_86' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 119 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 119 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 120 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 120 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 121 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 121 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 122 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 122 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln30_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_86, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 123 'bitconcatenate' 'shl_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln30_71 = zext i22 %shl_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 124 'zext' 'zext_ln30_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.01ns)   --->   "%add_ln30_87 = add i64 %zext_ln30_71, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 125 'add' 'add_ln30_87' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln30_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_87, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 126 'partselect' 'trunc_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln30_34 = sext i62 %trunc_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 127 'sext' 'sext_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%gmem5_addr_4 = getelementptr i32 %gmem5, i64 %sext_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 128 'getelementptr' 'gmem5_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_4_req = muxlogic i64 %gmem5_addr_4"   --->   Operation 129 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_6 : Operation 130 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_4_req = muxlogic i64 1"   --->   Operation 130 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_6 : Operation 131 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 131 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln30_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %tmp_s, i12 3840" [kernel_MatMul.cpp:30]   --->   Operation 132 'bitconcatenate' 'or_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.80ns)   --->   "%add_ln30_88 = add i20 %or_ln30_3, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 133 'add' 'add_ln30_88' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 134 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 134 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 135 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 136 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 137 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 138 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 138 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln30_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_88, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 139 'bitconcatenate' 'shl_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln30_72 = zext i22 %shl_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 140 'zext' 'zext_ln30_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.01ns)   --->   "%add_ln30_89 = add i64 %zext_ln30_72, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 141 'add' 'add_ln30_89' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln30_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_89, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 142 'partselect' 'trunc_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln30_35 = sext i62 %trunc_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 143 'sext' 'sext_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%gmem5_addr_5 = getelementptr i32 %gmem5, i64 %sext_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 144 'getelementptr' 'gmem5_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_5_req = muxlogic i64 %gmem5_addr_5"   --->   Operation 145 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_7 : Operation 146 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_5_req = muxlogic i64 1"   --->   Operation 146 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_7 : Operation 147 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 147 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 148 [1/1] (0.80ns)   --->   "%add_ln30_90 = add i20 %or_ln30_3, i20 %zext_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 148 'add' 'add_ln30_90' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 149 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 149 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 150 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 151 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 151 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 152 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 152 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 153 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 153 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 154 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln30_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_90, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 155 'bitconcatenate' 'shl_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln30_73 = zext i22 %shl_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 156 'zext' 'zext_ln30_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln30_91 = add i64 %zext_ln30_73, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 157 'add' 'add_ln30_91' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln30_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_91, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 158 'partselect' 'trunc_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln30_36 = sext i62 %trunc_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 159 'sext' 'sext_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%gmem5_addr_6 = getelementptr i32 %gmem5, i64 %sext_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 160 'getelementptr' 'gmem5_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_6_req = muxlogic i64 %gmem5_addr_6"   --->   Operation 161 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_8 : Operation 162 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_6_req = muxlogic i64 1"   --->   Operation 162 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_8 : Operation 163 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 163 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 164 [1/1] (0.80ns)   --->   "%add_ln30_92 = add i20 %or_ln30_3, i20 %zext_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 164 'add' 'add_ln30_92' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 165 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 165 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 166 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 167 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 167 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 168 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 168 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 169 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 169 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 170 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 170 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 171 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln30_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_92, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 172 'bitconcatenate' 'shl_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln30_74 = zext i22 %shl_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 173 'zext' 'zext_ln30_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.01ns)   --->   "%add_ln30_93 = add i64 %zext_ln30_74, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 174 'add' 'add_ln30_93' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln30_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_93, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 175 'partselect' 'trunc_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln30_37 = sext i62 %trunc_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 176 'sext' 'sext_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%gmem5_addr_7 = getelementptr i32 %gmem5, i64 %sext_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 177 'getelementptr' 'gmem5_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_7_req = muxlogic i64 %gmem5_addr_7"   --->   Operation 178 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_9 : Operation 179 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_7_req = muxlogic i64 1"   --->   Operation 179 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_9 : Operation 180 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 180 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 181 [1/1] (0.80ns)   --->   "%add_ln30_94 = add i20 %or_ln30_3, i20 %zext_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 181 'add' 'add_ln30_94' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 182 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 182 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 183 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 183 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 184 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 184 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 185 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 185 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 186 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 186 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 187 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 187 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 188 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 189 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln30_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_94, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 190 'bitconcatenate' 'shl_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln30_75 = zext i22 %shl_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 191 'zext' 'zext_ln30_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.01ns)   --->   "%add_ln30_95 = add i64 %zext_ln30_75, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 192 'add' 'add_ln30_95' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln30_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_95, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 193 'partselect' 'trunc_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln30_38 = sext i62 %trunc_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 194 'sext' 'sext_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%gmem5_addr_8 = getelementptr i32 %gmem5, i64 %sext_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 195 'getelementptr' 'gmem5_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_8_req = muxlogic i64 %gmem5_addr_8"   --->   Operation 196 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_10 : Operation 197 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_8_req = muxlogic i64 1"   --->   Operation 197 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_10 : Operation 198 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 198 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln30_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 199 'bitconcatenate' 'or_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln30_46 = sext i11 %or_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 200 'sext' 'sext_ln30_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln30_84 = zext i12 %sext_ln30_46" [kernel_MatMul.cpp:30]   --->   Operation 201 'zext' 'zext_ln30_84' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.80ns)   --->   "%add_ln30_96 = add i20 %or_ln30_3, i20 %zext_ln30_84" [kernel_MatMul.cpp:30]   --->   Operation 202 'add' 'add_ln30_96' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln30_61 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 203 'zext' 'zext_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 204 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 204 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 205 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 206 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 207 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 208 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 208 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 209 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 210 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 211 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 212 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 212 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln30_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_96, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 213 'bitconcatenate' 'shl_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln30_77 = zext i22 %shl_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 214 'zext' 'zext_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (1.01ns)   --->   "%add_ln30_97 = add i64 %zext_ln30_77, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 215 'add' 'add_ln30_97' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln30_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_97, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 216 'partselect' 'trunc_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln30_39 = sext i62 %trunc_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 217 'sext' 'sext_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%gmem5_addr_9 = getelementptr i32 %gmem5, i64 %sext_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 218 'getelementptr' 'gmem5_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_9_req = muxlogic i64 %gmem5_addr_9"   --->   Operation 219 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_11 : Operation 220 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_9_req = muxlogic i64 1"   --->   Operation 220 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_11 : Operation 221 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 221 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 222 [1/1] (0.77ns)   --->   "%add_ln30_98 = add i13 %zext_ln30_61, i13 3840" [kernel_MatMul.cpp:30]   --->   Operation 222 'add' 'add_ln30_98' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln30_78 = zext i13 %add_ln30_98" [kernel_MatMul.cpp:30]   --->   Operation 223 'zext' 'zext_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.80ns)   --->   "%add_ln30_99 = add i20 %or_ln30_3, i20 %zext_ln30_78" [kernel_MatMul.cpp:30]   --->   Operation 224 'add' 'add_ln30_99' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 225 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 225 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 226 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 226 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 227 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 227 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 228 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 228 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 229 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 229 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 230 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 230 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 231 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 231 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 232 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 232 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 233 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 233 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 234 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 234 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln30_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_99, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 235 'bitconcatenate' 'shl_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln30_79 = zext i22 %shl_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 236 'zext' 'zext_ln30_79' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (1.01ns)   --->   "%add_ln30_100 = add i64 %zext_ln30_79, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 237 'add' 'add_ln30_100' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln30_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_100, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 238 'partselect' 'trunc_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln30_40 = sext i62 %trunc_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 239 'sext' 'sext_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%gmem5_addr_10 = getelementptr i32 %gmem5, i64 %sext_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 240 'getelementptr' 'gmem5_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_10_req = muxlogic i64 %gmem5_addr_10"   --->   Operation 241 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_12 : Operation 242 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_10_req = muxlogic i64 1"   --->   Operation 242 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_12 : Operation 243 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 243 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [1/1] (0.77ns)   --->   "%add_ln30_101 = add i13 %zext_ln30_61, i13 4608" [kernel_MatMul.cpp:30]   --->   Operation 244 'add' 'add_ln30_101' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln30_80 = zext i13 %add_ln30_101" [kernel_MatMul.cpp:30]   --->   Operation 245 'zext' 'zext_ln30_80' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.80ns)   --->   "%add_ln30_102 = add i20 %or_ln30_3, i20 %zext_ln30_80" [kernel_MatMul.cpp:30]   --->   Operation 246 'add' 'add_ln30_102' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.28ns)   --->   "%ret_ln34 = ret" [kernel_MatMul.cpp:34]   --->   Operation 480 'ret' 'ret_ln34' <Predicate = (icmp_ln25)> <Delay = 0.28>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 247 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_read = muxlogic"   --->   Operation 247 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_13 : Operation 248 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr" [kernel_MatMul.cpp:30]   --->   Operation 248 'read' 'gmem5_addr_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 249 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_read"   --->   Operation 249 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_13 : Operation 250 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_read" [kernel_MatMul.cpp:30]   --->   Operation 250 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_13 : Operation 251 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 251 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 252 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 252 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 253 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 253 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 254 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 254 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 255 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 255 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 256 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 256 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 257 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 257 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 258 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 259 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 260 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 260 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln30_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_102, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 261 'bitconcatenate' 'shl_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln30_81 = zext i22 %shl_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 262 'zext' 'zext_ln30_81' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (1.01ns)   --->   "%add_ln30_103 = add i64 %zext_ln30_81, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 263 'add' 'add_ln30_103' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln30_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_103, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 264 'partselect' 'trunc_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln30_41 = sext i62 %trunc_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 265 'sext' 'sext_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%gmem5_addr_11 = getelementptr i32 %gmem5, i64 %sext_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 266 'getelementptr' 'gmem5_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_11_req = muxlogic i64 %gmem5_addr_11"   --->   Operation 267 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_13 : Operation 268 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_11_req = muxlogic i64 1"   --->   Operation 268 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_13 : Operation 269 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 269 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [1/1] (0.77ns)   --->   "%add_ln30_104 = add i13 %zext_ln30_61, i13 5376" [kernel_MatMul.cpp:30]   --->   Operation 270 'add' 'add_ln30_104' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln30_82 = zext i13 %add_ln30_104" [kernel_MatMul.cpp:30]   --->   Operation 271 'zext' 'zext_ln30_82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.80ns)   --->   "%add_ln30_105 = add i20 %or_ln30_3, i20 %zext_ln30_82" [kernel_MatMul.cpp:30]   --->   Operation 272 'add' 'add_ln30_105' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 273 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_1_read = muxlogic"   --->   Operation 274 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_14 : Operation 275 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_1" [kernel_MatMul.cpp:30]   --->   Operation 275 'read' 'gmem5_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_1_read"   --->   Operation 276 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_14 : Operation 277 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_1_read" [kernel_MatMul.cpp:30]   --->   Operation 277 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_14 : Operation 278 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 278 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 279 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 279 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 280 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 280 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 281 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 281 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 282 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 283 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 283 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 284 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 284 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 285 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 285 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 286 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 286 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 287 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln30_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_105, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 288 'bitconcatenate' 'shl_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln30_83 = zext i22 %shl_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 289 'zext' 'zext_ln30_83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (1.01ns)   --->   "%add_ln30_106 = add i64 %zext_ln30_83, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 290 'add' 'add_ln30_106' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln30_39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_106, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 291 'partselect' 'trunc_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln30_42 = sext i62 %trunc_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 292 'sext' 'sext_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%gmem5_addr_12 = getelementptr i32 %gmem5, i64 %sext_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 293 'getelementptr' 'gmem5_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_12_req = muxlogic i64 %gmem5_addr_12"   --->   Operation 294 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_14 : Operation 295 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_12_req = muxlogic i64 1"   --->   Operation 295 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_14 : Operation 296 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 296 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln30_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln30_63" [kernel_MatMul.cpp:30]   --->   Operation 297 'bitconcatenate' 'or_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln30_47 = sext i12 %or_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 298 'sext' 'sext_ln30_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln30_85 = zext i13 %sext_ln30_47" [kernel_MatMul.cpp:30]   --->   Operation 299 'zext' 'zext_ln30_85' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.80ns)   --->   "%add_ln30_107 = add i20 %or_ln30_3, i20 %zext_ln30_85" [kernel_MatMul.cpp:30]   --->   Operation 300 'add' 'add_ln30_107' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.77ns)   --->   "%add_ln30_109 = add i12 %zext_ln30_62, i12 2816" [kernel_MatMul.cpp:30]   --->   Operation 301 'add' 'add_ln30_109' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln30_48 = sext i12 %add_ln30_109" [kernel_MatMul.cpp:30]   --->   Operation 302 'sext' 'sext_ln30_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln30_87 = zext i13 %sext_ln30_48" [kernel_MatMul.cpp:30]   --->   Operation 303 'zext' 'zext_ln30_87' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.80ns)   --->   "%add_ln30_110 = add i20 %or_ln30_3, i20 %zext_ln30_87" [kernel_MatMul.cpp:30]   --->   Operation 304 'add' 'add_ln30_110' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.78ns)   --->   "%add_ln30_112 = add i14 %zext_ln30, i14 7680" [kernel_MatMul.cpp:30]   --->   Operation 305 'add' 'add_ln30_112' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln30_89 = zext i14 %add_ln30_112" [kernel_MatMul.cpp:30]   --->   Operation 306 'zext' 'zext_ln30_89' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.80ns)   --->   "%add_ln30_113 = add i20 %or_ln30_3, i20 %zext_ln30_89" [kernel_MatMul.cpp:30]   --->   Operation 307 'add' 'add_ln30_113' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 308 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_2_read = muxlogic"   --->   Operation 308 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_2_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_15 : Operation 309 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_2" [kernel_MatMul.cpp:30]   --->   Operation 309 'read' 'gmem5_addr_2_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 310 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_2_read"   --->   Operation 310 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_15 : Operation 311 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_2_read" [kernel_MatMul.cpp:30]   --->   Operation 311 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_15 : Operation 312 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 312 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 313 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 313 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 314 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 314 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 315 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 315 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 316 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 316 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 317 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 317 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 318 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 319 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 319 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 320 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 320 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 321 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 321 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln30_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_107, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 322 'bitconcatenate' 'shl_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln30_86 = zext i22 %shl_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 323 'zext' 'zext_ln30_86' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (1.01ns)   --->   "%add_ln30_108 = add i64 %zext_ln30_86, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 324 'add' 'add_ln30_108' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln30_40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_108, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 325 'partselect' 'trunc_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln30_43 = sext i62 %trunc_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 326 'sext' 'sext_ln30_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%gmem5_addr_13 = getelementptr i32 %gmem5, i64 %sext_ln30_43" [kernel_MatMul.cpp:30]   --->   Operation 327 'getelementptr' 'gmem5_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_13_req = muxlogic i64 %gmem5_addr_13"   --->   Operation 328 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_15 : Operation 329 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_13_req = muxlogic i64 1"   --->   Operation 329 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_15 : Operation 330 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 330 'readreq' 'gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln30_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_110, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 331 'bitconcatenate' 'shl_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln30_88 = zext i22 %shl_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 332 'zext' 'zext_ln30_88' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (1.01ns)   --->   "%add_ln30_111 = add i64 %zext_ln30_88, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 333 'add' 'add_ln30_111' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln30_41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_111, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 334 'partselect' 'trunc_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln30_44 = sext i62 %trunc_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 335 'sext' 'sext_ln30_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%gmem5_addr_14 = getelementptr i32 %gmem5, i64 %sext_ln30_44" [kernel_MatMul.cpp:30]   --->   Operation 336 'getelementptr' 'gmem5_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln30_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_113, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 337 'bitconcatenate' 'shl_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln30_90 = zext i22 %shl_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 338 'zext' 'zext_ln30_90' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (1.01ns)   --->   "%add_ln30_114 = add i64 %zext_ln30_90, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 339 'add' 'add_ln30_114' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln30_42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_114, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 340 'partselect' 'trunc_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln30_45 = sext i62 %trunc_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 341 'sext' 'sext_ln30_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%gmem5_addr_15 = getelementptr i32 %gmem5, i64 %sext_ln30_45" [kernel_MatMul.cpp:30]   --->   Operation 342 'getelementptr' 'gmem5_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 343 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_3_read = muxlogic"   --->   Operation 343 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_3_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_16 : Operation 344 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_3" [kernel_MatMul.cpp:30]   --->   Operation 344 'read' 'gmem5_addr_3_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 345 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_3_read"   --->   Operation 345 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_16 : Operation 346 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_3_read" [kernel_MatMul.cpp:30]   --->   Operation 346 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_16 : Operation 347 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 347 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 348 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 349 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 349 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 350 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 350 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 351 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 351 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 352 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 352 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 353 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 353 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 354 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 354 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 355 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 355 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 356 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 356 'readreq' 'gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 357 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_14_req = muxlogic i64 %gmem5_addr_14"   --->   Operation 357 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_16 : Operation 358 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_14_req = muxlogic i64 1"   --->   Operation 358 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_16 : Operation 359 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 359 'readreq' 'gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 360 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_4_read = muxlogic"   --->   Operation 360 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_4_read' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 361 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_4" [kernel_MatMul.cpp:30]   --->   Operation 361 'read' 'gmem5_addr_4_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 362 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_4_read"   --->   Operation 362 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 363 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_4_read" [kernel_MatMul.cpp:30]   --->   Operation 363 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_17 : Operation 364 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 364 'readreq' 'gmem5_load_5_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 365 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 365 'readreq' 'gmem5_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 366 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 366 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 367 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 367 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 368 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 368 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 369 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 369 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 370 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 370 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 371 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 371 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 372 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 372 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 373 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 373 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 374 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_15_req = muxlogic i64 %gmem5_addr_15"   --->   Operation 374 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 375 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_15_req = muxlogic i64 1"   --->   Operation 375 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 376 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 376 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 377 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_5_read = muxlogic"   --->   Operation 377 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_5_read' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 378 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_5" [kernel_MatMul.cpp:30]   --->   Operation 378 'read' 'gmem5_addr_5_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 379 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_5_read"   --->   Operation 379 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 380 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_5_read" [kernel_MatMul.cpp:30]   --->   Operation 380 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_18 : Operation 381 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 381 'readreq' 'gmem5_load_6_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 382 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 382 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 383 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 383 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 384 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 384 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 385 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 385 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 386 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 386 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 387 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 387 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 388 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 388 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 389 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 389 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 390 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 390 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 391 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_6_read = muxlogic"   --->   Operation 391 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_6_read' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 392 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_6" [kernel_MatMul.cpp:30]   --->   Operation 392 'read' 'gmem5_addr_6_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 393 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_6_read"   --->   Operation 393 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 394 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_6_read" [kernel_MatMul.cpp:30]   --->   Operation 394 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_19 : Operation 395 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 395 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 396 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 396 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 397 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 397 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 398 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 398 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 399 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 399 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 400 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 400 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 401 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 401 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 402 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 402 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 403 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 403 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 404 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_7_read = muxlogic"   --->   Operation 404 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_7_read' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 405 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_7" [kernel_MatMul.cpp:30]   --->   Operation 405 'read' 'gmem5_addr_7_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 406 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_7_read"   --->   Operation 406 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 407 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_7_read" [kernel_MatMul.cpp:30]   --->   Operation 407 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_20 : Operation 408 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 408 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 409 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 409 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 410 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 410 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 411 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 411 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 412 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 412 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 413 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 413 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 414 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 414 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 415 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 415 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 416 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_8_read = muxlogic"   --->   Operation 416 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_8_read' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 417 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_8" [kernel_MatMul.cpp:30]   --->   Operation 417 'read' 'gmem5_addr_8_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 418 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_8_read"   --->   Operation 418 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 419 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_8_read" [kernel_MatMul.cpp:30]   --->   Operation 419 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_21 : Operation 420 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 420 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 421 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 421 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 422 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 422 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 423 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 423 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 424 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 424 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 425 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 425 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 426 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 426 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 427 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_9_read = muxlogic"   --->   Operation 427 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_9_read' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 428 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_9" [kernel_MatMul.cpp:30]   --->   Operation 428 'read' 'gmem5_addr_9_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 429 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_9_read"   --->   Operation 429 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 430 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_9_read" [kernel_MatMul.cpp:30]   --->   Operation 430 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_22 : Operation 431 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 431 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 432 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 432 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 433 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 433 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 434 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 434 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 435 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 435 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 436 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 436 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 437 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_10_read = muxlogic"   --->   Operation 437 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_10_read' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 438 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_10" [kernel_MatMul.cpp:30]   --->   Operation 438 'read' 'gmem5_addr_10_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 439 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_10_read"   --->   Operation 439 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 440 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_10_read" [kernel_MatMul.cpp:30]   --->   Operation 440 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_23 : Operation 441 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 441 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 442 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 442 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 443 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 443 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 444 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 444 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 445 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 445 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 446 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_11_read = muxlogic"   --->   Operation 446 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_11_read' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 447 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_11" [kernel_MatMul.cpp:30]   --->   Operation 447 'read' 'gmem5_addr_11_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 448 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_11_read"   --->   Operation 448 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 449 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_11_read" [kernel_MatMul.cpp:30]   --->   Operation 449 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_24 : Operation 450 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 450 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 451 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 451 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 452 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 452 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 453 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 453 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 454 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_12_read = muxlogic"   --->   Operation 454 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_12_read' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 455 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_12" [kernel_MatMul.cpp:30]   --->   Operation 455 'read' 'gmem5_addr_12_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 456 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_12_read"   --->   Operation 456 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 457 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_12_read" [kernel_MatMul.cpp:30]   --->   Operation 457 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_25 : Operation 458 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 458 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 459 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 459 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 460 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 460 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 461 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_13_read = muxlogic"   --->   Operation 461 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_13_read' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 462 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_13" [kernel_MatMul.cpp:30]   --->   Operation 462 'read' 'gmem5_addr_13_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 463 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_13_read"   --->   Operation 463 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 464 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_13_read" [kernel_MatMul.cpp:30]   --->   Operation 464 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_26 : Operation 465 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 465 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 466 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 466 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 467 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_14_read = muxlogic"   --->   Operation 467 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_14_read' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 468 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_14" [kernel_MatMul.cpp:30]   --->   Operation 468 'read' 'gmem5_addr_14_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 469 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_14_read"   --->   Operation 469 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 470 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_14_read" [kernel_MatMul.cpp:30]   --->   Operation 470 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_27 : Operation 471 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 471 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 472 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:27]   --->   Operation 474 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_15_read = muxlogic"   --->   Operation 475 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_15_read' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 476 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem5_addr_15" [kernel_MatMul.cpp:30]   --->   Operation 476 'read' 'gmem5_addr_15_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 477 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_15_read"   --->   Operation 477 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 478 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_15_read" [kernel_MatMul.cpp:30]   --->   Operation 478 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:26]   --->   Operation 479 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ mat_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                                      (alloca           ) [ 01000000000000000000000000000]
c                                      (alloca           ) [ 01000000000000000000000000000]
indvar_flatten                         (alloca           ) [ 01000000000000000000000000000]
specstablecontent_ln0                  (specstablecontent) [ 00000000000000000000000000000]
specstablecontent_ln0                  (specstablecontent) [ 00000000000000000000000000000]
specinterface_ln0                      (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0                      (specinterface    ) [ 00000000000000000000000000000]
mat_read                               (read             ) [ 00111111111111110000000000000]
store_ln0                              (store            ) [ 00000000000000000000000000000]
store_ln25                             (store            ) [ 00000000000000000000000000000]
store_ln26                             (store            ) [ 00000000000000000000000000000]
br_ln25                                (br               ) [ 00000000000000000000000000000]
indvar_flatten_load                    (load             ) [ 00000000000000000000000000000]
add_ln25                               (add              ) [ 00000000000000000000000000000]
icmp_ln25                              (icmp             ) [ 01111111111111111000000000000]
br_ln25                                (br               ) [ 00000000000000000000000000000]
r_load                                 (load             ) [ 00000000000000000000000000000]
c_load                                 (load             ) [ 00000000000000000000000000000]
icmp_ln26                              (icmp             ) [ 00000000000000000000000000000]
select_ln25                            (select           ) [ 00000000000000000000000000000]
add_ln25_3                             (add              ) [ 00000000000000000000000000000]
select_ln25_3                          (select           ) [ 00111111111111100000000000000]
p_shl                                  (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_11                                 (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_76                           (zext             ) [ 00000000000000000000000000000]
sub_ln30                               (sub              ) [ 00000000000000000000000000000]
tmp                                    (partselect       ) [ 00100000000000000000000000000]
tmp_s                                  (partselect       ) [ 00111110000000000000000000000]
add_ln26                               (add              ) [ 00000000000000000000000000000]
store_ln25                             (store            ) [ 00000000000000000000000000000]
store_ln25                             (store            ) [ 00000000000000000000000000000]
store_ln26                             (store            ) [ 00000000000000000000000000000]
zext_ln25                              (zext             ) [ 00011110000000000000000000000]
shl_ln                                 (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_64                           (zext             ) [ 00000000000000000000000000000]
add_ln30                               (add              ) [ 00000000000000000000000000000]
trunc_ln                               (partselect       ) [ 00000000000000000000000000000]
sext_ln30                              (sext             ) [ 00000000000000000000000000000]
gmem5_addr                             (getelementptr    ) [ 00011111111111000000000000000]
muxLogicAXIMAddr_to_gmem5_load_req     (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_req    (muxlogic         ) [ 00000000000000000000000000000]
or_ln                                  (bitconcatenate   ) [ 00011100000000000000000000000]
add_ln30_77                            (add              ) [ 00010000000000000000000000000]
zext_ln30_63                           (zext             ) [ 00001111111111100000000000000]
shl_ln30_s                             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_65                           (zext             ) [ 00000000000000000000000000000]
add_ln30_78                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_s                           (partselect       ) [ 00000000000000000000000000000]
sext_ln30_31                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_1                           (getelementptr    ) [ 00001111111111100000000000000]
muxLogicAXIMAddr_to_gmem5_load_1_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_1_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_79                            (add              ) [ 00000000000000000000000000000]
zext_ln30_66                           (zext             ) [ 00001111000000000000000000000]
add_ln30_80                            (add              ) [ 00001000000000000000000000000]
zext_ln30_62                           (zext             ) [ 00000111111111100000000000000]
shl_ln30_29                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_67                           (zext             ) [ 00000000000000000000000000000]
add_ln30_81                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_29                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_32                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_2                           (getelementptr    ) [ 00000111111111110000000000000]
muxLogicAXIMAddr_to_gmem5_load_2_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_2_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_82                            (add              ) [ 00000000000000000000000000000]
zext_ln30_68                           (zext             ) [ 00000111100000000000000000000]
add_ln30_83                            (add              ) [ 00000100000000000000000000000]
shl_ln30_30                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_69                           (zext             ) [ 00000000000000000000000000000]
add_ln30_84                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_30                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_33                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_3                           (getelementptr    ) [ 00000011111111111000000000000]
muxLogicAXIMAddr_to_gmem5_load_3_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_3_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_85                            (add              ) [ 00000000000000000000000000000]
zext_ln30_70                           (zext             ) [ 00000011110000000000000000000]
add_ln30_86                            (add              ) [ 00000010000000000000000000000]
shl_ln30_31                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_71                           (zext             ) [ 00000000000000000000000000000]
add_ln30_87                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_31                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_34                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_4                           (getelementptr    ) [ 01000001111111111100000000000]
muxLogicAXIMAddr_to_gmem5_load_4_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_4_req  (muxlogic         ) [ 00000000000000000000000000000]
or_ln30_3                              (bitconcatenate   ) [ 00000001111111100000000000000]
add_ln30_88                            (add              ) [ 00000001000000000000000000000]
shl_ln30_32                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_72                           (zext             ) [ 00000000000000000000000000000]
add_ln30_89                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_32                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_35                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_5                           (getelementptr    ) [ 01100000111111111110000000000]
muxLogicAXIMAddr_to_gmem5_load_5_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_5_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_90                            (add              ) [ 00000000100000000000000000000]
shl_ln30_33                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_73                           (zext             ) [ 00000000000000000000000000000]
add_ln30_91                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_33                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_36                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_6                           (getelementptr    ) [ 01110000011111111111000000000]
muxLogicAXIMAddr_to_gmem5_load_6_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_6_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_92                            (add              ) [ 00000000010000000000000000000]
shl_ln30_34                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_74                           (zext             ) [ 00000000000000000000000000000]
add_ln30_93                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_34                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_37                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_7                           (getelementptr    ) [ 01111000001111111111100000000]
muxLogicAXIMAddr_to_gmem5_load_7_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_7_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_94                            (add              ) [ 00000000001000000000000000000]
shl_ln30_35                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_75                           (zext             ) [ 00000000000000000000000000000]
add_ln30_95                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_35                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_38                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_8                           (getelementptr    ) [ 01111100000111111111110000000]
muxLogicAXIMAddr_to_gmem5_load_8_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_8_req  (muxlogic         ) [ 00000000000000000000000000000]
or_ln30_9                              (bitconcatenate   ) [ 00000000000000000000000000000]
sext_ln30_46                           (sext             ) [ 00000000000000000000000000000]
zext_ln30_84                           (zext             ) [ 00000000000000000000000000000]
add_ln30_96                            (add              ) [ 00000000000100000000000000000]
zext_ln30_61                           (zext             ) [ 00000000000011000000000000000]
shl_ln30_36                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_77                           (zext             ) [ 00000000000000000000000000000]
add_ln30_97                            (add              ) [ 00000000000000000000000000000]
trunc_ln30_36                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_39                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_9                           (getelementptr    ) [ 01111110000011111111111000000]
muxLogicAXIMAddr_to_gmem5_load_9_req   (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_9_req  (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_98                            (add              ) [ 00000000000000000000000000000]
zext_ln30_78                           (zext             ) [ 00000000000000000000000000000]
add_ln30_99                            (add              ) [ 00000000000010000000000000000]
gmem5_load_req                         (readreq          ) [ 00000000000000000000000000000]
shl_ln30_37                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_79                           (zext             ) [ 00000000000000000000000000000]
add_ln30_100                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_37                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_40                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_10                          (getelementptr    ) [ 01111111000001111111111100000]
muxLogicAXIMAddr_to_gmem5_load_10_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_10_req (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_101                           (add              ) [ 00000000000000000000000000000]
zext_ln30_80                           (zext             ) [ 00000000000000000000000000000]
add_ln30_102                           (add              ) [ 00000000000001000000000000000]
muxLogicAXIMCE_to_gmem5_addr_read      (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_read                        (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_1_req                       (readreq          ) [ 00000000000000000000000000000]
shl_ln30_38                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_81                           (zext             ) [ 00000000000000000000000000000]
add_ln30_103                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_38                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_41                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_11                          (getelementptr    ) [ 01111111100000111111111110000]
muxLogicAXIMAddr_to_gmem5_load_11_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_11_req (muxlogic         ) [ 00000000000000000000000000000]
add_ln30_104                           (add              ) [ 00000000000000000000000000000]
zext_ln30_82                           (zext             ) [ 00000000000000000000000000000]
add_ln30_105                           (add              ) [ 00000000000000100000000000000]
zext_ln30                              (zext             ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_1_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_1_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_2_req                       (readreq          ) [ 00000000000000000000000000000]
shl_ln30_39                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_83                           (zext             ) [ 00000000000000000000000000000]
add_ln30_106                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_39                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_42                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_12                          (getelementptr    ) [ 01111111110000011111111111000]
muxLogicAXIMAddr_to_gmem5_load_12_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_12_req (muxlogic         ) [ 00000000000000000000000000000]
or_ln30_s                              (bitconcatenate   ) [ 00000000000000000000000000000]
sext_ln30_47                           (sext             ) [ 00000000000000000000000000000]
zext_ln30_85                           (zext             ) [ 00000000000000000000000000000]
add_ln30_107                           (add              ) [ 00000000000000010000000000000]
add_ln30_109                           (add              ) [ 00000000000000000000000000000]
sext_ln30_48                           (sext             ) [ 00000000000000000000000000000]
zext_ln30_87                           (zext             ) [ 00000000000000000000000000000]
add_ln30_110                           (add              ) [ 00000000000000010000000000000]
add_ln30_112                           (add              ) [ 00000000000000000000000000000]
zext_ln30_89                           (zext             ) [ 00000000000000000000000000000]
add_ln30_113                           (add              ) [ 00000000000000010000000000000]
muxLogicAXIMCE_to_gmem5_addr_2_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_2_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_3_req                       (readreq          ) [ 00000000000000000000000000000]
shl_ln30_40                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_86                           (zext             ) [ 00000000000000000000000000000]
add_ln30_108                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_40                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_43                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_13                          (getelementptr    ) [ 01111111111000001111111111100]
muxLogicAXIMAddr_to_gmem5_load_13_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_13_req (muxlogic         ) [ 00000000000000000000000000000]
shl_ln30_41                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_88                           (zext             ) [ 00000000000000000000000000000]
add_ln30_111                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_41                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_44                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_14                          (getelementptr    ) [ 01111111111100001111111111110]
shl_ln30_42                            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln30_90                           (zext             ) [ 00000000000000000000000000000]
add_ln30_114                           (add              ) [ 00000000000000000000000000000]
trunc_ln30_42                          (partselect       ) [ 00000000000000000000000000000]
sext_ln30_45                           (sext             ) [ 00000000000000000000000000000]
gmem5_addr_15                          (getelementptr    ) [ 01111111111110001111111111111]
muxLogicAXIMCE_to_gmem5_addr_3_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_3_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_4_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMAddr_to_gmem5_load_14_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_14_req (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_4_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_4_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_5_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMAddr_to_gmem5_load_15_req  (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMBurst_to_gmem5_load_15_req (muxlogic         ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_5_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_5_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_6_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_6_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_6_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_7_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_7_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_7_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_8_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_8_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_8_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_9_req                       (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_9_read    (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_9_read                      (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_10_req                      (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_10_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_10_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_11_req                      (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_11_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_11_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_12_req                      (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_12_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_12_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_13_req                      (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_13_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_13_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_14_req                      (readreq          ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_14_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_14_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
gmem5_load_15_req                      (readreq          ) [ 00000000000000000000000000000]
specloopname_ln0                       (specloopname     ) [ 00000000000000000000000000000]
speclooptripcount_ln0                  (speclooptripcount) [ 00000000000000000000000000000]
specpipeline_ln27                      (specpipeline     ) [ 00000000000000000000000000000]
muxLogicAXIMCE_to_gmem5_addr_15_read   (muxlogic         ) [ 00000000000000000000000000000]
gmem5_addr_15_read                     (read             ) [ 00000000000000000000000000000]
muxLogicFIFOData_to_write_ln30         (muxlogic         ) [ 00000000000000000000000000000]
write_ln30                             (write            ) [ 00000000000000000000000000000]
br_ln26                                (br               ) [ 00000000000000000000000000000]
ret_ln34                               (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i20.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="r_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mat_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/13 write_ln30/14 write_ln30/15 write_ln30/16 write_ln30/17 write_ln30/18 write_ln30/19 write_ln30/20 write_ln30/21 write_ln30/22 write_ln30/23 write_ln30/24 write_ln30/25 write_ln30/26 write_ln30/27 write_ln30/28 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem5_load_req/2 gmem5_load_1_req/3 gmem5_load_2_req/4 gmem5_load_3_req/5 gmem5_load_4_req/6 gmem5_load_5_req/7 gmem5_load_6_req/8 gmem5_load_7_req/9 gmem5_load_8_req/10 gmem5_load_9_req/11 gmem5_load_10_req/12 gmem5_load_11_req/13 gmem5_load_12_req/14 gmem5_load_13_req/15 gmem5_load_14_req/16 gmem5_load_15_req/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="11"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem5_addr_read/13 gmem5_addr_1_read/14 gmem5_addr_2_read/15 gmem5_addr_3_read/16 gmem5_addr_4_read/17 gmem5_addr_5_read/18 gmem5_addr_6_read/19 gmem5_addr_7_read/20 gmem5_addr_8_read/21 gmem5_addr_9_read/22 gmem5_addr_10_read/23 gmem5_addr_11_read/24 gmem5_addr_12_read/25 gmem5_addr_13_read/26 gmem5_addr_14_read/27 gmem5_addr_15_read/28 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_gmem5_load_req/2 muxLogicAXIMBurst_to_gmem5_load_1_req/3 muxLogicAXIMBurst_to_gmem5_load_2_req/4 muxLogicAXIMBurst_to_gmem5_load_3_req/5 muxLogicAXIMBurst_to_gmem5_load_4_req/6 muxLogicAXIMBurst_to_gmem5_load_5_req/7 muxLogicAXIMBurst_to_gmem5_load_6_req/8 muxLogicAXIMBurst_to_gmem5_load_7_req/9 muxLogicAXIMBurst_to_gmem5_load_8_req/10 muxLogicAXIMBurst_to_gmem5_load_9_req/11 muxLogicAXIMBurst_to_gmem5_load_10_req/12 muxLogicAXIMBurst_to_gmem5_load_11_req/13 muxLogicAXIMBurst_to_gmem5_load_12_req/14 muxLogicAXIMBurst_to_gmem5_load_13_req/15 muxLogicAXIMBurst_to_gmem5_load_14_req/16 muxLogicAXIMBurst_to_gmem5_load_15_req/17 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem5_addr_read/13 muxLogicAXIMCE_to_gmem5_addr_1_read/14 muxLogicAXIMCE_to_gmem5_addr_2_read/15 muxLogicAXIMCE_to_gmem5_addr_3_read/16 muxLogicAXIMCE_to_gmem5_addr_4_read/17 muxLogicAXIMCE_to_gmem5_addr_5_read/18 muxLogicAXIMCE_to_gmem5_addr_6_read/19 muxLogicAXIMCE_to_gmem5_addr_7_read/20 muxLogicAXIMCE_to_gmem5_addr_8_read/21 muxLogicAXIMCE_to_gmem5_addr_9_read/22 muxLogicAXIMCE_to_gmem5_addr_10_read/23 muxLogicAXIMCE_to_gmem5_addr_11_read/24 muxLogicAXIMCE_to_gmem5_addr_12_read/25 muxLogicAXIMCE_to_gmem5_addr_13_read/26 muxLogicAXIMCE_to_gmem5_addr_14_read/27 muxLogicAXIMCE_to_gmem5_addr_15_read/28 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln30/13 muxLogicFIFOData_to_write_ln30/14 muxLogicFIFOData_to_write_ln30/15 muxLogicFIFOData_to_write_ln30/16 muxLogicFIFOData_to_write_ln30/17 muxLogicFIFOData_to_write_ln30/18 muxLogicFIFOData_to_write_ln30/19 muxLogicFIFOData_to_write_ln30/20 muxLogicFIFOData_to_write_ln30/21 muxLogicFIFOData_to_write_ln30/22 muxLogicFIFOData_to_write_ln30/23 muxLogicFIFOData_to_write_ln30/24 muxLogicFIFOData_to_write_ln30/25 muxLogicFIFOData_to_write_ln30/26 muxLogicFIFOData_to_write_ln30/27 muxLogicFIFOData_to_write_ln30/28 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln25_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln26_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln25_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln25_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="c_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln26_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln25_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln25_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_11_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln30_76_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="18" slack="0"/>
<pin id="250" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_76/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln30_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="0"/>
<pin id="254" dir="0" index="1" bw="18" slack="0"/>
<pin id="255" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="20" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="20" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln26_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln25_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln25_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln26_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln25_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="1"/>
<pin id="305" dir="0" index="2" bw="10" slack="1"/>
<pin id="306" dir="0" index="3" bw="1" slack="0"/>
<pin id="307" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln30_64_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_64/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln30_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="22" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="1"/>
<pin id="317" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="62" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln30_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="62" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="gmem5_addr_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_req_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_req/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="20" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="1"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln30_77_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_77/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln30_63_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="2"/>
<pin id="359" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_63/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln30_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="22" slack="0"/>
<pin id="362" dir="0" index="1" bw="20" slack="1"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_s/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln30_65_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="22" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_65/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln30_78_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="22" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="2"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_78/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln30_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_s/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln30_31_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="62" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_31/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="gmem5_addr_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_1_req_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_1_req/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln30_79_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_79/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln30_66_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_66/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln30_80_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="20" slack="1"/>
<pin id="413" dir="0" index="1" bw="11" slack="0"/>
<pin id="414" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_80/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln30_62_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="3"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_62/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shl_ln30_29_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="22" slack="0"/>
<pin id="421" dir="0" index="1" bw="20" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_29/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln30_67_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="22" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_67/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln30_81_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="22" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="3"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_81/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln30_29_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="62" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_29/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln30_32_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="62" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_32/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="gmem5_addr_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_2/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_2_req_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_2_req/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln30_82_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_82/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln30_68_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_68/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln30_83_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="2"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_83/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln30_30_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="22" slack="0"/>
<pin id="477" dir="0" index="1" bw="20" slack="1"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_30/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln30_69_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="22" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_69/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln30_84_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="22" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="4"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_84/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln30_30_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="0"/>
<pin id="494" dir="0" index="2" bw="3" slack="0"/>
<pin id="495" dir="0" index="3" bw="7" slack="0"/>
<pin id="496" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_30/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln30_33_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_33/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="gmem5_addr_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_3/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_3_req_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_3_req/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln30_85_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_85/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln30_70_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_70/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln30_86_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="20" slack="3"/>
<pin id="527" dir="0" index="1" bw="12" slack="0"/>
<pin id="528" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_86/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln30_31_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="22" slack="0"/>
<pin id="532" dir="0" index="1" bw="20" slack="1"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_31/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln30_71_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="22" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_71/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln30_87_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="22" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="5"/>
<pin id="544" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_87/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln30_31_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="62" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="0" index="2" bw="3" slack="0"/>
<pin id="550" dir="0" index="3" bw="7" slack="0"/>
<pin id="551" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_31/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln30_34_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="62" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_34/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="gmem5_addr_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_4/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_4_req_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_4_req/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln30_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="20" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="5"/>
<pin id="574" dir="0" index="2" bw="9" slack="0"/>
<pin id="575" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln30_3/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln30_88_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="20" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="4"/>
<pin id="581" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_88/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln30_32_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="22" slack="0"/>
<pin id="585" dir="0" index="1" bw="20" slack="1"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_32/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln30_72_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="22" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_72/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln30_89_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="22" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="6"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_89/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln30_32_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="62" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="3" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_32/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln30_35_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="62" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_35/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="gmem5_addr_5_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_5/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_5_req_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_5_req/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln30_90_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="20" slack="1"/>
<pin id="626" dir="0" index="1" bw="11" slack="4"/>
<pin id="627" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_90/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="shl_ln30_33_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="22" slack="0"/>
<pin id="630" dir="0" index="1" bw="20" slack="1"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_33/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln30_73_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="22" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_73/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln30_91_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="22" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="7"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_91/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln30_33_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="62" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="3" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_33/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln30_36_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="62" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_36/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="gmem5_addr_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_6/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_6_req_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_6_req/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln30_92_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="20" slack="2"/>
<pin id="671" dir="0" index="1" bw="12" slack="4"/>
<pin id="672" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_92/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="shl_ln30_34_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="22" slack="0"/>
<pin id="675" dir="0" index="1" bw="20" slack="1"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_34/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln30_74_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="22" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_74/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln30_93_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="22" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="8"/>
<pin id="687" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_93/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln30_34_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="62" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="3" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_34/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln30_37_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="62" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_37/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="gmem5_addr_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="0" index="1" bw="64" slack="0"/>
<pin id="706" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_7/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_7_req_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_7_req/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln30_94_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="3"/>
<pin id="716" dir="0" index="1" bw="12" slack="4"/>
<pin id="717" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_94/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln30_35_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="22" slack="0"/>
<pin id="720" dir="0" index="1" bw="20" slack="1"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_35/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln30_75_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="22" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_75/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln30_95_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="22" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="9"/>
<pin id="732" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_95/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln30_35_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="62" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="0" index="2" bw="3" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_35/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln30_38_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="62" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_38/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="gmem5_addr_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="0" index="1" bw="64" slack="0"/>
<pin id="751" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_8/10 "/>
</bind>
</comp>

<comp id="755" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_8_req_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_8_req/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln30_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="10" slack="9"/>
<pin id="763" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln30_9/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sext_ln30_46_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_46/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln30_84_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_84/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln30_96_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="20" slack="4"/>
<pin id="776" dir="0" index="1" bw="12" slack="0"/>
<pin id="777" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_96/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln30_61_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="10"/>
<pin id="781" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_61/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="shl_ln30_36_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="22" slack="0"/>
<pin id="784" dir="0" index="1" bw="20" slack="1"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_36/11 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln30_77_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="22" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_77/11 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln30_97_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="22" slack="0"/>
<pin id="795" dir="0" index="1" bw="64" slack="10"/>
<pin id="796" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_97/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln30_36_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="62" slack="0"/>
<pin id="800" dir="0" index="1" bw="64" slack="0"/>
<pin id="801" dir="0" index="2" bw="3" slack="0"/>
<pin id="802" dir="0" index="3" bw="7" slack="0"/>
<pin id="803" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_36/11 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln30_39_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="62" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_39/11 "/>
</bind>
</comp>

<comp id="812" class="1004" name="gmem5_addr_9_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="0"/>
<pin id="814" dir="0" index="1" bw="64" slack="0"/>
<pin id="815" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_9/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_9_req_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_9_req/11 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln30_98_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="0" index="1" bw="13" slack="0"/>
<pin id="826" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_98/11 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln30_78_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_78/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln30_99_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="20" slack="5"/>
<pin id="835" dir="0" index="1" bw="13" slack="0"/>
<pin id="836" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_99/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="shl_ln30_37_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="22" slack="0"/>
<pin id="840" dir="0" index="1" bw="20" slack="1"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_37/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln30_79_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="22" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_79/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln30_100_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="22" slack="0"/>
<pin id="851" dir="0" index="1" bw="64" slack="11"/>
<pin id="852" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_100/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln30_37_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="62" slack="0"/>
<pin id="856" dir="0" index="1" bw="64" slack="0"/>
<pin id="857" dir="0" index="2" bw="3" slack="0"/>
<pin id="858" dir="0" index="3" bw="7" slack="0"/>
<pin id="859" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_37/12 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln30_40_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="62" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_40/12 "/>
</bind>
</comp>

<comp id="868" class="1004" name="gmem5_addr_10_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="0"/>
<pin id="870" dir="0" index="1" bw="64" slack="0"/>
<pin id="871" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_10/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_10_req_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_10_req/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln30_101_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="0" index="1" bw="13" slack="0"/>
<pin id="882" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_101/12 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln30_80_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_80/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln30_102_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="20" slack="6"/>
<pin id="890" dir="0" index="1" bw="13" slack="0"/>
<pin id="891" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_102/12 "/>
</bind>
</comp>

<comp id="893" class="1004" name="shl_ln30_38_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="22" slack="0"/>
<pin id="895" dir="0" index="1" bw="20" slack="1"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_38/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln30_81_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="22" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_81/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln30_103_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="22" slack="0"/>
<pin id="906" dir="0" index="1" bw="64" slack="12"/>
<pin id="907" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_103/13 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln30_38_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="62" slack="0"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="0" index="2" bw="3" slack="0"/>
<pin id="913" dir="0" index="3" bw="7" slack="0"/>
<pin id="914" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_38/13 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln30_41_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="62" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_41/13 "/>
</bind>
</comp>

<comp id="923" class="1004" name="gmem5_addr_11_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="0" index="1" bw="64" slack="0"/>
<pin id="926" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_11/13 "/>
</bind>
</comp>

<comp id="930" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_11_req_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_11_req/13 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln30_104_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="2"/>
<pin id="936" dir="0" index="1" bw="13" slack="0"/>
<pin id="937" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_104/13 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln30_82_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="13" slack="0"/>
<pin id="941" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_82/13 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln30_105_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="20" slack="7"/>
<pin id="945" dir="0" index="1" bw="13" slack="0"/>
<pin id="946" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_105/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln30_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="10" slack="13"/>
<pin id="950" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="shl_ln30_39_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="22" slack="0"/>
<pin id="953" dir="0" index="1" bw="20" slack="1"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_39/14 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln30_83_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="22" slack="0"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_83/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln30_106_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="22" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="13"/>
<pin id="965" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_106/14 "/>
</bind>
</comp>

<comp id="967" class="1004" name="trunc_ln30_39_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="62" slack="0"/>
<pin id="969" dir="0" index="1" bw="64" slack="0"/>
<pin id="970" dir="0" index="2" bw="3" slack="0"/>
<pin id="971" dir="0" index="3" bw="7" slack="0"/>
<pin id="972" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_39/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln30_42_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="62" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_42/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="gmem5_addr_12_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="64" slack="0"/>
<pin id="984" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_12/14 "/>
</bind>
</comp>

<comp id="988" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_12_req_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_12_req/14 "/>
</bind>
</comp>

<comp id="992" class="1004" name="or_ln30_s_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="12" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="0" index="2" bw="10" slack="11"/>
<pin id="996" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln30_s/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln30_47_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="0"/>
<pin id="1001" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_47/14 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln30_85_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_85/14 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln30_107_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="20" slack="8"/>
<pin id="1009" dir="0" index="1" bw="13" slack="0"/>
<pin id="1010" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_107/14 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln30_109_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="10"/>
<pin id="1014" dir="0" index="1" bw="12" slack="0"/>
<pin id="1015" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_109/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln30_48_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="12" slack="0"/>
<pin id="1019" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_48/14 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln30_87_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="12" slack="0"/>
<pin id="1023" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_87/14 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln30_110_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="20" slack="8"/>
<pin id="1027" dir="0" index="1" bw="13" slack="0"/>
<pin id="1028" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_110/14 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln30_112_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="0"/>
<pin id="1032" dir="0" index="1" bw="14" slack="0"/>
<pin id="1033" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_112/14 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln30_89_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="14" slack="0"/>
<pin id="1038" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_89/14 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="add_ln30_113_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="20" slack="8"/>
<pin id="1042" dir="0" index="1" bw="14" slack="0"/>
<pin id="1043" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_113/14 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="shl_ln30_40_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="22" slack="0"/>
<pin id="1047" dir="0" index="1" bw="20" slack="1"/>
<pin id="1048" dir="0" index="2" bw="1" slack="0"/>
<pin id="1049" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_40/15 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln30_86_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="22" slack="0"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_86/15 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln30_108_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="22" slack="0"/>
<pin id="1058" dir="0" index="1" bw="64" slack="14"/>
<pin id="1059" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_108/15 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="trunc_ln30_40_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="62" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="0"/>
<pin id="1064" dir="0" index="2" bw="3" slack="0"/>
<pin id="1065" dir="0" index="3" bw="7" slack="0"/>
<pin id="1066" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_40/15 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln30_43_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="62" slack="0"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_43/15 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="gmem5_addr_13_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="0"/>
<pin id="1077" dir="0" index="1" bw="64" slack="0"/>
<pin id="1078" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_13/15 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_13_req_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_13_req/15 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="shl_ln30_41_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="22" slack="0"/>
<pin id="1088" dir="0" index="1" bw="20" slack="1"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_41/15 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln30_88_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="22" slack="0"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_88/15 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln30_111_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="22" slack="0"/>
<pin id="1099" dir="0" index="1" bw="64" slack="14"/>
<pin id="1100" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_111/15 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="trunc_ln30_41_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="62" slack="0"/>
<pin id="1104" dir="0" index="1" bw="64" slack="0"/>
<pin id="1105" dir="0" index="2" bw="3" slack="0"/>
<pin id="1106" dir="0" index="3" bw="7" slack="0"/>
<pin id="1107" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_41/15 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sext_ln30_44_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="62" slack="0"/>
<pin id="1114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_44/15 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="gmem5_addr_14_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="0"/>
<pin id="1118" dir="0" index="1" bw="64" slack="0"/>
<pin id="1119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_14/15 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="shl_ln30_42_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="22" slack="0"/>
<pin id="1124" dir="0" index="1" bw="20" slack="1"/>
<pin id="1125" dir="0" index="2" bw="1" slack="0"/>
<pin id="1126" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_42/15 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="zext_ln30_90_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="22" slack="0"/>
<pin id="1131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_90/15 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln30_114_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="22" slack="0"/>
<pin id="1135" dir="0" index="1" bw="64" slack="14"/>
<pin id="1136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_114/15 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="trunc_ln30_42_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="62" slack="0"/>
<pin id="1140" dir="0" index="1" bw="64" slack="0"/>
<pin id="1141" dir="0" index="2" bw="3" slack="0"/>
<pin id="1142" dir="0" index="3" bw="7" slack="0"/>
<pin id="1143" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_42/15 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sext_ln30_45_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="62" slack="0"/>
<pin id="1150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_45/15 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="gmem5_addr_15_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="0"/>
<pin id="1154" dir="0" index="1" bw="64" slack="0"/>
<pin id="1155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr_15/15 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_14_req_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_14_req/16 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="muxLogicAXIMAddr_to_gmem5_load_15_req_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="2"/>
<pin id="1163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem5_load_15_req/17 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="r_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="10" slack="0"/>
<pin id="1166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1171" class="1005" name="c_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="10" slack="0"/>
<pin id="1173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1178" class="1005" name="indvar_flatten_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="0"/>
<pin id="1180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1185" class="1005" name="mat_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="64" slack="1"/>
<pin id="1187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mat_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="icmp_ln25_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="select_ln25_3_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="10" slack="1"/>
<pin id="1211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="10" slack="1"/>
<pin id="1222" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_s_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="5"/>
<pin id="1228" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1231" class="1005" name="zext_ln25_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="20" slack="4"/>
<pin id="1233" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="gmem5_addr_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="or_ln_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="20" slack="1"/>
<pin id="1244" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln30_77_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="20" slack="1"/>
<pin id="1251" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_77 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="zext_ln30_63_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="11" slack="11"/>
<pin id="1256" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln30_63 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="gmem5_addr_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_1 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="zext_ln30_66_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="20" slack="4"/>
<pin id="1267" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln30_66 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="add_ln30_80_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="20" slack="1"/>
<pin id="1272" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_80 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="zext_ln30_62_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="12" slack="1"/>
<pin id="1277" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_62 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="gmem5_addr_2_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_2 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="zext_ln30_68_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="20" slack="4"/>
<pin id="1289" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln30_68 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln30_83_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="20" slack="1"/>
<pin id="1294" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_83 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="gmem5_addr_3_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_3 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="zext_ln30_70_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="20" slack="4"/>
<pin id="1305" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln30_70 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln30_86_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="20" slack="1"/>
<pin id="1310" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_86 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="gmem5_addr_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="or_ln30_3_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="20" slack="1"/>
<pin id="1321" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="or_ln30_3 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="add_ln30_88_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="20" slack="1"/>
<pin id="1335" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_88 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="gmem5_addr_5_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_5 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="add_ln30_90_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="20" slack="1"/>
<pin id="1346" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_90 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="gmem5_addr_6_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_6 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="add_ln30_92_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="20" slack="1"/>
<pin id="1357" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_92 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="gmem5_addr_7_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_7 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="add_ln30_94_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="20" slack="1"/>
<pin id="1368" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_94 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="gmem5_addr_8_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_8 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="add_ln30_96_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="20" slack="1"/>
<pin id="1379" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_96 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="zext_ln30_61_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="13" slack="1"/>
<pin id="1384" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_61 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="gmem5_addr_9_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_9 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="add_ln30_99_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="20" slack="1"/>
<pin id="1396" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_99 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="gmem5_addr_10_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_10 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln30_102_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="20" slack="1"/>
<pin id="1407" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_102 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="gmem5_addr_11_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_11 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="add_ln30_105_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="20" slack="1"/>
<pin id="1418" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_105 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="gmem5_addr_12_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="1"/>
<pin id="1423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_12 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="add_ln30_107_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="20" slack="1"/>
<pin id="1429" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_107 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="add_ln30_110_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="20" slack="1"/>
<pin id="1434" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_110 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="add_ln30_113_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="20" slack="1"/>
<pin id="1439" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_113 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="gmem5_addr_13_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_13 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="gmem5_addr_14_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_14 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="gmem5_addr_15_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="2"/>
<pin id="1457" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem5_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="98" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="152" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="152" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="201" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="201" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="210" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="210" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="232" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="210" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="186" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="224" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="278" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="313"><net_src comp="302" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="299" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="376" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="357" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="424"><net_src comp="80" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="68" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="0" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="449" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="416" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="0" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="86" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="546" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="0" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="560" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="88" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="80" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="70" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="72" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="74" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="612"><net_src comp="599" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="0" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="613" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="628" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="72" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="74" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="657"><net_src comp="644" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="0" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="678"><net_src comp="80" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="673" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="695"><net_src comp="70" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="72" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="0" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="709"><net_src comp="703" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="70" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="72" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="74" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="0" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="748" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="92" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="10" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="787"><net_src comp="80" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="68" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="792"><net_src comp="782" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="804"><net_src comp="70" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="793" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="72" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="74" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="811"><net_src comp="798" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="0" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="818"><net_src comp="812" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="779" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="94" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="80" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="68" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="848"><net_src comp="838" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="860"><net_src comp="70" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="849" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="72" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="74" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="867"><net_src comp="854" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="0" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="868" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="96" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="80" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="68" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="903"><net_src comp="893" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="70" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="904" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="72" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="74" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="922"><net_src comp="909" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="0" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="929"><net_src comp="923" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="102" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="956"><net_src comp="80" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="68" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="973"><net_src comp="70" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="962" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="72" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="74" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="980"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="0" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="987"><net_src comp="981" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="991"><net_src comp="981" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="104" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="10" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="106" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="948" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="108" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1044"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="80" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="68" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1055"><net_src comp="1045" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1067"><net_src comp="70" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="72" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1070"><net_src comp="74" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1074"><net_src comp="1061" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="0" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="1085"><net_src comp="1075" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1091"><net_src comp="80" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="68" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1096"><net_src comp="1086" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1108"><net_src comp="70" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="72" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1111"><net_src comp="74" pin="0"/><net_sink comp="1102" pin=3"/></net>

<net id="1115"><net_src comp="1102" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="0" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1112" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1127"><net_src comp="80" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="68" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1132"><net_src comp="1122" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1144"><net_src comp="70" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="1133" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1146"><net_src comp="72" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1147"><net_src comp="74" pin="0"/><net_sink comp="1138" pin=3"/></net>

<net id="1151"><net_src comp="1138" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="0" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1167"><net_src comp="120" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1174"><net_src comp="124" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1181"><net_src comp="128" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1188"><net_src comp="132" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1193"><net_src comp="1185" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1194"><net_src comp="1185" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1195"><net_src comp="1185" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1196"><net_src comp="1185" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1197"><net_src comp="1185" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1198"><net_src comp="1185" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1199"><net_src comp="1185" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1200"><net_src comp="1185" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1201"><net_src comp="1185" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1202"><net_src comp="1185" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1203"><net_src comp="1185" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1204"><net_src comp="1185" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1208"><net_src comp="192" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="224" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1216"><net_src comp="1209" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="1218"><net_src comp="1209" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1219"><net_src comp="1209" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1223"><net_src comp="258" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1229"><net_src comp="268" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1234"><net_src comp="299" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1239"><net_src comp="333" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1245"><net_src comp="344" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1252"><net_src comp="351" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1257"><net_src comp="357" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1262"><net_src comp="390" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1268"><net_src comp="407" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1273"><net_src comp="411" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1278"><net_src comp="416" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1284"><net_src comp="449" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1290"><net_src comp="466" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1295"><net_src comp="470" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1300"><net_src comp="505" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1306"><net_src comp="521" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1311"><net_src comp="525" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1316"><net_src comp="560" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1322"><net_src comp="571" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1326"><net_src comp="1319" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1328"><net_src comp="1319" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1329"><net_src comp="1319" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1330"><net_src comp="1319" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1331"><net_src comp="1319" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1332"><net_src comp="1319" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1336"><net_src comp="578" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1341"><net_src comp="613" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1347"><net_src comp="624" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1352"><net_src comp="658" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1358"><net_src comp="669" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1363"><net_src comp="703" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1369"><net_src comp="714" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1374"><net_src comp="748" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1380"><net_src comp="774" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1385"><net_src comp="779" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1391"><net_src comp="812" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1397"><net_src comp="833" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1402"><net_src comp="868" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1408"><net_src comp="888" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1413"><net_src comp="923" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1419"><net_src comp="943" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1424"><net_src comp="981" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1430"><net_src comp="1007" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1435"><net_src comp="1025" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1440"><net_src comp="1040" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1445"><net_src comp="1075" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1451"><net_src comp="1116" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1458"><net_src comp="1152" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem5 | {}
	Port: mat_stream | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
 - Input state : 
	Port: load_mat_burst.3 : gmem5 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: load_mat_burst.3 : mat | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln25 : 1
		store_ln26 : 1
		indvar_flatten_load : 1
		add_ln25 : 2
		icmp_ln25 : 2
		br_ln25 : 3
		r_load : 1
		c_load : 1
		icmp_ln26 : 2
		select_ln25 : 3
		add_ln25_3 : 2
		select_ln25_3 : 3
		p_shl : 4
		tmp_11 : 4
		zext_ln30_76 : 5
		sub_ln30 : 6
		tmp : 7
		tmp_s : 7
		add_ln26 : 4
		store_ln25 : 3
		store_ln25 : 4
		store_ln26 : 5
	State 2
		zext_ln30_64 : 1
		add_ln30 : 2
		trunc_ln : 3
		sext_ln30 : 4
		gmem5_addr : 5
		muxLogicAXIMAddr_to_gmem5_load_req : 6
		gmem5_load_req : 6
		add_ln30_77 : 1
	State 3
		zext_ln30_65 : 1
		add_ln30_78 : 2
		trunc_ln30_s : 3
		sext_ln30_31 : 4
		gmem5_addr_1 : 5
		muxLogicAXIMAddr_to_gmem5_load_1_req : 6
		gmem5_load_1_req : 6
		add_ln30_79 : 1
		zext_ln30_66 : 2
		add_ln30_80 : 3
	State 4
		zext_ln30_67 : 1
		add_ln30_81 : 2
		trunc_ln30_29 : 3
		sext_ln30_32 : 4
		gmem5_addr_2 : 5
		muxLogicAXIMAddr_to_gmem5_load_2_req : 6
		gmem5_load_2_req : 6
		add_ln30_82 : 1
		zext_ln30_68 : 2
		add_ln30_83 : 3
	State 5
		zext_ln30_69 : 1
		add_ln30_84 : 2
		trunc_ln30_30 : 3
		sext_ln30_33 : 4
		gmem5_addr_3 : 5
		muxLogicAXIMAddr_to_gmem5_load_3_req : 6
		gmem5_load_3_req : 6
		zext_ln30_70 : 1
		add_ln30_86 : 2
	State 6
		zext_ln30_71 : 1
		add_ln30_87 : 2
		trunc_ln30_31 : 3
		sext_ln30_34 : 4
		gmem5_addr_4 : 5
		muxLogicAXIMAddr_to_gmem5_load_4_req : 6
		gmem5_load_4_req : 6
		add_ln30_88 : 1
	State 7
		zext_ln30_72 : 1
		add_ln30_89 : 2
		trunc_ln30_32 : 3
		sext_ln30_35 : 4
		gmem5_addr_5 : 5
		muxLogicAXIMAddr_to_gmem5_load_5_req : 6
		gmem5_load_5_req : 6
	State 8
		zext_ln30_73 : 1
		add_ln30_91 : 2
		trunc_ln30_33 : 3
		sext_ln30_36 : 4
		gmem5_addr_6 : 5
		muxLogicAXIMAddr_to_gmem5_load_6_req : 6
		gmem5_load_6_req : 6
	State 9
		zext_ln30_74 : 1
		add_ln30_93 : 2
		trunc_ln30_34 : 3
		sext_ln30_37 : 4
		gmem5_addr_7 : 5
		muxLogicAXIMAddr_to_gmem5_load_7_req : 6
		gmem5_load_7_req : 6
	State 10
		zext_ln30_75 : 1
		add_ln30_95 : 2
		trunc_ln30_35 : 3
		sext_ln30_38 : 4
		gmem5_addr_8 : 5
		muxLogicAXIMAddr_to_gmem5_load_8_req : 6
		gmem5_load_8_req : 6
		sext_ln30_46 : 1
		zext_ln30_84 : 2
		add_ln30_96 : 3
	State 11
		zext_ln30_77 : 1
		add_ln30_97 : 2
		trunc_ln30_36 : 3
		sext_ln30_39 : 4
		gmem5_addr_9 : 5
		muxLogicAXIMAddr_to_gmem5_load_9_req : 6
		gmem5_load_9_req : 6
		add_ln30_98 : 1
		zext_ln30_78 : 2
		add_ln30_99 : 3
	State 12
		zext_ln30_79 : 1
		add_ln30_100 : 2
		trunc_ln30_37 : 3
		sext_ln30_40 : 4
		gmem5_addr_10 : 5
		muxLogicAXIMAddr_to_gmem5_load_10_req : 6
		gmem5_load_10_req : 6
		zext_ln30_80 : 1
		add_ln30_102 : 2
	State 13
		zext_ln30_81 : 1
		add_ln30_103 : 2
		trunc_ln30_38 : 3
		sext_ln30_41 : 4
		gmem5_addr_11 : 5
		muxLogicAXIMAddr_to_gmem5_load_11_req : 6
		gmem5_load_11_req : 6
		zext_ln30_82 : 1
		add_ln30_105 : 2
	State 14
		zext_ln30_83 : 1
		add_ln30_106 : 2
		trunc_ln30_39 : 3
		sext_ln30_42 : 4
		gmem5_addr_12 : 5
		muxLogicAXIMAddr_to_gmem5_load_12_req : 6
		gmem5_load_12_req : 6
		sext_ln30_47 : 1
		zext_ln30_85 : 2
		add_ln30_107 : 3
		sext_ln30_48 : 1
		zext_ln30_87 : 2
		add_ln30_110 : 3
		add_ln30_112 : 1
		zext_ln30_89 : 2
		add_ln30_113 : 3
	State 15
		zext_ln30_86 : 1
		add_ln30_108 : 2
		trunc_ln30_40 : 3
		sext_ln30_43 : 4
		gmem5_addr_13 : 5
		muxLogicAXIMAddr_to_gmem5_load_13_req : 6
		gmem5_load_13_req : 6
		zext_ln30_88 : 1
		add_ln30_111 : 2
		trunc_ln30_41 : 3
		sext_ln30_44 : 4
		gmem5_addr_14 : 5
		zext_ln30_90 : 1
		add_ln30_114 : 2
		trunc_ln30_42 : 3
		sext_ln30_45 : 4
		gmem5_addr_15 : 5
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|          |                add_ln25_fu_186                |    0    |    16   |
|          |               add_ln25_3_fu_218               |    0    |    10   |
|          |                add_ln26_fu_278                |    0    |    10   |
|          |                add_ln30_fu_314                |    0    |    64   |
|          |               add_ln30_77_fu_351              |    0    |    20   |
|          |               add_ln30_78_fu_371              |    0    |    64   |
|          |               add_ln30_79_fu_401              |    0    |    11   |
|          |               add_ln30_80_fu_411              |    0    |    20   |
|          |               add_ln30_81_fu_430              |    0    |    64   |
|          |               add_ln30_82_fu_460              |    0    |    12   |
|          |               add_ln30_83_fu_470              |    0    |    20   |
|          |               add_ln30_84_fu_486              |    0    |    64   |
|          |               add_ln30_85_fu_516              |    0    |    12   |
|          |               add_ln30_86_fu_525              |    0    |    20   |
|          |               add_ln30_87_fu_541              |    0    |    64   |
|          |               add_ln30_88_fu_578              |    0    |    20   |
|          |               add_ln30_89_fu_594              |    0    |    64   |
|          |               add_ln30_90_fu_624              |    0    |    20   |
|          |               add_ln30_91_fu_639              |    0    |    64   |
|          |               add_ln30_92_fu_669              |    0    |    20   |
|    add   |               add_ln30_93_fu_684              |    0    |    64   |
|          |               add_ln30_94_fu_714              |    0    |    20   |
|          |               add_ln30_95_fu_729              |    0    |    64   |
|          |               add_ln30_96_fu_774              |    0    |    20   |
|          |               add_ln30_97_fu_793              |    0    |    64   |
|          |               add_ln30_98_fu_823              |    0    |    13   |
|          |               add_ln30_99_fu_833              |    0    |    20   |
|          |              add_ln30_100_fu_849              |    0    |    64   |
|          |              add_ln30_101_fu_879              |    0    |    13   |
|          |              add_ln30_102_fu_888              |    0    |    20   |
|          |              add_ln30_103_fu_904              |    0    |    64   |
|          |              add_ln30_104_fu_934              |    0    |    13   |
|          |              add_ln30_105_fu_943              |    0    |    20   |
|          |              add_ln30_106_fu_962              |    0    |    64   |
|          |              add_ln30_107_fu_1007             |    0    |    20   |
|          |              add_ln30_109_fu_1012             |    0    |    12   |
|          |              add_ln30_110_fu_1025             |    0    |    20   |
|          |              add_ln30_112_fu_1030             |    0    |    14   |
|          |              add_ln30_113_fu_1040             |    0    |    20   |
|          |              add_ln30_108_fu_1056             |    0    |    64   |
|          |              add_ln30_111_fu_1097             |    0    |    64   |
|          |              add_ln30_114_fu_1133             |    0    |    64   |
|----------|-----------------------------------------------|---------|---------|
|  select  |               select_ln25_fu_210              |    0    |    10   |
|          |              select_ln25_3_fu_224             |    0    |    10   |
|----------|-----------------------------------------------|---------|---------|
|    sub   |                sub_ln30_fu_252                |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|
|   icmp   |                icmp_ln25_fu_192               |    0    |    7    |
|          |                icmp_ln26_fu_204               |    0    |    6    |
|----------|-----------------------------------------------|---------|---------|
|   read   |              mat_read_read_fu_132             |    0    |    0    |
|          |                grp_read_fu_152                |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   write  |                grp_write_fu_138               |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|  readreq |               grp_readreq_fu_145              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |                   grp_fu_158                  |    0    |    0    |
|          |                   grp_fu_162                  |    0    |    0    |
|          |                   grp_fu_164                  |    0    |    0    |
|          |   muxLogicAXIMAddr_to_gmem5_load_req_fu_340   |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_1_req_fu_397  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_2_req_fu_456  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_3_req_fu_512  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_4_req_fu_567  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_5_req_fu_620  |    0    |    0    |
| muxlogic |  muxLogicAXIMAddr_to_gmem5_load_6_req_fu_665  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_7_req_fu_710  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_8_req_fu_755  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_9_req_fu_819  |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_10_req_fu_875 |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_11_req_fu_930 |    0    |    0    |
|          |  muxLogicAXIMAddr_to_gmem5_load_12_req_fu_988 |    0    |    0    |
|          | muxLogicAXIMAddr_to_gmem5_load_13_req_fu_1082 |    0    |    0    |
|          | muxLogicAXIMAddr_to_gmem5_load_14_req_fu_1158 |    0    |    0    |
|          | muxLogicAXIMAddr_to_gmem5_load_15_req_fu_1161 |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |                  p_shl_fu_232                 |    0    |    0    |
|          |                 tmp_11_fu_240                 |    0    |    0    |
|          |                 shl_ln_fu_302                 |    0    |    0    |
|          |                  or_ln_fu_344                 |    0    |    0    |
|          |               shl_ln30_s_fu_360               |    0    |    0    |
|          |               shl_ln30_29_fu_419              |    0    |    0    |
|          |               shl_ln30_30_fu_475              |    0    |    0    |
|          |               shl_ln30_31_fu_530              |    0    |    0    |
|          |                or_ln30_3_fu_571               |    0    |    0    |
|          |               shl_ln30_32_fu_583              |    0    |    0    |
|bitconcatenate|               shl_ln30_33_fu_628              |    0    |    0    |
|          |               shl_ln30_34_fu_673              |    0    |    0    |
|          |               shl_ln30_35_fu_718              |    0    |    0    |
|          |                or_ln30_9_fu_759               |    0    |    0    |
|          |               shl_ln30_36_fu_782              |    0    |    0    |
|          |               shl_ln30_37_fu_838              |    0    |    0    |
|          |               shl_ln30_38_fu_893              |    0    |    0    |
|          |               shl_ln30_39_fu_951              |    0    |    0    |
|          |                or_ln30_s_fu_992               |    0    |    0    |
|          |              shl_ln30_40_fu_1045              |    0    |    0    |
|          |              shl_ln30_41_fu_1086              |    0    |    0    |
|          |              shl_ln30_42_fu_1122              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |              zext_ln30_76_fu_248              |    0    |    0    |
|          |                zext_ln25_fu_299               |    0    |    0    |
|          |              zext_ln30_64_fu_310              |    0    |    0    |
|          |              zext_ln30_63_fu_357              |    0    |    0    |
|          |              zext_ln30_65_fu_367              |    0    |    0    |
|          |              zext_ln30_66_fu_407              |    0    |    0    |
|          |              zext_ln30_62_fu_416              |    0    |    0    |
|          |              zext_ln30_67_fu_426              |    0    |    0    |
|          |              zext_ln30_68_fu_466              |    0    |    0    |
|          |              zext_ln30_69_fu_482              |    0    |    0    |
|          |              zext_ln30_70_fu_521              |    0    |    0    |
|          |              zext_ln30_71_fu_537              |    0    |    0    |
|          |              zext_ln30_72_fu_590              |    0    |    0    |
|          |              zext_ln30_73_fu_635              |    0    |    0    |
|          |              zext_ln30_74_fu_680              |    0    |    0    |
|   zext   |              zext_ln30_75_fu_725              |    0    |    0    |
|          |              zext_ln30_84_fu_770              |    0    |    0    |
|          |              zext_ln30_61_fu_779              |    0    |    0    |
|          |              zext_ln30_77_fu_789              |    0    |    0    |
|          |              zext_ln30_78_fu_829              |    0    |    0    |
|          |              zext_ln30_79_fu_845              |    0    |    0    |
|          |              zext_ln30_80_fu_884              |    0    |    0    |
|          |              zext_ln30_81_fu_900              |    0    |    0    |
|          |              zext_ln30_82_fu_939              |    0    |    0    |
|          |                zext_ln30_fu_948               |    0    |    0    |
|          |              zext_ln30_83_fu_958              |    0    |    0    |
|          |              zext_ln30_85_fu_1003             |    0    |    0    |
|          |              zext_ln30_87_fu_1021             |    0    |    0    |
|          |              zext_ln30_89_fu_1036             |    0    |    0    |
|          |              zext_ln30_86_fu_1052             |    0    |    0    |
|          |              zext_ln30_88_fu_1093             |    0    |    0    |
|          |              zext_ln30_90_fu_1129             |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |                   tmp_fu_258                  |    0    |    0    |
|          |                  tmp_s_fu_268                 |    0    |    0    |
|          |                trunc_ln_fu_319                |    0    |    0    |
|          |              trunc_ln30_s_fu_376              |    0    |    0    |
|          |              trunc_ln30_29_fu_435             |    0    |    0    |
|          |              trunc_ln30_30_fu_491             |    0    |    0    |
|          |              trunc_ln30_31_fu_546             |    0    |    0    |
|          |              trunc_ln30_32_fu_599             |    0    |    0    |
|partselect|              trunc_ln30_33_fu_644             |    0    |    0    |
|          |              trunc_ln30_34_fu_689             |    0    |    0    |
|          |              trunc_ln30_35_fu_734             |    0    |    0    |
|          |              trunc_ln30_36_fu_798             |    0    |    0    |
|          |              trunc_ln30_37_fu_854             |    0    |    0    |
|          |              trunc_ln30_38_fu_909             |    0    |    0    |
|          |              trunc_ln30_39_fu_967             |    0    |    0    |
|          |             trunc_ln30_40_fu_1061             |    0    |    0    |
|          |             trunc_ln30_41_fu_1102             |    0    |    0    |
|          |             trunc_ln30_42_fu_1138             |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |                sext_ln30_fu_329               |    0    |    0    |
|          |              sext_ln30_31_fu_386              |    0    |    0    |
|          |              sext_ln30_32_fu_445              |    0    |    0    |
|          |              sext_ln30_33_fu_501              |    0    |    0    |
|          |              sext_ln30_34_fu_556              |    0    |    0    |
|          |              sext_ln30_35_fu_609              |    0    |    0    |
|          |              sext_ln30_36_fu_654              |    0    |    0    |
|          |              sext_ln30_37_fu_699              |    0    |    0    |
|          |              sext_ln30_38_fu_744              |    0    |    0    |
|   sext   |              sext_ln30_46_fu_766              |    0    |    0    |
|          |              sext_ln30_39_fu_808              |    0    |    0    |
|          |              sext_ln30_40_fu_864              |    0    |    0    |
|          |              sext_ln30_41_fu_919              |    0    |    0    |
|          |              sext_ln30_42_fu_977              |    0    |    0    |
|          |              sext_ln30_47_fu_999              |    0    |    0    |
|          |              sext_ln30_48_fu_1017             |    0    |    0    |
|          |              sext_ln30_43_fu_1071             |    0    |    0    |
|          |              sext_ln30_44_fu_1112             |    0    |    0    |
|          |              sext_ln30_45_fu_1148             |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |    0    |   1513  |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln30_102_reg_1405 |   20   |
| add_ln30_105_reg_1416 |   20   |
| add_ln30_107_reg_1427 |   20   |
| add_ln30_110_reg_1432 |   20   |
| add_ln30_113_reg_1437 |   20   |
|  add_ln30_77_reg_1249 |   20   |
|  add_ln30_80_reg_1270 |   20   |
|  add_ln30_83_reg_1292 |   20   |
|  add_ln30_86_reg_1308 |   20   |
|  add_ln30_88_reg_1333 |   20   |
|  add_ln30_90_reg_1344 |   20   |
|  add_ln30_92_reg_1355 |   20   |
|  add_ln30_94_reg_1366 |   20   |
|  add_ln30_96_reg_1377 |   20   |
|  add_ln30_99_reg_1394 |   20   |
|       c_reg_1171      |   10   |
| gmem5_addr_10_reg_1399|   32   |
| gmem5_addr_11_reg_1410|   32   |
| gmem5_addr_12_reg_1421|   32   |
| gmem5_addr_13_reg_1442|   32   |
| gmem5_addr_14_reg_1448|   32   |
| gmem5_addr_15_reg_1455|   32   |
| gmem5_addr_1_reg_1259 |   32   |
| gmem5_addr_2_reg_1281 |   32   |
| gmem5_addr_3_reg_1297 |   32   |
| gmem5_addr_4_reg_1313 |   32   |
| gmem5_addr_5_reg_1338 |   32   |
| gmem5_addr_6_reg_1349 |   32   |
| gmem5_addr_7_reg_1360 |   32   |
| gmem5_addr_8_reg_1371 |   32   |
| gmem5_addr_9_reg_1388 |   32   |
|  gmem5_addr_reg_1236  |   32   |
|   icmp_ln25_reg_1205  |    1   |
|indvar_flatten_reg_1178|   16   |
|   mat_read_reg_1185   |   64   |
|   or_ln30_3_reg_1319  |   20   |
|     or_ln_reg_1242    |   20   |
|       r_reg_1164      |   10   |
| select_ln25_3_reg_1209|   10   |
|      tmp_reg_1220     |   10   |
|     tmp_s_reg_1226    |    8   |
|   zext_ln25_reg_1231  |   20   |
| zext_ln30_61_reg_1382 |   13   |
| zext_ln30_62_reg_1275 |   12   |
| zext_ln30_63_reg_1254 |   11   |
| zext_ln30_66_reg_1265 |   20   |
| zext_ln30_68_reg_1287 |   20   |
| zext_ln30_70_reg_1303 |   20   |
+-----------------------+--------+
|         Total         |  1097  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_145 |  p1  |  30  |  32  |   960  ||    0    ||   352   |
|   grp_read_fu_152  |  p1  |  16  |  32  |   512  ||    0    ||   160   |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |  1472  ||  1.911  ||    0    ||   512   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1513  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   512  |
|  Register |    -   |  1097  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1097  |  2025  |
+-----------+--------+--------+--------+
