OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/spm/runs/openlane_test/tmp/floorplan/5-tapcell.odb'…
define_corners Typical
read_liberty -corner Typical /home/vscode/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/spm/runs/openlane_test/tmp/floorplan/3-initial_fp.sdc'…
adding -skip_trim to pdngen
[INFO PDN-0001] Inserting grid: stdcell_grid
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 90.620 or core height of 89.760. Changing bump location to the center of the die at (50.830, 55.760).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (50.830um, 55.760um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (62.155um, 66.980um).
[INFO PSM-0031] Number of PDN nodes on net VPWR = 677.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VGND is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 90.620 or core height of 89.760. Changing bump location to the center of the die at (50.830, 55.760).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (50.830um, 55.760um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (42.800um, 47.840um).
[INFO PSM-0031] Number of PDN nodes on net VGND = 694.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VGND are connected.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spm/runs/openlane_test/results/floorplan/spm.odb'…
Writing layout to '/openlane/designs/spm/runs/openlane_test/results/floorplan/spm.def'…
