Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 29 18:19:49 2023
| Host         : DESKTOP-BB3ADP6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_timing_summary_routed.rpt -pb RAM_timing_summary_routed.pb -rpx RAM_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (369)
5. checking no_input_delay (19)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: CLOCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (369)
--------------------------------------------------
 There are 369 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  377          inf        0.000                      0                  377           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 1.664ns (23.248%)  route 5.493ns (76.752%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           1.258     4.577    RD_DATA[7]_i_14_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.326     4.903 r  RD_DATA[7]_i_9/O
                         net (fo=1, routed)           0.864     5.767    RD_DATA[7]_i_9_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.891 r  RD_DATA[7]_i_6/O
                         net (fo=1, routed)           1.142     7.033    RD_DATA[7]_i_6_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.157 r  RD_DATA[7]_i_2/O
                         net (fo=1, routed)           0.000     7.157    RD_DATA[7]_i_2_n_0
    SLICE_X4Y7           FDRE                                         r  RD_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 1.664ns (23.429%)  route 5.438ns (76.571%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           1.419     4.738    RD_DATA[7]_i_14_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I3_O)        0.326     5.064 r  RD_DATA[2]_i_6/O
                         net (fo=1, routed)           1.008     6.072    RD_DATA[2]_i_6_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  RD_DATA[2]_i_4/O
                         net (fo=1, routed)           0.782     6.978    RD_DATA[2]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.102 r  RD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     7.102    RD_DATA[2]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  RD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 1.664ns (24.197%)  route 5.212ns (75.803%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           1.082     4.402    RD_DATA[7]_i_14_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  RD_DATA[4]_i_6/O
                         net (fo=1, routed)           0.735     5.463    RD_DATA[4]_i_6_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.587 r  RD_DATA[4]_i_4/O
                         net (fo=1, routed)           1.165     6.752    RD_DATA[4]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.876 r  RD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     6.876    RD_DATA[4]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  RD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 1.664ns (24.213%)  route 5.208ns (75.787%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           0.846     4.166    RD_DATA[7]_i_14_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.326     4.492 r  RD_DATA[6]_i_6/O
                         net (fo=1, routed)           0.864     5.356    RD_DATA[6]_i_6_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.480 r  RD_DATA[6]_i_4/O
                         net (fo=1, routed)           1.268     6.748    RD_DATA[6]_i_4_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.872 r  RD_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     6.872    RD_DATA[6]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  RD_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 1.664ns (24.764%)  route 5.055ns (75.236%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           1.256     4.575    RD_DATA[7]_i_14_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.326     4.901 r  RD_DATA[3]_i_6/O
                         net (fo=1, routed)           0.802     5.703    RD_DATA[3]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.827 r  RD_DATA[3]_i_4/O
                         net (fo=1, routed)           0.767     6.595    RD_DATA[3]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.719 r  RD_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     6.719    RD_DATA[3]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  RD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_ADDR[3]
                            (input port)
  Destination:            MEMORY_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 1.311ns (20.083%)  route 5.216ns (79.917%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  WR_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    WR_ADDR[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  WR_ADDR_IBUF[3]_inst/O
                         net (fo=17, routed)          2.078     3.016    WR_ADDR_IBUF[3]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.124     3.140 r  MEMORY[14][7]_i_5/O
                         net (fo=16, routed)          1.474     4.615    MEMORY[14][7]_i_5_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.739 r  MEMORY[3][7]_i_2/O
                         net (fo=8, routed)           1.664     6.403    MEMORY[3][7]_i_2_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  MEMORY[3][5]_i_1/O
                         net (fo=1, routed)           0.000     6.527    MEMORY[3][5]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  MEMORY_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_ADDR[3]
                            (input port)
  Destination:            RD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 1.664ns (25.505%)  route 4.860ns (74.495%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RD_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    RD_ADDR[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  RD_ADDR_IBUF[3]_inst/O
                         net (fo=22, routed)          2.230     3.167    RD_ADDR_IBUF[3]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.152     3.319 r  RD_DATA[7]_i_14/O
                         net (fo=8, routed)           0.751     4.070    RD_DATA[7]_i_14_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I3_O)        0.326     4.396 r  RD_DATA[1]_i_6/O
                         net (fo=1, routed)           1.036     5.432    RD_DATA[1]_i_6_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  RD_DATA[1]_i_4/O
                         net (fo=1, routed)           0.844     6.400    RD_DATA[1]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.524 r  RD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     6.524    RD_DATA[1]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  RD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_ADDR[3]
                            (input port)
  Destination:            MEMORY_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 1.311ns (20.518%)  route 5.078ns (79.482%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  WR_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    WR_ADDR[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  WR_ADDR_IBUF[3]_inst/O
                         net (fo=17, routed)          2.078     3.016    WR_ADDR_IBUF[3]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.124     3.140 r  MEMORY[14][7]_i_5/O
                         net (fo=16, routed)          1.474     4.615    MEMORY[14][7]_i_5_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I4_O)        0.124     4.739 r  MEMORY[3][7]_i_2/O
                         net (fo=8, routed)           1.526     6.265    MEMORY[3][7]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.389 r  MEMORY[3][3]_i_1/O
                         net (fo=1, routed)           0.000     6.389    MEMORY[3][3]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  MEMORY_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_ADDR[3]
                            (input port)
  Destination:            MEMORY_reg[15][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 1.311ns (20.724%)  route 5.014ns (79.276%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  WR_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    WR_ADDR[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  WR_ADDR_IBUF[3]_inst/O
                         net (fo=17, routed)          2.078     3.016    WR_ADDR_IBUF[3]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.124     3.140 f  MEMORY[14][7]_i_5/O
                         net (fo=16, routed)          1.765     4.906    MEMORY[14][7]_i_5_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.124     5.030 r  MEMORY[15][7]_i_2/O
                         net (fo=8, routed)           1.171     6.201    MEMORY[15][7]_i_2_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I1_O)        0.124     6.325 r  MEMORY[15][5]_i_1/O
                         net (fo=1, routed)           0.000     6.325    MEMORY[15][5]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  MEMORY_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WR_ADDR[3]
                            (input port)
  Destination:            MEMORY_reg[14][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 1.311ns (20.782%)  route 4.996ns (79.218%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  WR_ADDR[3] (IN)
                         net (fo=0)                   0.000     0.000    WR_ADDR[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  WR_ADDR_IBUF[3]_inst/O
                         net (fo=17, routed)          2.078     3.016    WR_ADDR_IBUF[3]
    SLICE_X4Y4           LUT3 (Prop_lut3_I2_O)        0.124     3.140 f  MEMORY[14][7]_i_5/O
                         net (fo=16, routed)          1.610     4.751    MEMORY[14][7]_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.875 r  MEMORY[14][7]_i_2/O
                         net (fo=8, routed)           1.308     6.183    MEMORY[14][7]_i_2_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.307 r  MEMORY[14][7]_i_1/O
                         net (fo=1, routed)           0.000     6.307    p_0_in[7]
    SLICE_X9Y1           FDRE                                         r  MEMORY_reg[14][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEMORY_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.566%)  route 0.121ns (39.434%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  MEMORY_reg[7][1]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[7][1]/Q
                         net (fo=2, routed)           0.121     0.262    MEMORY_reg[7][1]
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  RD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    RD_DATA[1]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  RD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[14][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[14][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  MEMORY_reg[14][6]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[14][6]/Q
                         net (fo=2, routed)           0.122     0.263    MEMORY_reg[14][6]
    SLICE_X9Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  MEMORY[14][6]_i_1/O
                         net (fo=1, routed)           0.000     0.308    p_0_in[6]
    SLICE_X9Y3           FDRE                                         r  MEMORY_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[9][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[9][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  MEMORY_reg[9][2]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[9][2]/Q
                         net (fo=2, routed)           0.122     0.263    MEMORY_reg[9][2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  MEMORY[9][2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    MEMORY[9][2]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  MEMORY_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[9][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[9][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  MEMORY_reg[9][4]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[9][4]/Q
                         net (fo=2, routed)           0.122     0.263    MEMORY_reg[9][4]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.308 r  MEMORY[9][4]_i_1/O
                         net (fo=1, routed)           0.000     0.308    MEMORY[9][4]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MEMORY_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[7][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  MEMORY_reg[7][5]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEMORY_reg[7][5]/Q
                         net (fo=2, routed)           0.121     0.285    MEMORY_reg[7][5]
    SLICE_X6Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.330 r  RD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    RD_DATA[5]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  RD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[15][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[15][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  MEMORY_reg[15][6]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[15][6]/Q
                         net (fo=2, routed)           0.153     0.294    MEMORY_reg[15][6]
    SLICE_X9Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.339 r  MEMORY[15][6]_i_1/O
                         net (fo=1, routed)           0.000     0.339    MEMORY[15][6]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  MEMORY_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  MEMORY_reg[1][5]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[1][5]/Q
                         net (fo=2, routed)           0.167     0.308    MEMORY_reg[1][5]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  MEMORY[1][5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MEMORY[1][5]_i_1_n_0
    SLICE_X9Y7           FDRE                                         r  MEMORY_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[8][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  MEMORY_reg[8][0]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[8][0]/Q
                         net (fo=2, routed)           0.167     0.308    MEMORY_reg[8][0]
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  MEMORY[8][0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MEMORY[8][0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  MEMORY_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[8][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[8][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  MEMORY_reg[8][4]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[8][4]/Q
                         net (fo=2, routed)           0.167     0.308    MEMORY_reg[8][4]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  MEMORY[8][4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MEMORY[8][4]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MEMORY_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMORY_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE                         0.000     0.000 r  MEMORY_reg[4][2]/C
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEMORY_reg[4][2]/Q
                         net (fo=2, routed)           0.167     0.308    MEMORY_reg[4][2]
    SLICE_X11Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  MEMORY[4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MEMORY[4][2]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  MEMORY_reg[4][2]/D
  -------------------------------------------------------------------    -------------------





