
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
3982default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
§
Loading clock regions from %s
13*device2m
Y/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
•
Loading clock buffers from %s
11*device2n
Z/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
¢
&Loading clock placement rules from %s
318*place2b
N/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
†
)Loading package pin functions from %s...
17*device2^
J/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
°
Loading package from %s
16*device2p
\/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
ï
Loading io standards from %s
15*device2_
K/home/derek/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
°
+Loading device configuration modes from %s
14*device2]
I/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
¨
$Parsing XDC File [%s] for cell '%s'
848*designutils2∑
¢/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
µ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∑
¢/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
∫
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ø
ö/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
√
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ø
ö/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
∫
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ø
ö/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
√
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ø
ö/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
«
$Parsing XDC File [%s] for cell '%s'
848*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
î/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
à
%Done setting XDC timing constraints.
35*timing2´
î/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:082default:default2
00:00:082default:default2
1453.2702default:default2
401.1802default:defaultZ17-268
†
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
î/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
•
$Parsing XDC File [%s] for cell '%s'
848*designutils2±
ú/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
É
Deriving generated clocks
2*timing2≥
ú/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
Æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2±
ú/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
´
$Parsing XDC File [%s] for cell '%s'
848*designutils2∑
¢/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
¥
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∑
¢/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
ª
$Parsing XDC File [%s] for cell '%s'
848*designutils2√
Æ/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
ƒ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2√
Æ/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¡
$Parsing XDC File [%s] for cell '%s'
848*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
 
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
›
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
ç
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2ó
Ädesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
é
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2ò
Ådesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Å
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2ã
udesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
˝
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2á
qdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
˝
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2á
qdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
˝
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2á
qdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
˝
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2á
qdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2Ï
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
≤
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
≤
$Parsing XDC File [%s] for cell '%s'
848*designutils2ª
¶/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ª
¶/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
∏
$Parsing XDC File [%s] for cell '%s'
848*designutils2¡
¨/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¡
¨/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
ƒ
$Parsing XDC File [%s] for cell '%s'
848*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
Õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2…
¥/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
 
$Parsing XDC File [%s] for cell '%s'
848*designutils2œ
∫/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
”
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2œ
∫/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2–
ª/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
◊
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2–
ª/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst2default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst2default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
ü/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
t
6Generating merged BMM file for the design top '%s'...
58*memdata2$
design_1_wrapper2default:defaultZ28-58
£
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2∫
•/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Á
!Unisim Transformation Summary:
%s111*project2™
ï  A total of 338 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 181 instances
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:182default:default2
00:00:182default:default2
1477.2732default:default2
732.4302default:defaultZ17-268


End Record