;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, 90
	SUB -207, <-120
	SLT 721, 10
	SLT 721, 10
	SLT 721, 10
	SUB #1, <-1
	SUB -207, <-120
	SUB #1, <-1
	SLT 721, 10
	SPL -0, <402
	ADD #130, 9
	SUB @121, 103
	SUB @121, 103
	SUB #0, @20
	SUB #0, @20
	SUB @-127, 100
	SUB #1, <-1
	SUB #1, <-1
	ADD 210, 30
	SUB @-127, 100
	SLT 721, 10
	DJN 500, #2
	SUB @121, 103
	SUB @121, 103
	SUB -1, 4
	DJN -1, @-20
	SUB 21, 100
	SUB 21, 100
	ADD 210, 30
	SPL @300, 90
	ADD 210, 30
	CMP 1, 2
	CMP 210, 100
	CMP 210, 100
	SUB 210, 0
	SPL 0, <930
	ADD #3, 20
	SLT 12, @10
	SPL -0, <402
	CMP -207, <-120
	JMN 1, 20
	SPL -0, <402
	CMP -207, <-120
	CMP -207, <-120
	JMP @12, #200
