{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679625644274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679625644278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 15:40:44 2023 " "Processing started: Fri Mar 24 15:40:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679625644278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625644278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment_1_Part_1 -c Nios_System_A1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment_1_Part_1 -c Nios_System_A1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625644278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679625644831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679625644831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sys_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Sys_2A-Structure " "Found design unit 1: Nios_Sys_2A-Structure" {  } { { "Nios_Sys_2A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Sys_2A " "Found entity 1: Nios_Sys_2A" {  } { { "Nios_Sys_2A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/nios_system_a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_a1/synthesis/nios_system_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_A1-rtl " "Found design unit 1: Nios_System_A1-rtl" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1 " "Found entity 1: Nios_System_A1" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_irq_mapper " "Found entity 1: Nios_System_A1_irq_mapper" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651197 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_mux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_demux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_mux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_demux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651221 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651221 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651221 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651221 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_006_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651238 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_006 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_006" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651241 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_003" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651244 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_002" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651246 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679625651248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651249 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router " "Found entity 2: Nios_System_A1_mm_interconnect_0_router" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_sdram_input_efifo_module " "Found entity 1: Nios_System_A1_sdram_input_efifo_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651267 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_sdram " "Found entity 2: Nios_System_A1_sdram" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_onchip_memory " "Found entity 1: Nios_System_A1_onchip_memory" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_A1_jtag_uart_sim_scfifo_w" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651275 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_jtag_uart_scfifo_w " "Found entity 2: Nios_System_A1_jtag_uart_scfifo_w" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651275 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_A1_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_A1_jtag_uart_sim_scfifo_r" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651275 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_A1_jtag_uart_scfifo_r " "Found entity 4: Nios_System_A1_jtag_uart_scfifo_r" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651275 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_A1_jtag_uart " "Found entity 5: Nios_System_A1_jtag_uart" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_high_res_timer " "Found entity 1: Nios_System_A1_high_res_timer" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu " "Found entity 1: Nios_System_A1_cpu" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_bht_module " "Found entity 1: Nios_System_A1_cpu_cpu_bht_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_cpu_cpu_register_bank_a_module " "Found entity 2: Nios_System_A1_cpu_cpu_register_bank_a_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_A1_cpu_cpu_register_bank_b_module " "Found entity 3: Nios_System_A1_cpu_cpu_register_bank_b_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_A1_cpu_cpu_nios2_oci_debug " "Found entity 4: Nios_System_A1_cpu_cpu_nios2_oci_debug" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_A1_cpu_cpu_nios2_oci_break " "Found entity 5: Nios_System_A1_cpu_cpu_nios2_oci_break" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_A1_cpu_cpu_nios2_oci_xbrk " "Found entity 6: Nios_System_A1_cpu_cpu_nios2_oci_xbrk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_A1_cpu_cpu_nios2_oci_dbrk " "Found entity 7: Nios_System_A1_cpu_cpu_nios2_oci_dbrk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_A1_cpu_cpu_nios2_oci_itrace " "Found entity 8: Nios_System_A1_cpu_cpu_nios2_oci_itrace" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_A1_cpu_cpu_nios2_oci_td_mode " "Found entity 9: Nios_System_A1_cpu_cpu_nios2_oci_td_mode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_A1_cpu_cpu_nios2_oci_dtrace " "Found entity 10: Nios_System_A1_cpu_cpu_nios2_oci_dtrace" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 11: Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 12: Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 13: Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_A1_cpu_cpu_nios2_oci_fifo " "Found entity 14: Nios_System_A1_cpu_cpu_nios2_oci_fifo" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_A1_cpu_cpu_nios2_oci_pib " "Found entity 15: Nios_System_A1_cpu_cpu_nios2_oci_pib" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_A1_cpu_cpu_nios2_oci_im " "Found entity 16: Nios_System_A1_cpu_cpu_nios2_oci_im" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_A1_cpu_cpu_nios2_performance_monitors " "Found entity 17: Nios_System_A1_cpu_cpu_nios2_performance_monitors" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_A1_cpu_cpu_nios2_avalon_reg " "Found entity 18: Nios_System_A1_cpu_cpu_nios2_avalon_reg" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_A1_cpu_cpu_ociram_sp_ram_module " "Found entity 19: Nios_System_A1_cpu_cpu_ociram_sp_ram_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_A1_cpu_cpu_nios2_ocimem " "Found entity 20: Nios_System_A1_cpu_cpu_nios2_ocimem" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_A1_cpu_cpu_nios2_oci " "Found entity 21: Nios_System_A1_cpu_cpu_nios2_oci" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_System_A1_cpu_cpu " "Found entity 22: Nios_System_A1_cpu_cpu" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 3086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_sysclk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_tck" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_wrapper" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_mult_cell " "Found entity 1: Nios_System_A1_cpu_cpu_mult_cell" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_test_bench " "Found entity 1: Nios_System_A1_cpu_cpu_test_bench" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_clocks " "Found entity 1: Nios_System_A1_clocks" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_clocks_sys_pll " "Found entity 1: Nios_System_A1_clocks_sys_pll" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_switches_0_7.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_switches_0_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_Switches_0_7 " "Found entity 1: Nios_System_A1_Switches_0_7" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_segment_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_segment_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_Segment_1 " "Found entity 1: Nios_System_A1_Segment_1" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_LED_pio " "Found entity 1: Nios_System_A1_LED_pio" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_BUTTON_pio " "Found entity 1: Nios_System_A1_BUTTON_pio" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625651716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625651716 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_A1_sdram.v(318) " "Verilog HDL or VHDL warning at Nios_System_A1_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679625651735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_A1_sdram.v(328) " "Verilog HDL or VHDL warning at Nios_System_A1_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679625651735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_A1_sdram.v(338) " "Verilog HDL or VHDL warning at Nios_System_A1_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679625651735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_A1_sdram.v(682) " "Verilog HDL or VHDL warning at Nios_System_A1_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679625651736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios_Sys_2A " "Elaborating entity \"Nios_Sys_2A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679625651773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1 Nios_System_A1:u0 " "Elaborating entity \"Nios_System_A1\" for hierarchy \"Nios_System_A1:u0\"" {  } { { "Nios_Sys_2A.vhd" "u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_BUTTON_pio Nios_System_A1:u0\|Nios_System_A1_BUTTON_pio:button_pio " "Elaborating entity \"Nios_System_A1_BUTTON_pio\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_BUTTON_pio:button_pio\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "button_pio" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_LED_pio Nios_System_A1:u0\|Nios_System_A1_LED_pio:led_pio " "Elaborating entity \"Nios_System_A1_LED_pio\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_LED_pio:led_pio\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "led_pio" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_Segment_1 Nios_System_A1:u0\|Nios_System_A1_Segment_1:segment_1 " "Elaborating entity \"Nios_System_A1_Segment_1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_Segment_1:segment_1\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "segment_1" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_Switches_0_7 Nios_System_A1:u0\|Nios_System_A1_Switches_0_7:switches_0_7 " "Elaborating entity \"Nios_System_A1_Switches_0_7\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_Switches_0_7:switches_0_7\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "switches_0_7" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_clocks Nios_System_A1:u0\|Nios_System_A1_clocks:clocks " "Elaborating entity \"Nios_System_A1_clocks\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "clocks" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_clocks_sys_pll Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll " "Elaborating entity \"Nios_System_A1_clocks_sys_pll\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" "sys_pll" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" "altera_pll_i" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651888 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1679625651899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|Nios_System_A1_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625651911 ""}  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679625651911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" "reset_from_locked" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu Nios_System_A1:u0\|Nios_System_A1_cpu:cpu " "Elaborating entity \"Nios_System_A1_cpu\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "cpu" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu " "Elaborating entity \"Nios_System_A1_cpu_cpu\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" "cpu" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625651960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_test_bench Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_test_bench:the_Nios_System_A1_cpu_cpu_test_bench " "Elaborating entity \"Nios_System_A1_cpu_cpu_test_bench\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_test_bench:the_Nios_System_A1_cpu_cpu_test_bench\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_test_bench" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 5299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_bht_module Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht " "Elaborating entity \"Nios_System_A1_cpu_cpu_bht_module\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "Nios_System_A1_cpu_cpu_bht" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625652337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625652337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_bht_module:Nios_System_A1_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_register_bank_a_module Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a " "Elaborating entity \"Nios_System_A1_cpu_cpu_register_bank_a_module\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "Nios_System_A1_cpu_cpu_register_bank_a" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 7305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625652446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625652446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_a_module:Nios_System_A1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_register_bank_b_module Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_b_module:Nios_System_A1_cpu_cpu_register_bank_b " "Elaborating entity \"Nios_System_A1_cpu_cpu_register_bank_b_module\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_register_bank_b_module:Nios_System_A1_cpu_cpu_register_bank_b\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "Nios_System_A1_cpu_cpu_register_bank_b" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 7323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_mult_cell Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell " "Elaborating entity \"Nios_System_A1_cpu_cpu_mult_cell\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_mult_cell" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 7908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625652574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625652574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625652936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_mult_cell:the_Nios_System_A1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625653323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 8290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_debug Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_debug:the_Nios_System_A1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_debug:the_Nios_System_A1_cpu_cpu_nios2_oci_debug\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_debug:the_Nios_System_A1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_debug:the_Nios_System_A1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_break Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_break:the_Nios_System_A1_cpu_cpu_nios2_oci_break " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_break\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_break:the_Nios_System_A1_cpu_cpu_nios2_oci_break\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_break" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_xbrk Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_xbrk:the_Nios_System_A1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_xbrk:the_Nios_System_A1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_dbrk Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dbrk:the_Nios_System_A1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dbrk:the_Nios_System_A1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_itrace Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_itrace:the_Nios_System_A1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_itrace:the_Nios_System_A1_cpu_cpu_nios2_oci_itrace\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_dtrace Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dtrace:the_Nios_System_A1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dtrace:the_Nios_System_A1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_td_mode Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dtrace:the_Nios_System_A1_cpu_cpu_nios2_oci_dtrace\|Nios_System_A1_cpu_cpu_nios2_oci_td_mode:Nios_System_A1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_dtrace:the_Nios_System_A1_cpu_cpu_nios2_oci_dtrace\|Nios_System_A1_cpu_cpu_nios2_oci_td_mode:Nios_System_A1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "Nios_System_A1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_fifo Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_fifo:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo\|Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_pib Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_pib:the_Nios_System_A1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_pib:the_Nios_System_A1_cpu_cpu_nios2_oci_pib\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_oci_im Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_im:the_Nios_System_A1_cpu_cpu_nios2_oci_im " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_oci_im\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_oci_im:the_Nios_System_A1_cpu_cpu_nios2_oci_im\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_im" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_avalon_reg Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_avalon_reg:the_Nios_System_A1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_avalon_reg:the_Nios_System_A1_cpu_cpu_nios2_avalon_reg\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_nios2_ocimem Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem " "Elaborating entity \"Nios_System_A1_cpu_cpu_nios2_ocimem\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_ocimem" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625654999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_ociram_sp_ram_module Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"Nios_System_A1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "Nios_System_A1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_nios2_ocimem:the_Nios_System_A1_cpu_cpu_nios2_ocimem\|Nios_System_A1_cpu_cpu_ociram_sp_ram_module:Nios_System_A1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_debug_slave_wrapper Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_System_A1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_debug_slave_tck Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|Nios_System_A1_cpu_cpu_debug_slave_tck:the_Nios_System_A1_cpu_cpu_debug_slave_tck " "Elaborating entity \"Nios_System_A1_cpu_cpu_debug_slave_tck\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|Nios_System_A1_cpu_cpu_debug_slave_tck:the_Nios_System_A1_cpu_cpu_debug_slave_tck\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_A1_cpu_cpu_debug_slave_tck" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_cpu_cpu_debug_slave_sysclk Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|Nios_System_A1_cpu_cpu_debug_slave_sysclk:the_Nios_System_A1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_System_A1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|Nios_System_A1_cpu_cpu_debug_slave_sysclk:the_Nios_System_A1_cpu_cpu_debug_slave_sysclk\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_A1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" "Nios_System_A1_cpu_cpu_debug_slave_phy" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_cpu:cpu\|Nios_System_A1_cpu_cpu:cpu\|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci\|Nios_System_A1_cpu_cpu_debug_slave_wrapper:the_Nios_System_A1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_A1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_high_res_timer Nios_System_A1:u0\|Nios_System_A1_high_res_timer:high_res_timer " "Elaborating entity \"Nios_System_A1_high_res_timer\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_high_res_timer:high_res_timer\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "high_res_timer" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_jtag_uart Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart " "Elaborating entity \"Nios_System_A1_jtag_uart\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "jtag_uart" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_jtag_uart_scfifo_w Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w " "Elaborating entity \"Nios_System_A1_jtag_uart_scfifo_w\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "the_Nios_System_A1_jtag_uart_scfifo_w" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "wfifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625655646 ""}  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679625655646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625655821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625655821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_w:the_Nios_System_A1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_jtag_uart_scfifo_r Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_r:the_Nios_System_A1_jtag_uart_scfifo_r " "Elaborating entity \"Nios_System_A1_jtag_uart_scfifo_r\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|Nios_System_A1_jtag_uart_scfifo_r:the_Nios_System_A1_jtag_uart_scfifo_r\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "the_Nios_System_A1_jtag_uart_scfifo_r" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625655846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "Nios_System_A1_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656080 ""}  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679625656080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_A1_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_onchip_memory Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory " "Elaborating entity \"Nios_System_A1_onchip_memory\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "onchip_memory" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" "the_altsyncram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_System_A1_onchip_memory.hex " "Parameter \"init_file\" = \"Nios_System_A1_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679625656152 ""}  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679625656152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rn1 " "Found entity 1: altsyncram_8rn1" {  } { { "db/altsyncram_8rn1.tdf" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/db/altsyncram_8rn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679625656185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625656185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rn1 Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8rn1:auto_generated " "Elaborating entity \"altsyncram_8rn1\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8rn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_sdram Nios_System_A1:u0\|Nios_System_A1_sdram:sdram " "Elaborating entity \"Nios_System_A1_sdram\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_sdram:sdram\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "sdram" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_sdram_input_efifo_module Nios_System_A1:u0\|Nios_System_A1_sdram:sdram\|Nios_System_A1_sdram_input_efifo_module:the_Nios_System_A1_sdram_input_efifo_module " "Elaborating entity \"Nios_System_A1_sdram_input_efifo_module\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_sdram:sdram\|Nios_System_A1_sdram_input_efifo_module:the_Nios_System_A1_sdram_input_efifo_module\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "the_Nios_System_A1_sdram_input_efifo_module" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "mm_interconnect_0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "high_res_timer_s1_translator" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router:router " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router:router\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "router" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_default_decode Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router:router\|Nios_System_A1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router:router\|Nios_System_A1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_001 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_001\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_001:router_001\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "router_001" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_001_default_decode Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_001:router_001\|Nios_System_A1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_001:router_001\|Nios_System_A1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_002 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_002\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_002:router_002\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "router_002" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_002_default_decode Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_002:router_002\|Nios_System_A1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_002:router_002\|Nios_System_A1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_003 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_003\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_003:router_003\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "router_003" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_003_default_decode Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_003:router_003\|Nios_System_A1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_003:router_003\|Nios_System_A1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_006 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_006\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_006:router_006\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "router_006" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625656993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_router_006_default_decode Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_006:router_006\|Nios_System_A1_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_router_006:router_006\|Nios_System_A1_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_cmd_demux Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_cmd_demux_001 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_cmd_mux Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_cmd_mux_001 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 3907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_rsp_demux Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_rsp_demux_001 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_rsp_mux Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_rsp_mux_001 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679625657236 "|Nios_Sys_2A|Nios_System_A1:u0|Nios_System_A1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679625657237 "|Nios_Sys_2A|Nios_System_A1:u0|Nios_System_A1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679625657237 "|Nios_Sys_2A|Nios_System_A1:u0|Nios_System_A1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_avalon_st_adapter Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 4700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_mm_interconnect_0:mm_interconnect_0\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_A1_irq_mapper Nios_System_A1:u0\|Nios_System_A1_irq_mapper:irq_mapper " "Elaborating entity \"Nios_System_A1_irq_mapper\" for hierarchy \"Nios_System_A1:u0\|Nios_System_A1_irq_mapper:irq_mapper\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "irq_mapper" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_System_A1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_System_A1:u0\|altera_reset_controller:rst_controller\"" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "rst_controller" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/Nios_System_A1.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_A1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_A1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_A1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_A1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679625657359 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Nios_System_A1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Nios_System_A1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "the_Nios_System_A1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2876 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1679625658179 "|Nios_Sys_2A|Nios_System_A1:u0|Nios_System_A1_cpu:cpu|Nios_System_A1_cpu_cpu:cpu|Nios_System_A1_cpu_cpu_nios2_oci:the_Nios_System_A1_cpu_cpu_nios2_oci|Nios_System_A1_cpu_cpu_nios2_oci_itrace:the_Nios_System_A1_cpu_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_1_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_1_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_2_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_2_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_3_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_3_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "Nios_System_A1:u0 segment_4_pio_external_connection_export Input Output " "Port direction mismatch for entity \"Nios_System_A1:u0\" at port \"segment_4_pio_external_connection_export\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "Nios_Sys_2A.vhd" "Nios_System_A1:u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/Nios_Sys_2A.vhd" 57 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1679625658220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679625658243 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/output_files/Nios_System_A1.map.smsg " "Generated suppressed messages file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_1_Quartus/output_files/Nios_System_A1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625658596 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 28 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679625660337 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 15:41:00 2023 " "Processing ended: Fri Mar 24 15:41:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679625660337 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679625660337 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679625660337 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625660337 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 30 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 30 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679625660981 ""}
