Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 2763952004
	for <lists+qemu-devel@lfdr.de>; Tue, 25 Jun 2019 02:42:03 +0200 (CEST)
Received: from localhost ([::1]:55728 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hfZX8-0003u3-Ch
	for lists+qemu-devel@lfdr.de; Mon, 24 Jun 2019 20:42:02 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:34891)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1hfZVu-0003VD-B3
 for qemu-devel@nongnu.org; Mon, 24 Jun 2019 20:40:48 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1hfZVs-0000yE-GD
 for qemu-devel@nongnu.org; Mon, 24 Jun 2019 20:40:46 -0400
Received: from mail-oi1-x244.google.com ([2607:f8b0:4864:20::244]:42758)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <aleksandar.m.mail@gmail.com>)
 id 1hfZVs-0000wy-54
 for qemu-devel@nongnu.org; Mon, 24 Jun 2019 20:40:44 -0400
Received: by mail-oi1-x244.google.com with SMTP id s184so11182053oie.9
 for <qemu-devel@nongnu.org>; Mon, 24 Jun 2019 17:40:42 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:in-reply-to:references:from:date:message-id:subject:to
 :cc; bh=o8PAJtwIynq5wV5LyiWC8l0tId9eXFh1BGwslkYiY0M=;
 b=nIuydUG5y0vqBeuNxZLtjVzPf1Rm/wVCRAvVUlkxPHzk9oubqNXeaurgRgunF5ZWCj
 sYwLnsqNiMZwH3dYbxGxu4+86jzezqP/HP32kEm01e8qnslyqHczRGUeTj/roZxoKfF/
 fwZbkcjMgyl1J/lI9BsU7An+M5rkTrkOScpN6iA+JktbBDtvu/3vZXz4vTXtOM001XVM
 QkG5y23wg0BY6RAM4j6WUGnh+6akK63a6N9c5q6NiyP8cT0kd6RyvxW63fL6DyhgKpRQ
 H9SqjQsXIwrUyB2tWBuXIxSInvxMaQdJKmDpNJv76FHrSw8o2hHUJchNzlmwDSZhrrbN
 KMyg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:in-reply-to:references:from:date
 :message-id:subject:to:cc;
 bh=o8PAJtwIynq5wV5LyiWC8l0tId9eXFh1BGwslkYiY0M=;
 b=Fvf8voRWnUhJGKYUt9KpDe1UAxiex4EehP6mx9d/PNfzTG4h51TJjxFNOxgofhelGQ
 s7hndJq4Vl8JfAZgVXbr4qmg8f10HreDvl9NgnqOWS+r2dOe5LgMNS1t8Vj28vZVgCkX
 sFjezC3a+GM9P5Rg9wwPAcfzVZ2r32/X4x6yKTchLhKa4tEcmBsVGgcwh3gYzg4+J2jn
 KojV0iJObb32JXwYg/pK6MhPZ9F+fk48GCY01gelzRUQW4OIi8kfZK1Ek1kBkjGz+PqF
 ADFvyixt1JAO5eRiPluzSEnwBUzvwqbVm5VYrbo6OWsTwuITWllznoA+x5p9wF+2J7MP
 sKUg==
X-Gm-Message-State: APjAAAVUaMTJagBJ33lsP9hYgYE2zMuYwOAtbz2/n7EEA9buKeCUU8rB
 YRJKQ01kdNQ1kv/C6kOvL5bEerjdcVSzTLFHbew=
X-Google-Smtp-Source: APXvYqy0Ur9l+prKtBhLiy8WhMkfb3Sz1YT6TmnNOTl2YTZFc48SHAt20r64Mi4EjZbXdso6TyCbS8nw9CqRKtU+F/w=
X-Received: by 2002:aca:4083:: with SMTP id
 n125mr12153271oia.106.1561423242283; 
 Mon, 24 Jun 2019 17:40:42 -0700 (PDT)
MIME-Version: 1.0
Received: by 2002:a9d:20e4:0:0:0:0:0 with HTTP; Mon, 24 Jun 2019 17:40:41
 -0700 (PDT)
Received: by 2002:a9d:20e4:0:0:0:0:0 with HTTP; Mon, 24 Jun 2019 17:40:41
 -0700 (PDT)
In-Reply-To: <20190624222844.26584-7-f4bug@amsat.org>
References: <20190624222844.26584-1-f4bug@amsat.org>
 <20190624222844.26584-7-f4bug@amsat.org>
From: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Date: Tue, 25 Jun 2019 02:40:41 +0200
Message-ID: <CAL1e-=jSPHmeSjK1UA=bzghZo4Yn83Vi6QWqN0_76ACtz0SZJg@mail.gmail.com>
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <f4bug@amsat.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::244
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Content-Filtered-By: Mailman/MimeDel 2.1.23
Subject: Re: [Qemu-devel] [PATCH 06/10] hw/mips/gt64xxx_pci: Convert debug
 printf()s to trace events
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>, Thomas Huth <thuth@redhat.com>,
 Aleksandar Rikalo <arikalo@wavecomp.com>, qemu-devel@nongnu.org,
 =?UTF-8?Q?Herv=C3=A9_Poussineau?= <hpoussin@reactos.org>,
 Artyom Tarasenko <atar4qemu@gmail.com>,
 Aleksandar Markovic <amarkovic@wavecomp.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Aurelien Jarno <aurelien@aurel32.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Jun 25, 2019 12:46 AM, "Philippe Mathieu-Daud=C3=A9" <f4bug@amsat.org> w=
rote:
>
> Signed-off-by: Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org>
> ---

Philipoe, can you hust clarify (explain) what is the criterium when to use
log message, and when to use trace event, which are bith present in gt64xxx
implementation.

>  Makefile.objs         |  1 +
>  hw/mips/gt64xxx_pci.c | 29 ++++++++++-------------------
>  hw/mips/trace-events  |  4 ++++
>  3 files changed, 15 insertions(+), 19 deletions(-)
>  create mode 100644 hw/mips/trace-events
>
> diff --git a/Makefile.objs b/Makefile.objs
> index 658cfc9d9f..3b83621f32 100644
> --- a/Makefile.objs
> +++ b/Makefile.objs
> @@ -163,6 +163,7 @@ trace-events-subdirs +=3D hw/input
>  trace-events-subdirs +=3D hw/intc
>  trace-events-subdirs +=3D hw/isa
>  trace-events-subdirs +=3D hw/mem
> +trace-events-subdirs +=3D hw/mips
>  trace-events-subdirs +=3D hw/misc
>  trace-events-subdirs +=3D hw/misc/macio
>  trace-events-subdirs +=3D hw/net
> diff --git a/hw/mips/gt64xxx_pci.c b/hw/mips/gt64xxx_pci.c
> index f44326f14f..815ef0711d 100644
> --- a/hw/mips/gt64xxx_pci.c
> +++ b/hw/mips/gt64xxx_pci.c
> @@ -30,14 +30,7 @@
>  #include "hw/pci/pci_host.h"
>  #include "hw/i386/pc.h"
>  #include "exec/address-spaces.h"
> -
> -//#define DEBUG
> -
> -#ifdef DEBUG
> -#define DPRINTF(fmt, ...) fprintf(stderr, "%s: " fmt, __func__,
##__VA_ARGS__)
> -#else
> -#define DPRINTF(fmt, ...)
> -#endif
> +#include "trace.h"
>
>  #define GT_REGS                 (0x1000 >> 2)
>
> @@ -294,9 +287,7 @@ static void gt64120_isd_mapping(GT64120State *s)
>      check_reserved_space(&start, &length);
>      length =3D 0x1000;
>      /* Map new address */
> -    DPRINTF("ISD: "TARGET_FMT_plx"@"TARGET_FMT_plx
> -        " -> "TARGET_FMT_plx"@"TARGET_FMT_plx"\n",
> -        s->ISD_length, s->ISD_start, length, start);
> +    trace_gt64120_isd_remap(s->ISD_length, s->ISD_start, length, start);
>      s->ISD_start =3D start;
>      s->ISD_length =3D length;
>      memory_region_add_subregion(get_system_memory(), s->ISD_start,
&s->ISD_mem);
> @@ -648,19 +639,19 @@ static void gt64120_writel(void *opaque, hwaddr
addr,
>          /* not really implemented */
>          s->regs[saddr] =3D ~(~(s->regs[saddr]) | ~(val & 0xfffffffe));
>          s->regs[saddr] |=3D !!(s->regs[saddr] & 0xfffffffe);
> -        DPRINTF("INTRCAUSE %" PRIx64 "\n", val);
> +        trace_gt64120_write("INTRCAUSE", size << 1, val);
>          break;
>      case GT_INTRMASK:
>          s->regs[saddr] =3D val & 0x3c3ffffe;
> -        DPRINTF("INTRMASK %" PRIx64 "\n", val);
> +        trace_gt64120_write("INTRMASK", size << 1, val);
>          break;
>      case GT_PCI0_ICMASK:
>          s->regs[saddr] =3D val & 0x03fffffe;
> -        DPRINTF("ICMASK %" PRIx64 "\n", val);
> +        trace_gt64120_write("ICMASK", size << 1, val);
>          break;
>      case GT_PCI0_SERR0MASK:
>          s->regs[saddr] =3D val & 0x0000003f;
> -        DPRINTF("SERR0MASK %" PRIx64 "\n", val);
> +        trace_gt64120_write("SERR0MASK", size << 1, val);
>          break;
>
>      /* Reserved when only PCI_0 is configured. */
> @@ -936,19 +927,19 @@ static uint64_t gt64120_readl(void *opaque,
>      /* Interrupts */
>      case GT_INTRCAUSE:
>          val =3D s->regs[saddr];
> -        DPRINTF("INTRCAUSE %x\n", val);
> +        trace_gt64120_read("INTRCAUSE", size << 1, val);
>          break;
>      case GT_INTRMASK:
>          val =3D s->regs[saddr];
> -        DPRINTF("INTRMASK %x\n", val);
> +        trace_gt64120_read("INTRMASK", size << 1, val);
>          break;
>      case GT_PCI0_ICMASK:
>          val =3D s->regs[saddr];
> -        DPRINTF("ICMASK %x\n", val);
> +        trace_gt64120_read("ICMASK", size << 1, val);
>          break;
>      case GT_PCI0_SERR0MASK:
>          val =3D s->regs[saddr];
> -        DPRINTF("SERR0MASK %x\n", val);
> +        trace_gt64120_read("SERR0MASK", size << 1, val);
>          break;
>
>      /* Reserved when only PCI_0 is configured. */
> diff --git a/hw/mips/trace-events b/hw/mips/trace-events
> new file mode 100644
> index 0000000000..75d4c73f2e
> --- /dev/null
> +++ b/hw/mips/trace-events
> @@ -0,0 +1,4 @@
> +# gt64xxx.c
> +gt64120_read(const char *regname, int width, uint64_t value) "gt64120
read %s value:0x%0*" PRIx64
> +gt64120_write(const char *regname, int width, uint64_t value) "gt64120
write %s value:0x%0*" PRIx64
> +gt64120_isd_remap(uint64_t from_length, uint64_t from_addr, uint64_t
to_length, uint64_t to_addr) "ISD: 0x%08" PRIx64 "@0x%08" PRIx64 " ->
0x%08" PRIx64 "@0x%08" PRIx64
> --
> 2.19.1
>
>
