{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622599049986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622599049988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 09:57:29 2021 " "Processing started: Wed Jun 02 09:57:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622599049988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622599049988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622599049988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1622599051354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectFull " "Found entity 1: projectFull" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622599051528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622599051528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectFull " "Elaborating entity \"projectFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622599051617 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "g " "Converted elements in bus name \"g\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0\] g0 " "Converted element name(s) from \"g\[0\]\" to \"g0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 632 608 672 648 "g\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[1\] g1 " "Converted element name(s) from \"g\[1\]\" to \"g1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 648 608 696 664 "g\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[2\] g2 " "Converted element name(s) from \"g\[2\]\" to \"g2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 664 608 720 680 "g\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[3\] g3 " "Converted element name(s) from \"g\[3\]\" to \"g3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 680 608 744 696 "g\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[4\] g4 " "Converted element name(s) from \"g\[4\]\" to \"g4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 696 608 768 712 "g\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[5\] g5 " "Converted element name(s) from \"g\[5\]\" to \"g5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 712 608 792 728 "g\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[6\] g6 " "Converted element name(s) from \"g\[6\]\" to \"g6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 728 608 816 744 "g\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[7\] g7 " "Converted element name(s) from \"g\[7\]\" to \"g7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 744 608 832 760 "g\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0..7\] g0..7 " "Converted element name(s) from \"g\[0..7\]\" to \"g0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 616 832 880 632 "g\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051625 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 632 608 672 648 "g\[0\]" "" } { 648 608 696 664 "g\[1\]" "" } { 664 608 720 680 "g\[2\]" "" } { 680 608 744 696 "g\[3\]" "" } { 696 608 768 712 "g\[4\]" "" } { 712 608 792 728 "g\[5\]" "" } { 728 608 816 744 "g\[6\]" "" } { 744 608 832 760 "g\[7\]" "" } { 616 832 880 632 "g\[0..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622599051625 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TFS " "Converted elements in bus name \"TFS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TFS\[0\] TFS0 " "Converted element name(s) from \"TFS\[0\]\" to \"TFS0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 544 1104 1161 560 "TFS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TFS\[1\] TFS1 " "Converted element name(s) from \"TFS\[1\]\" to \"TFS1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 616 1120 1163 632 "TFS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TFS\[0..1\] TFS0..1 " "Converted element name(s) from \"TFS\[0..1\]\" to \"TFS0..1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 584 1040 1104 600 "TFS\[0..1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 544 1104 1161 560 "TFS\[0\]" "" } { 616 1120 1163 632 "TFS\[1\]" "" } { 584 1040 1104 600 "TFS\[0..1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622599051626 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "u " "Converted elements in bus name \"u\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[7\] u7 " "Converted element name(s) from \"u\[7\]\" to \"u7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 600 608 648 616 "u\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[6\] u6 " "Converted element name(s) from \"u\[6\]\" to \"u6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 584 608 672 600 "u\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[5\] u5 " "Converted element name(s) from \"u\[5\]\" to \"u5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 568 608 696 584 "u\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[4\] u4 " "Converted element name(s) from \"u\[4\]\" to \"u4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 552 608 720 568 "u\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[3\] u3 " "Converted element name(s) from \"u\[3\]\" to \"u3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 536 608 744 552 "u\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[2\] u2 " "Converted element name(s) from \"u\[2\]\" to \"u2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 520 608 768 536 "u\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[1\] u1 " "Converted element name(s) from \"u\[1\]\" to \"u1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 504 608 792 520 "u\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0\] u0 " "Converted element name(s) from \"u\[0\]\" to \"u0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 488 608 816 504 "u\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0..7\] u0..7 " "Converted element name(s) from \"u\[0..7\]\" to \"u0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 600 816 880 616 "u\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599051626 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 600 608 648 616 "u\[7\]" "" } { 584 608 672 600 "u\[6\]" "" } { 568 608 696 584 "u\[5\]" "" } { 552 608 720 568 "u\[4\]" "" } { 536 608 744 552 "u\[3\]" "" } { 520 608 768 536 "u\[2\]" "" } { 504 608 792 520 "u\[1\]" "" } { 488 608 816 504 "u\[0\]" "" } { 600 816 880 616 "u\[0..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622599051626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparenum.vhd 2 1 " "Using design file comparenum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompareNum-a " "Found design unit 1: CompareNum-a" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622599053094 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompareNum " "Found entity 1: CompareNum" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622599053094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622599053094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareNum CompareNum:inst " "Elaborating entity \"CompareNum\" for hierarchy \"CompareNum:inst\"" {  } { { "projectFull.bdf" "inst" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 568 880 1040 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622599053104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(22) " "VHDL Process Statement warning at comparenum.vhd(22): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053108 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(22) " "VHDL Process Statement warning at comparenum.vhd(22): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053108 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053108 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053108 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053108 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622599053109 "|projectFull|CompareNum:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1622599053976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622599054641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622599054641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622599054921 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622599054921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622599054921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622599054921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622599055008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 09:57:35 2021 " "Processing ended: Wed Jun 02 09:57:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622599055008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622599055008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622599055008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622599055008 ""}
