=====
SETUP
0.760
16.948
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s0
16.486
16.948
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
16.948
=====
SETUP
0.976
16.732
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s2
8.361
8.396
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.396
8.866
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s0
9.263
9.833
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_3_s4
9.833
10.303
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_3_s
11.145
11.715
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_4_s
11.715
11.750
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_5_s
11.750
11.785
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_6_s
11.785
12.255
u_v9958/u_timing_control/u_ssg/w_intr_line_y_6_s0
12.657
13.206
u_v9958/u_timing_control/u_ssg/n590_s0
13.350
13.899
u_v9958/u_timing_control/u_ssg/n591_s0
13.899
13.934
u_v9958/u_cpu_interface/n1301_s5
15.088
15.605
u_v9958/u_cpu_interface/n1301_s3
16.018
16.588
u_v9958/u_cpu_interface/ff_line_interrupt_s1
16.732
=====
SETUP
1.283
16.426
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
15.877
16.426
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
16.426
=====
SETUP
1.283
16.426
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6870_s1
15.877
16.426
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_2_s0
16.426
=====
SETUP
1.299
16.409
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.932
u_v9958/u_command/u_cache/n5965_s11
12.356
12.727
u_v9958/u_command/u_cache/n5964_s6
13.147
13.702
u_v9958/u_command/u_cache/n5975_s14
14.930
15.447
u_v9958/u_command/u_cache/n5975_s6
15.860
16.409
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.409
=====
SETUP
1.329
16.380
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.932
u_v9958/u_command/u_cache/ff_cache1_address_17_s6
12.609
12.980
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
12.989
13.544
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9
13.957
14.410
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7
15.186
15.513
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0
16.380
=====
SETUP
1.406
16.303
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_dx[0]_1_s
8.499
9.069
u_v9958/u_command/w_next_dx[1]_1_s
9.069
9.104
u_v9958/u_command/w_next_dx[2]_1_s
9.104
9.139
u_v9958/u_command/w_next_dx[3]_1_s
9.139
9.174
u_v9958/u_command/w_next_dx[4]_1_s
9.174
9.210
u_v9958/u_command/w_next_dx[5]_1_s
9.210
9.245
u_v9958/u_command/w_next_dx[6]_1_s
9.245
9.280
u_v9958/u_command/w_next_dx[7]_1_s
9.280
9.315
u_v9958/u_command/w_next_dx[8]_1_s
9.315
9.350
u_v9958/u_command/w_next_dx[9]_1_s
9.350
9.820
u_v9958/u_command/n1434_s5
9.825
10.380
u_v9958/u_command/ff_wait_counter_7_s26
11.320
11.837
u_v9958/u_command/ff_wait_counter_7_s21
12.502
13.057
u_v9958/u_command/ff_wait_counter_7_s15
13.474
13.991
u_v9958/u_command/ff_wait_counter_7_s11
14.388
14.905
u_v9958/u_command/ff_wait_counter_7_s12
15.604
16.153
u_v9958/u_command/ff_wait_counter_1_s0
16.303
=====
SETUP
1.406
16.303
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_dx[0]_1_s
8.499
9.069
u_v9958/u_command/w_next_dx[1]_1_s
9.069
9.104
u_v9958/u_command/w_next_dx[2]_1_s
9.104
9.139
u_v9958/u_command/w_next_dx[3]_1_s
9.139
9.174
u_v9958/u_command/w_next_dx[4]_1_s
9.174
9.210
u_v9958/u_command/w_next_dx[5]_1_s
9.210
9.245
u_v9958/u_command/w_next_dx[6]_1_s
9.245
9.280
u_v9958/u_command/w_next_dx[7]_1_s
9.280
9.315
u_v9958/u_command/w_next_dx[8]_1_s
9.315
9.350
u_v9958/u_command/w_next_dx[9]_1_s
9.350
9.820
u_v9958/u_command/n1434_s5
9.825
10.380
u_v9958/u_command/ff_wait_counter_7_s26
11.320
11.837
u_v9958/u_command/ff_wait_counter_7_s21
12.502
13.057
u_v9958/u_command/ff_wait_counter_7_s15
13.474
13.991
u_v9958/u_command/ff_wait_counter_7_s11
14.388
14.905
u_v9958/u_command/ff_wait_counter_7_s12
15.604
16.153
u_v9958/u_command/ff_wait_counter_5_s0
16.303
=====
SETUP
1.406
16.303
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_dx[0]_1_s
8.499
9.069
u_v9958/u_command/w_next_dx[1]_1_s
9.069
9.104
u_v9958/u_command/w_next_dx[2]_1_s
9.104
9.139
u_v9958/u_command/w_next_dx[3]_1_s
9.139
9.174
u_v9958/u_command/w_next_dx[4]_1_s
9.174
9.210
u_v9958/u_command/w_next_dx[5]_1_s
9.210
9.245
u_v9958/u_command/w_next_dx[6]_1_s
9.245
9.280
u_v9958/u_command/w_next_dx[7]_1_s
9.280
9.315
u_v9958/u_command/w_next_dx[8]_1_s
9.315
9.350
u_v9958/u_command/w_next_dx[9]_1_s
9.350
9.820
u_v9958/u_command/n1434_s5
9.825
10.380
u_v9958/u_command/ff_wait_counter_7_s26
11.320
11.837
u_v9958/u_command/ff_wait_counter_7_s21
12.502
13.057
u_v9958/u_command/ff_wait_counter_7_s15
13.474
13.991
u_v9958/u_command/ff_wait_counter_7_s11
14.388
14.905
u_v9958/u_command/ff_wait_counter_7_s12
15.604
16.153
u_v9958/u_command/ff_wait_counter_7_s0
16.303
=====
SETUP
1.448
16.261
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_6_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_pos_x_2_s
8.102
8.651
u_v9958/u_timing_control/u_screen_mode/w_pos_x_3_s
8.651
8.686
u_v9958/u_timing_control/u_screen_mode/w_pos_x_4_s
8.686
8.721
u_v9958/u_timing_control/u_screen_mode/w_pos_x_5_s
8.721
8.756
u_v9958/u_timing_control/u_screen_mode/w_pos_x_6_s
8.756
8.791
u_v9958/u_timing_control/u_screen_mode/w_pos_x_7_s
8.791
8.827
u_v9958/u_timing_control/u_screen_mode/n956_s17
10.717
11.170
u_v9958/u_timing_control/u_screen_mode/n956_s7
11.809
12.326
u_v9958/u_timing_control/u_screen_mode/n957_s9
14.022
14.484
u_v9958/u_timing_control/u_screen_mode/n957_s8
14.657
15.028
u_v9958/u_timing_control/u_screen_mode/n957_s6
15.712
16.261
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.261
=====
SETUP
1.456
16.252
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.947
u_v9958/u_command/u_cache/ff_cache3_address_17_s9
12.126
12.579
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s11
13.467
14.022
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s10
14.269
14.824
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s6
15.518
16.067
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s0
16.252
=====
SETUP
1.461
16.248
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_sx[0]_1_s
8.770
9.340
u_v9958/u_command/w_next_sx[1]_1_s
9.340
9.375
u_v9958/u_command/w_next_sx[2]_1_s
9.375
9.410
u_v9958/u_command/w_next_sx[3]_1_s
9.410
9.445
u_v9958/u_command/w_next_sx[4]_1_s
9.445
9.481
u_v9958/u_command/w_next_sx[5]_1_s
9.481
9.516
u_v9958/u_command/w_next_sx[6]_1_s
9.516
9.551
u_v9958/u_command/w_next_sx[7]_1_s
9.551
9.586
u_v9958/u_command/w_next_sx[8]_1_s
9.586
10.056
u_v9958/u_command/n568_s8
10.474
11.044
u_v9958/u_command/n568_s5
11.045
11.600
u_v9958/u_command/n3869_s11
12.317
12.872
u_v9958/u_command/ff_count_valid_s15
13.146
13.716
u_v9958/u_command/ff_count_valid_s12
13.889
14.406
u_v9958/u_command/ff_count_valid_s11
15.062
15.524
u_v9958/u_command/ff_count_valid_s1
16.248
=====
SETUP
1.497
16.211
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.947
u_v9958/u_command/u_cache/ff_cache3_address_17_s9
12.126
12.579
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s11
13.467
14.022
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s10
14.269
14.824
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s5
15.518
16.067
u_v9958/u_command/u_cache/ff_cache3_data_mask_2_s0
16.211
=====
SETUP
1.531
16.178
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_dx[0]_1_s
8.499
9.069
u_v9958/u_command/w_next_dx[1]_1_s
9.069
9.104
u_v9958/u_command/w_next_dx[2]_1_s
9.104
9.139
u_v9958/u_command/w_next_dx[3]_1_s
9.139
9.174
u_v9958/u_command/w_next_dx[4]_1_s
9.174
9.210
u_v9958/u_command/w_next_dx[5]_1_s
9.210
9.245
u_v9958/u_command/w_next_dx[6]_1_s
9.245
9.280
u_v9958/u_command/w_next_dx[7]_1_s
9.280
9.315
u_v9958/u_command/w_next_dx[8]_1_s
9.315
9.350
u_v9958/u_command/w_next_dx[9]_1_s
9.350
9.820
u_v9958/u_command/n1434_s5
9.825
10.380
u_v9958/u_command/ff_wait_counter_7_s26
11.320
11.837
u_v9958/u_command/ff_wait_counter_7_s21
12.502
13.072
u_v9958/u_command/ff_next_state_1_s23
13.246
13.795
u_v9958/u_command/ff_next_state_5_s14
13.968
14.421
u_v9958/u_command/ff_next_state_5_s12
15.280
15.850
u_v9958/u_command/ff_next_state_5_s0
16.178
=====
SETUP
1.545
16.164
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6874_s1
15.702
16.164
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
16.164
=====
SETUP
1.545
16.164
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
15.702
16.164
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
16.164
=====
SETUP
1.545
16.164
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6871_s1
15.702
16.164
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
16.164
=====
SETUP
1.545
16.164
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s6
7.311
7.828
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
8.815
9.268
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_1_s15
10.656
10.907
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s5
11.597
12.050
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s4
12.811
13.328
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
13.725
14.096
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
15.223
15.676
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6869_s1
15.702
16.164
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
16.164
=====
SETUP
1.598
16.110
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.932
u_v9958/u_command/u_cache/n5965_s11
12.356
12.727
u_v9958/u_command/u_cache/n5964_s6
13.147
13.702
u_v9958/u_command/u_cache/n5978_s15
14.631
15.148
u_v9958/u_command/u_cache/n5978_s6
15.561
16.110
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.110
=====
SETUP
1.648
16.060
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.947
u_v9958/u_command/u_cache/ff_cache3_address_17_s9
12.126
12.579
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s11
13.467
14.022
u_v9958/u_command/u_cache/ff_cache3_data_mask_3_s10
14.269
14.824
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s5
15.589
15.916
u_v9958/u_command/u_cache/ff_cache3_data_mask_1_s0
16.060
=====
SETUP
1.669
16.040
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.285
7.802
u_v9958/u_command/w_next_dx[0]_1_s
8.499
9.069
u_v9958/u_command/w_next_dx[1]_1_s
9.069
9.104
u_v9958/u_command/w_next_dx[2]_1_s
9.104
9.139
u_v9958/u_command/w_next_dx[3]_1_s
9.139
9.174
u_v9958/u_command/w_next_dx[4]_1_s
9.174
9.210
u_v9958/u_command/w_next_dx[5]_1_s
9.210
9.245
u_v9958/u_command/w_next_dx[6]_1_s
9.245
9.280
u_v9958/u_command/w_next_dx[7]_1_s
9.280
9.315
u_v9958/u_command/w_next_dx[8]_1_s
9.315
9.350
u_v9958/u_command/w_next_dx[9]_1_s
9.350
9.820
u_v9958/u_command/n1434_s5
9.825
10.380
u_v9958/u_command/ff_wait_counter_7_s26
11.320
11.837
u_v9958/u_command/ff_wait_counter_7_s21
12.502
13.072
u_v9958/u_command/ff_next_state_1_s23
13.246
13.795
u_v9958/u_command/ff_next_state_5_s14
13.968
14.421
u_v9958/u_command/ff_next_state_4_s11
15.357
15.684
u_v9958/u_command/ff_next_state_4_s0
16.040
=====
SETUP
1.690
16.019
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.932
u_v9958/u_command/u_cache/ff_cache1_address_17_s6
12.609
12.980
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
12.989
13.544
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9
13.957
14.410
u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s6
15.336
15.663
u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0
16.019
=====
SETUP
1.709
16.000
17.709
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.567
8.116
u_v9958/u_command/u_cache/n6_s0
8.116
8.151
u_v9958/u_command/u_cache/n7_s0
8.151
8.186
u_v9958/u_command/u_cache/n8_s0
8.186
8.221
u_v9958/u_command/u_cache/n9_s0
8.221
8.256
u_v9958/u_command/u_cache/n10_s0
8.256
8.292
u_v9958/u_command/u_cache/n11_s0
8.292
8.327
u_v9958/u_command/u_cache/n12_s0
8.327
8.362
u_v9958/u_command/u_cache/n13_s0
8.362
8.397
u_v9958/u_command/u_cache/n14_s0
8.397
8.432
u_v9958/u_command/u_cache/n15_s0
8.432
8.468
u_v9958/u_command/u_cache/n16_s0
8.468
8.503
u_v9958/u_command/u_cache/n17_s0
8.503
8.538
u_v9958/u_command/u_cache/n18_s0
8.538
8.573
u_v9958/u_command/u_cache/n19_s0
8.573
8.608
u_v9958/u_command/u_cache/n6822_s8
10.047
10.564
u_v9958/u_command/u_cache/ff_vram_wdata_31_s8
11.377
11.932
u_v9958/u_command/u_cache/n5965_s11
12.356
12.727
u_v9958/u_command/u_cache/n5964_s6
13.147
13.702
u_v9958/u_command/u_cache/n5970_s18
14.688
15.258
u_v9958/u_command/u_cache/n5970_s6
15.430
16.000
u_v9958/u_command/u_cache/ff_vram_address_12_s0
16.000
=====
SETUP
1.796
15.913
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_mode_7_s2
8.121
8.574
u_v9958/u_color_palette/n634_s10
9.371
9.888
u_v9958/u_color_palette/n872_s1
11.945
12.316
u_v9958/u_color_palette/n933_s11
12.978
13.349
u_v9958/u_color_palette/n933_s10
14.000
14.453
u_v9958/u_color_palette/n939_s7
15.339
15.801
u_v9958/u_color_palette/n939_s5
15.801
15.906
u_v9958/u_color_palette/ff_display_g16_3_s1
15.913
=====
SETUP
1.807
15.902
17.709
u_v9958/u_cpu_interface/ff_screen_mode_4_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_mode_7_s2
8.121
8.574
u_v9958/u_color_palette/n634_s10
9.371
9.888
u_v9958/u_color_palette/n872_s1
11.945
12.316
u_v9958/u_color_palette/n933_s11
12.978
13.349
u_v9958/u_color_palette/n933_s10
14.000
14.453
u_v9958/u_color_palette/n941_s7
15.241
15.790
u_v9958/u_color_palette/n941_s5
15.790
15.895
u_v9958/u_color_palette/ff_display_g16_1_s1
15.902
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.215
5.807
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.216
5.808
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_6_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_5_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_4_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s55
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_2_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_1_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_0_s1
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_29_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_22_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_12_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.321
5.914
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.914
=====
HOLD
0.337
5.929
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.929
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.340
5.932
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.932
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.346
5.807
5.461
u_v9958/u_color_palette/ff_display_color_7_s1
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.807
=====
HOLD
0.346
5.807
5.461
u_v9958/u_color_palette/ff_display_color_6_s1
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.808
