Port_Ci_Port_Ip_SetGlobalPinControl (struct PORT_Type * const base, uint16 pins, uint16 value, Port_Ci_Port_Ip_PortGlobalControlPins halfPort)
{
  uint16 mask;

  <bb 2> :
  mask = 0;
  mask = mask | 1;
  mask = mask | 2;
  mask = mask | 16;
  mask = mask | 64;
  mask = mask | 1792;
  mask = mask | 32768;
  mask = mask & value;
  switch (halfPort) <default: <L2> [INV], case 0: <L0> [INV], case 1: <L1> [INV]>

  <bb 3> :
<L0>:
  _1 = (long unsigned int) pins;
  _2 = _1 << 16;
  _3 = (long unsigned int) mask;
  _4 = _2 | _3;
  base->GPCLR = _4;
  goto <bb 6>; [INV]

  <bb 4> :
<L1>:
  _5 = (long unsigned int) pins;
  _6 = _5 << 16;
  _7 = (long unsigned int) mask;
  _8 = _6 | _7;
  base->GPCHR = _8;
  goto <bb 6>; [INV]

  <bb 5> :
<L2>:

  <bb 6> :
  return;

}


Port_Ci_Port_Ip_ConfigDigitalFilter (struct PORT_Type * const base, const struct Port_Ci_Port_Ip_DigitalFilterConfigType * config)
{
  <bb 2> :
  _1 = config->u8Clock;
  _2 = (long unsigned int) _1;
  _3 = _2 & 1;
  base->DFCR = _3;
  _4 = config->u8Width;
  _5 = (long unsigned int) _4;
  _6 = _5 & 31;
  base->DFWR = _6;
  return;

}


Port_Ci_Port_Ip_DisableDigitalFilter (struct PORT_Type * const base, uint32 pin)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08 ();
  _1 = base->DFER;
  _2 = 1 << pin;
  _3 = ~_2;
  _4 = _1 & _3;
  base->DFER = _4;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08 ();
  return;

}


Port_Ci_Port_Ip_EnableDigitalFilter (struct PORT_Type * const base, uint32 pin)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07 ();
  _1 = base->DFER;
  _2 = 1 << pin;
  _3 = _1 | _2;
  base->DFER = _3;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07 ();
  return;

}


Port_Ci_Port_Ip_SetMuxModeSel (struct PORT_Type * const base, uint32 pin, Port_Ci_Port_Ip_PortMux mux)
{
  uint32 regValue;

  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06 ();
  regValue = base->PCR[pin];
  regValue = regValue & 4294965503;
  _1 = mux << 8;
  _2 = _1 & 1792;
  regValue = regValue | _2;
  base->PCR[pin] = regValue;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06 ();
  return;

}


Port_Ci_Port_Ip_Init (uint32 pinCount, const struct Port_Ci_Port_Ip_PinSettingsConfig * config)
{
  uint32 i;
  Port_Ci_Port_Ip_PortStatusType D.5796;

  <bb 2> :
  i = 0;
  goto <bb 4>; [INV]

  <bb 3> :
  _1 = i * 40;
  _2 = config + _1;
  Port_Ci_Port_Ip_PinInit (_2);
  i = i + 1;

  <bb 4> :
  if (i < pinCount)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 5> :
  D.5796 = 0;

  <bb 6> :
<L3>:
  return D.5796;

}


Port_Ci_Port_Ip_SetDFER (struct PORT_Type * base, uint32 pinMask)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05 ();
  _1 = base->DFER;
  _2 = pinMask | _1;
  base->DFER = _2;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05 ();
  return;

}


Port_Ci_Port_Ip_SetPIDR (struct GPIO_Type * base, uint32 Pin)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 ();
  _1 = base->PIDR;
  _2 = Pin | _1;
  base->PIDR = _2;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 ();
  return;

}


Port_Ci_Port_Ip_ClearPDDR (struct GPIO_Type * base, uint32 Pin)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 ();
  _1 = base->PDDR;
  _2 = ~Pin;
  _3 = _1 & _2;
  base->PDDR = _3;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 ();
  return;

}


Port_Ci_Port_Ip_SetPDDR (struct GPIO_Type * base, uint32 Pin)
{
  <bb 2> :
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 ();
  _1 = base->PDDR;
  _2 = Pin | _1;
  base->PDDR = _2;
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 ();
  return;

}


Port_Ci_Port_Ip_SetPCOR (struct GPIO_Type * base, uint32 Pin)
{
  <bb 2> :
  base->PCOR = Pin;
  return;

}


Port_Ci_Port_Ip_SetPSOR (struct GPIO_Type * base, uint32 Pin)
{
  <bb 2> :
  base->PSOR = Pin;
  return;

}


Port_Ci_Port_Ip_SetPCR (struct PORT_Type * base, uint32 MscrInstance, uint32 value)
{
  <bb 2> :
  base->PCR[MscrInstance] = value;
  return;

}


Port_Ci_Port_Ip_ReadPCR (const struct PORT_Type * base, uint32 MscrInstance)
{
  uint32 D.5794;

  <bb 2> :
  D.5794 = base->PCR[MscrInstance];

  <bb 3> :
<L0>:
  return D.5794;

}


Port_Ci_Port_Ip_PinInit (const struct Port_Ci_Port_Ip_PinSettingsConfig * config)
{
  uint32 digitalFilters;
  uint32 pinsValues;
  long unsigned int iftmp.1;
  long unsigned int iftmp.0;

  <bb 2> :
  pinsValues = 0;
  _1 = config->pullConfig;
  if (_1 != 2)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]

  <bb 3> :
  pinsValues = pinsValues | 2;
  _2 = config->pullConfig;
  _3 = _2 & 1;
  pinsValues = pinsValues | _3;

  <bb 4> :
  _4 = config->driveStrength;
  _5 = _4 << 6;
  _6 = _5 & 64;
  pinsValues = pinsValues | _6;
  _7 = config->lockRegister;
  _8 = _7 << 15;
  _9 = _8 & 65535;
  pinsValues = pinsValues | _9;
  _10 = config->passiveFilter;
  if (_10 != 0)
    goto <bb 5>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 5> :
  iftmp.0 = 16;
  goto <bb 7>; [INV]

  <bb 6> :
  iftmp.0 = 0;

  <bb 7> :
  pinsValues = iftmp.0 | pinsValues;
  _11 = config->mux;
  _12 = _11 << 8;
  _13 = _12 & 1792;
  pinsValues = pinsValues | _13;
  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 ();
  _14 = config->portBase;
  digitalFilters = _14->DFER;
  _15 = config->pinPortIdx;
  _16 = 1 << _15;
  _17 = ~_16;
  digitalFilters = digitalFilters & _17;
  _18 = config->digitalFilter;
  if (_18 != 0)
    goto <bb 8>; [INV]
  else
    goto <bb 9>; [INV]

  <bb 8> :
  iftmp.1 = 1;
  goto <bb 10>; [INV]

  <bb 9> :
  iftmp.1 = 0;

  <bb 10> :
  _19 = config->pinPortIdx;
  _20 = iftmp.1 << _19;
  digitalFilters = digitalFilters | _20;
  _21 = config->portBase;
  _21->DFER = digitalFilters;
  _22 = config->mux;
  if (_22 == 1)
    goto <bb 11>; [INV]
  else
    goto <bb 19>; [INV]

  <bb 11> :
  _23 = config->direction;
  if (_23 == 2)
    goto <bb 12>; [INV]
  else
    goto <bb 17>; [INV]

  <bb 12> :
  _24 = config->initValue;
  if (_24 == 1)
    goto <bb 13>; [INV]
  else
    goto <bb 14>; [INV]

  <bb 13> :
  _25 = config->gpioBase;
  _26 = _25->PSOR;
  _27 = config->pinPortIdx;
  _28 = 1 << _27;
  _29 = config->gpioBase;
  _30 = _26 | _28;
  _29->PSOR = _30;
  goto <bb 16>; [INV]

  <bb 14> :
  _31 = config->initValue;
  if (_31 == 0)
    goto <bb 15>; [INV]
  else
    goto <bb 16>; [INV]

  <bb 15> :
  _32 = config->gpioBase;
  _33 = _32->PCOR;
  _34 = config->pinPortIdx;
  _35 = 1 << _34;
  _36 = config->gpioBase;
  _37 = _33 | _35;
  _36->PCOR = _37;

  <bb 16> :
  _38 = config->gpioBase;
  _39 = _38->PDDR;
  _40 = config->pinPortIdx;
  _41 = 1 << _40;
  _42 = config->gpioBase;
  _43 = _39 | _41;
  _42->PDDR = _43;
  goto <bb 19>; [INV]

  <bb 17> :
  _44 = config->gpioBase;
  _45 = _44->PDDR;
  _46 = config->pinPortIdx;
  _47 = 1 << _46;
  _48 = ~_47;
  _49 = config->gpioBase;
  _50 = _45 & _48;
  _49->PDDR = _50;
  _51 = config->direction;
  if (_51 == 3)
    goto <bb 18>; [INV]
  else
    goto <bb 19>; [INV]

  <bb 18> :
  _52 = config->gpioBase;
  _53 = _52->PIDR;
  _54 = config->pinPortIdx;
  _55 = 1 << _54;
  _56 = config->gpioBase;
  _57 = _53 | _55;
  _56->PIDR = _57;

  <bb 19> :
  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 ();
  _58 = config->portBase;
  _59 = config->pinPortIdx;
  _58->PCR[_59] = pinsValues;
  return;

}


