

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Mon Aug 12 18:54:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    67007|    67007|  0.335 ms|  0.335 ms|  67007|  67007|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |    67005|    67005|        73|         67|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 67, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 67, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 76 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 77 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13]   --->   Operation 78 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 0, i10 %i" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13]   --->   Operation 79 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 82 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 83 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.73ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i_4, i10 1000" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 84 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln27 = add i10 %i_4, i10 1" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 85 'add' 'add_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.body.split, void %for.end" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 86 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %i_4" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 87 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i10 %addr_in, i64 0, i64 %zext_ln27" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 88 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 89 'load' 'addr_in_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 90 'load' 'addr_in_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i10 %addr_in_load" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 91 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 92 'getelementptr' 'A_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 93 'load' 'A_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 94 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 95 'load' 'A_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 96 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln28" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 96 'icmp' 'addr_cmp' <Predicate = (!icmp_ln27)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 97 'load' 'reuse_reg_load' <Predicate = (!icmp_ln27 & addr_cmp)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.69ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28]   --->   Operation 98 'select' 'beta' <Predicate = (!icmp_ln27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_sgt  i32 %beta, i32 20479" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:31]   --->   Operation 99 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %beta, i32 13, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:22->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 100 'partselect' 'tmp' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.16ns)   --->   "%icmp_ln22 = icmp_sgt  i19 %tmp, i19 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:22->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 101 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %beta, i32 12, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:28->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 102 'partselect' 'tmp_39' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (2.19ns)   --->   "%index_trigo = icmp_sgt  i20 %tmp_39, i20 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:28->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 103 'icmp' 'index_trigo' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.53>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13]   --->   Operation 104 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 106 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %if.else_ifconv, void %for.inc" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:31]   --->   Operation 107 'br' 'br_ln31' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %index_trigo" [benchmarks/jianyicheng/getTanh/src/g.cpp:18->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 108 'zext' 'zext_ln18' <Predicate = (!icmp_ln27 & !icmp_ln31 & !icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.98ns)   --->   "%index_trigo_2 = select i1 %icmp_ln22, i3 4, i3 %zext_ln18" [benchmarks/jianyicheng/getTanh/src/g.cpp:22->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 109 'select' 'index_trigo_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i3.i12, i3 %index_trigo_2, i12 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:33->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i15 %shl_ln" [benchmarks/jianyicheng/getTanh/src/g.cpp:33->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 111 'zext' 'zext_ln33' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.55ns)   --->   "%sub_ln33 = sub i32 %beta, i32 %zext_ln33" [benchmarks/jianyicheng/getTanh/src/g.cpp:33->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 112 'sub' 'sub_ln33' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln33, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 113 'bitselect' 'tmp_40' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %index_trigo_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 114 'zext' 'zext_ln76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sinh_addr = getelementptr i17 %sinh, i64 0, i64 %zext_ln76" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 115 'getelementptr' 'sinh_addr' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (2.32ns)   --->   "%sinh_load = load i3 %sinh_addr" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 116 'load' 'sinh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%cosh_addr = getelementptr i17 %cosh, i64 0, i64 %zext_ln76" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 117 'getelementptr' 'cosh_addr' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (2.32ns)   --->   "%cosh_load = load i3 %cosh_addr" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 118 'load' 'cosh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:44]   --->   Operation 389 'ret' 'ret_ln44' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58 = select i1 %tmp_40, i32 2249, i32 4294965047" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 119 'select' 'select_ln58' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_1 = add i32 %select_ln58, i32 %sub_ln33" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 120 'add' 'add_ln58_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_1, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 121 'bitselect' 'tmp_41' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 122 [1/2] (2.32ns)   --->   "%sinh_load = load i3 %sinh_addr" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 122 'load' 'sinh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_7 : Operation 123 [1/2] (2.32ns)   --->   "%cosh_load = load i3 %cosh_addr" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 123 'load' 'cosh_load' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %add_ln58_1, i32 4294966250" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 124 'add' 'add_ln58' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_3)   --->   "%select_ln58_3 = select i1 %tmp_41, i32 2092, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 125 'select' 'select_ln58_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_3 = add i32 %add_ln58, i32 %select_ln58_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 126 'add' 'add_ln58_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_3, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 127 'bitselect' 'tmp_42' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln58_2 = add i32 %add_ln58_3, i32 4294966782" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 128 'add' 'add_ln58_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_5)   --->   "%select_ln58_6 = select i1 %tmp_42, i32 1028, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 129 'select' 'select_ln58_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_5 = add i32 %add_ln58_2, i32 %select_ln58_6" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 130 'add' 'add_ln58_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_5, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 131 'bitselect' 'tmp_43' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %add_ln58_5, i32 4294967040" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 132 'add' 'add_ln43' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.24>
ST_13 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %tmp_43, i32 512, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 133 'select' 'select_ln43' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln43_1 = add i32 %add_ln43, i32 %select_ln43" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 134 'add' 'add_ln43_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln43_1, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 135 'bitselect' 'tmp_44' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %add_ln58_5, i32 %select_ln43" [benchmarks/jianyicheng/getTanh/src/g.cpp:46->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 136 'add' 'add_ln46' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %add_ln43_1, i32 4294967040" [benchmarks/jianyicheng/getTanh/src/g.cpp:52->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 137 'add' 'add_ln52' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_44)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.69ns)   --->   "%select_ln43_3 = select i1 %tmp_44, i32 %add_ln46, i32 %add_ln52" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 138 'select' 'select_ln43_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln43_3, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 139 'bitselect' 'tmp_46' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.55>
ST_15 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln58_4 = add i32 %select_ln43_3, i32 4294967168" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 140 'add' 'add_ln58_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_7)   --->   "%select_ln58_9 = select i1 %tmp_46, i32 256, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 141 'select' 'select_ln58_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_7 = add i32 %add_ln58_4, i32 %select_ln58_9" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 142 'add' 'add_ln58_7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_7, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 143 'bitselect' 'tmp_49' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln58_6 = add i32 %add_ln58_7, i32 4294967196" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 144 'add' 'add_ln58_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.08>
ST_18 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node x_new_94)   --->   "%x_new = select i1 %tmp_40, i13 5563, i13 4327" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 145 'select' 'x_new' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node y_43)   --->   "%y = select i1 %tmp_40, i13 4484, i13 1236" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 146 'select' 'y' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node x_new_94)   --->   "%x_new_54 = select i1 %tmp_40, i13 4327, i13 5563" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 147 'select' 'x_new_54' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node y_43)   --->   "%y_42 = select i1 %tmp_40, i13 6956, i13 3708" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 148 'select' 'y_42' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.69ns) (out node of the LUT)   --->   "%y_43 = select i1 %tmp_41, i13 %y, i13 %y_42" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 149 'select' 'y_43' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i13 %y_43" [benchmarks/jianyicheng/getTanh/src/g.cpp:15->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 150 'sext' 'sext_ln15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.69ns) (out node of the LUT)   --->   "%x_new_94 = select i1 %tmp_41, i13 %x_new, i13 %x_new_54" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 151 'select' 'x_new_94' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %y_43, i32 3, i32 12" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 152 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i10 %trunc_ln6" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 153 'sext' 'sext_ln60' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %x_new_94, i32 3, i32 12" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 154 'partselect' 'lshr_ln' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i10 %lshr_ln" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 155 'zext' 'zext_ln59' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (1.67ns)   --->   "%x_new_56 = sub i13 %x_new_94, i13 %sext_ln60" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 156 'sub' 'x_new_56' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_42)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (1.67ns)   --->   "%y_44 = sub i14 %sext_ln15, i14 %zext_ln59" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 157 'sub' 'y_44' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_42)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (1.67ns)   --->   "%x_new_57 = add i13 %x_new_94, i13 %sext_ln60" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 158 'add' 'x_new_57' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_42)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (1.67ns)   --->   "%y_45 = add i14 %sext_ln15, i14 %zext_ln59" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 159 'add' 'y_45' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_42)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.70ns)   --->   "%y_46 = select i1 %tmp_42, i14 %y_44, i14 %y_45" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 160 'select' 'y_46' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.69ns)   --->   "%x_new_95 = select i1 %tmp_42, i13 %x_new_56, i13 %x_new_57" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 161 'select' 'x_new_95' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_46, i32 4, i32 13" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 162 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln8_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_95, i32 4, i32 12" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 163 'partselect' 'trunc_ln8_cast' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_9)   --->   "%select_ln58_12 = select i1 %tmp_49, i32 200, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 164 'select' 'select_ln58_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_9 = add i32 %add_ln58_6, i32 %select_ln58_12" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 165 'add' 'add_ln58_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_9, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 166 'bitselect' 'tmp_52' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i10 %trunc_ln7" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 167 'sext' 'sext_ln45' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i9 %trunc_ln8_cast" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 168 'zext' 'zext_ln44' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (1.67ns)   --->   "%x_new_59 = sub i13 %x_new_95, i13 %sext_ln45" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 169 'sub' 'x_new_59' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_43)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (1.81ns)   --->   "%y_47 = sub i14 %y_46, i14 %zext_ln44" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 170 'sub' 'y_47' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_43)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (1.67ns)   --->   "%x_new_60 = add i13 %x_new_95, i13 %sext_ln45" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 171 'add' 'x_new_60' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_43)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (1.81ns)   --->   "%y_48 = add i14 %y_46, i14 %zext_ln44" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 172 'add' 'y_48' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_43)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.69ns)   --->   "%x_new_96 = select i1 %tmp_43, i13 %x_new_59, i13 %x_new_60" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 173 'select' 'x_new_96' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.70ns)   --->   "%y_49 = select i1 %tmp_43, i14 %y_47, i14 %y_48" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 174 'select' 'y_49' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_49, i32 4, i32 13" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 175 'partselect' 'tmp_45' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln45_1_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_96, i32 4, i32 12" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 176 'partselect' 'trunc_ln45_1_cast' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (1.24ns)   --->   "%select_ln43_6 = select i1 %tmp_52, i32 100, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 177 'select' 'select_ln43_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (2.55ns)   --->   "%add_ln43_2 = add i32 %add_ln58_9, i32 4294967246" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 178 'add' 'add_ln43_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i13 %x_new_96" [benchmarks/jianyicheng/getTanh/src/g.cpp:16->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 179 'zext' 'zext_ln16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i10 %tmp_45" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 180 'sext' 'sext_ln45_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i9 %trunc_ln45_1_cast" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 181 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.67ns)   --->   "%x_new_62 = sub i26 %zext_ln16, i26 %sext_ln45_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 182 'sub' 'x_new_62' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_44)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (1.81ns)   --->   "%y_50 = sub i14 %y_49, i14 %zext_ln44_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 183 'sub' 'y_50' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_44)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (1.67ns)   --->   "%x_new_63 = add i26 %zext_ln16, i26 %sext_ln45_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 184 'add' 'x_new_63' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_44)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (1.81ns)   --->   "%y_51 = add i14 %y_49, i14 %zext_ln44_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 185 'add' 'y_51' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_44)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.75ns)   --->   "%x_new_97 = select i1 %tmp_44, i26 %x_new_62, i26 %x_new_63" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 186 'select' 'x_new_97' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.70ns)   --->   "%y_52 = select i1 %tmp_44, i14 %y_50, i14 %y_51" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 187 'select' 'y_52' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %y_52, i32 5, i32 13" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 188 'partselect' 'tmp_47' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %x_new_97, i32 5, i32 25" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 189 'partselect' 'tmp_48' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln43_3 = add i32 %add_ln43_2, i32 %select_ln43_6" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 190 'add' 'add_ln43_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln43_3, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 191 'bitselect' 'tmp_55' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %add_ln58_9, i32 %select_ln43_6" [benchmarks/jianyicheng/getTanh/src/g.cpp:46->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 192 'add' 'add_ln46_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i26 %x_new_97" [benchmarks/jianyicheng/getTanh/src/g.cpp:16->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 193 'sext' 'sext_ln16' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i14 %y_52" [benchmarks/jianyicheng/getTanh/src/g.cpp:15->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 194 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i9 %tmp_47" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 195 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i21 %tmp_48" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 196 'sext' 'sext_ln59' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (1.94ns)   --->   "%x_new_65 = sub i27 %sext_ln16, i27 %sext_ln60_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 197 'sub' 'x_new_65' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_46)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (2.22ns)   --->   "%y_53 = sub i27 %sext_ln15_1, i27 %sext_ln59" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 198 'sub' 'y_53' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_46)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (1.94ns)   --->   "%x_new_66 = add i27 %sext_ln16, i27 %sext_ln60_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 199 'add' 'x_new_66' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_46)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (2.22ns)   --->   "%y_54 = add i27 %sext_ln15_1, i27 %sext_ln59" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 200 'add' 'y_54' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_46)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.70ns)   --->   "%y_55 = select i1 %tmp_46, i27 %y_53, i27 %y_54" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 201 'select' 'y_55' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.80ns)   --->   "%x_new_98 = select i1 %tmp_46, i27 %x_new_65, i27 %x_new_66" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 202 'select' 'x_new_98' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %y_55, i32 6, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 203 'partselect' 'tmp_50' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %x_new_98, i32 6, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 204 'partselect' 'tmp_51' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln52_1 = add i32 %add_ln43_3, i32 4294967246" [benchmarks/jianyicheng/getTanh/src/g.cpp:52->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 205 'add' 'add_ln52_1' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln43_9 = select i1 %tmp_55, i32 %add_ln46_1, i32 %add_ln52_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 206 'select' 'select_ln43_9' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln43_9, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 207 'bitselect' 'tmp_58' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i21 %tmp_50" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 208 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i21 %tmp_51" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 209 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (2.22ns)   --->   "%x_new_68 = sub i27 %x_new_98, i27 %sext_ln60_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 210 'sub' 'x_new_68' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_49)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (2.25ns)   --->   "%y_56 = sub i27 %y_55, i27 %sext_ln59_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 211 'sub' 'y_56' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_49)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (2.22ns)   --->   "%x_new_69 = add i27 %x_new_98, i27 %sext_ln60_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 212 'add' 'x_new_69' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_49)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (2.25ns)   --->   "%y_57 = add i27 %y_55, i27 %sext_ln59_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 213 'add' 'y_57' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_49)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.69ns)   --->   "%y_58 = select i1 %tmp_49, i27 %y_56, i27 %y_57" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 214 'select' 'y_58' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (0.70ns)   --->   "%x_new_99 = select i1 %tmp_49, i27 %x_new_68, i27 %x_new_69" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 215 'select' 'x_new_99' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_58, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 216 'partselect' 'tmp_53' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_99, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 217 'partselect' 'tmp_54' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (2.55ns)   --->   "%add_ln58_8 = add i32 %select_ln43_9, i32 4294967280" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 218 'add' 'add_ln58_8' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i20 %tmp_53" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 219 'sext' 'sext_ln45_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i20 %tmp_54" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 220 'sext' 'sext_ln44' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (2.25ns)   --->   "%x_new_71 = sub i27 %x_new_99, i27 %sext_ln45_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 221 'sub' 'x_new_71' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_52)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (2.28ns)   --->   "%y_59 = sub i27 %y_58, i27 %sext_ln44" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 222 'sub' 'y_59' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_52)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (2.25ns)   --->   "%x_new_72 = add i27 %x_new_99, i27 %sext_ln45_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 223 'add' 'x_new_72' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_52)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (2.28ns)   --->   "%y_60 = add i27 %y_58, i27 %sext_ln44" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 224 'add' 'y_60' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_52)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (0.69ns)   --->   "%x_new_100 = select i1 %tmp_52, i27 %x_new_71, i27 %x_new_72" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 225 'select' 'x_new_100' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.69ns)   --->   "%y_61 = select i1 %tmp_52, i27 %y_59, i27 %y_60" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 226 'select' 'y_61' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_61, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 227 'partselect' 'tmp_56' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_100, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 228 'partselect' 'tmp_57' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_15 = select i1 %tmp_58, i32 32, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 229 'select' 'select_ln58_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_11 = add i32 %add_ln58_8, i32 %select_ln58_15" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 230 'add' 'add_ln58_11' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_11, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 231 'bitselect' 'tmp_61' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 3.04>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i27 %y_61" [benchmarks/jianyicheng/getTanh/src/g.cpp:15->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 232 'sext' 'sext_ln15_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i20 %tmp_56" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 233 'sext' 'sext_ln45_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i20 %tmp_57" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 234 'sext' 'sext_ln44_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (2.28ns)   --->   "%x_new_74 = sub i27 %x_new_100, i27 %sext_ln45_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 235 'sub' 'x_new_74' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_55)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (2.31ns)   --->   "%y_62 = sub i28 %sext_ln15_2, i28 %sext_ln44_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 236 'sub' 'y_62' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_55)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (2.28ns)   --->   "%x_new_75 = add i27 %x_new_100, i27 %sext_ln45_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 237 'add' 'x_new_75' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_55)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (2.31ns)   --->   "%y_63 = add i28 %sext_ln15_2, i28 %sext_ln44_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 238 'add' 'y_63' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_55)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.69ns)   --->   "%x_new_101 = select i1 %tmp_55, i27 %x_new_74, i27 %x_new_75" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 239 'select' 'x_new_101' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.73ns)   --->   "%y_64 = select i1 %tmp_55, i28 %y_62, i28 %y_63" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 240 'select' 'y_64' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i20 @_ssdm_op_PartSelect.i20.i28.i32.i32, i28 %y_64, i32 8, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 241 'partselect' 'tmp_59' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %x_new_101, i32 8, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 242 'partselect' 'tmp_60' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (2.55ns)   --->   "%add_ln58_10 = add i32 %add_ln58_11, i32 4294967288" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 243 'add' 'add_ln58_10' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.11>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i20 %tmp_59" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 244 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i19 %tmp_60" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 245 'sext' 'sext_ln59_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (2.31ns)   --->   "%x_new_77 = sub i27 %x_new_101, i27 %sext_ln60_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 246 'sub' 'x_new_77' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_58)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 247 [1/1] (2.34ns)   --->   "%y_65 = sub i28 %y_64, i28 %sext_ln59_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 247 'sub' 'y_65' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_58)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (2.31ns)   --->   "%x_new_78 = add i27 %x_new_101, i27 %sext_ln60_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 248 'add' 'x_new_78' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_58)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (2.34ns)   --->   "%y_66 = add i28 %y_64, i28 %sext_ln59_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 249 'add' 'y_66' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_58)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.76ns)   --->   "%y_67 = select i1 %tmp_58, i28 %y_65, i28 %y_66" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 250 'select' 'y_67' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.73ns)   --->   "%x_new_102 = select i1 %tmp_58, i27 %x_new_77, i27 %x_new_78" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 251 'select' 'x_new_102' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i19 @_ssdm_op_PartSelect.i19.i28.i32.i32, i28 %y_67, i32 9, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 252 'partselect' 'tmp_62' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %x_new_102, i32 9, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 253 'partselect' 'tmp_63' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_13)   --->   "%select_ln58_18 = select i1 %tmp_61, i32 16, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 254 'select' 'select_ln58_18' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 255 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_13 = add i32 %add_ln58_10, i32 %select_ln58_18" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 255 'add' 'add_ln58_13' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_13, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 256 'bitselect' 'tmp_64' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 3.17>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i19 %tmp_62" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 257 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i18 %tmp_63" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 258 'sext' 'sext_ln59_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (2.34ns)   --->   "%x_new_80 = sub i27 %x_new_102, i27 %sext_ln60_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 259 'sub' 'x_new_80' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_61)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (2.37ns)   --->   "%y_68 = sub i28 %y_67, i28 %sext_ln59_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 260 'sub' 'y_68' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_61)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (2.34ns)   --->   "%x_new_81 = add i27 %x_new_102, i27 %sext_ln60_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 261 'add' 'x_new_81' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_61)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 262 [1/1] (2.37ns)   --->   "%y_69 = add i28 %y_67, i28 %sext_ln59_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 262 'add' 'y_69' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_61)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.80ns)   --->   "%y_70 = select i1 %tmp_61, i28 %y_68, i28 %y_69" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 263 'select' 'y_70' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.76ns)   --->   "%x_new_103 = select i1 %tmp_61, i27 %x_new_80, i27 %x_new_81" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 264 'select' 'x_new_103' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_70, i32 10, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 265 'partselect' 'tmp_65' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_103, i32 10, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 266 'partselect' 'tmp_66' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (1.21ns)   --->   "%select_ln43_12 = select i1 %tmp_64, i32 8, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 267 'select' 'select_ln43_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (2.55ns)   --->   "%add_ln43_4 = add i32 %add_ln58_13, i32 4294967292" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 268 'add' 'add_ln43_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.24>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i18 %tmp_65" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 269 'sext' 'sext_ln45_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln44_2 = sext i17 %tmp_66" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 270 'sext' 'sext_ln44_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (2.37ns)   --->   "%x_new_83 = sub i27 %x_new_103, i27 %sext_ln45_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 271 'sub' 'x_new_83' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_64)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (2.40ns)   --->   "%y_71 = sub i28 %y_70, i28 %sext_ln44_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 272 'sub' 'y_71' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_64)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (2.37ns)   --->   "%x_new_84 = add i27 %x_new_103, i27 %sext_ln45_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 273 'add' 'x_new_84' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_64)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (2.40ns)   --->   "%y_72 = add i28 %y_70, i28 %sext_ln44_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 274 'add' 'y_72' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_64)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.80ns)   --->   "%x_new_104 = select i1 %tmp_64, i27 %x_new_83, i27 %x_new_84" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 275 'select' 'x_new_104' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.83ns)   --->   "%y_73 = select i1 %tmp_64, i28 %y_71, i28 %y_72" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 276 'select' 'y_73' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (2.55ns)   --->   "%add_ln43_5 = add i32 %add_ln43_4, i32 %select_ln43_12" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 277 'add' 'add_ln43_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln43_5, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 278 'bitselect' 'tmp_67' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_73, i32 10, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 279 'partselect' 'tmp_68' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_104, i32 10, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 280 'partselect' 'tmp_69' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (2.55ns)   --->   "%add_ln46_2 = add i32 %add_ln58_13, i32 %select_ln43_12" [benchmarks/jianyicheng/getTanh/src/g.cpp:46->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 281 'add' 'add_ln46_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.27>
ST_28 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i18 %tmp_68" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 282 'sext' 'sext_ln45_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i17 %tmp_69" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 283 'sext' 'sext_ln44_3' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (2.40ns)   --->   "%x_new_86 = sub i27 %x_new_104, i27 %sext_ln45_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:44->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 284 'sub' 'x_new_86' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_67)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (2.43ns)   --->   "%y_74 = sub i28 %y_73, i28 %sext_ln44_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 285 'sub' 'y_74' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_67)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [1/1] (2.40ns)   --->   "%x_new_87 = add i27 %x_new_104, i27 %sext_ln45_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:50->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 286 'add' 'x_new_87' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_67)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (2.43ns)   --->   "%y_75 = add i28 %y_73, i28 %sext_ln44_3" [benchmarks/jianyicheng/getTanh/src/g.cpp:51->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 287 'add' 'y_75' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_67)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 288 [1/1] (2.55ns)   --->   "%add_ln52_2 = add i32 %add_ln43_5, i32 4294967292" [benchmarks/jianyicheng/getTanh/src/g.cpp:52->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 288 'add' 'add_ln52_2' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_67)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.80ns)   --->   "%x_new_105 = select i1 %tmp_67, i27 %x_new_86, i27 %x_new_87" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 289 'select' 'x_new_105' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 290 [1/1] (0.83ns)   --->   "%y_76 = select i1 %tmp_67, i28 %y_74, i28 %y_75" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 290 'select' 'y_76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln43_15 = select i1 %tmp_67, i32 %add_ln46_2, i32 %add_ln52_2" [benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 291 'select' 'select_ln43_15' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln43_15, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 292 'bitselect' 'tmp_70' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %y_76, i32 11, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 293 'partselect' 'tmp_71' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %x_new_105, i32 11, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 294 'partselect' 'tmp_72' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.27>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i17 %tmp_71" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 295 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i16 %tmp_72" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 296 'sext' 'sext_ln59_4' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (2.40ns)   --->   "%x_new_89 = sub i27 %x_new_105, i27 %sext_ln60_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 297 'sub' 'x_new_89' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_70)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 298 [1/1] (2.43ns)   --->   "%y_77 = sub i28 %y_76, i28 %sext_ln59_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 298 'sub' 'y_77' <Predicate = (!icmp_ln27 & !icmp_ln31 & tmp_70)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [1/1] (2.40ns)   --->   "%x_new_90 = add i27 %x_new_105, i27 %sext_ln60_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 299 'add' 'x_new_90' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_70)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 300 [1/1] (2.43ns)   --->   "%y_78 = add i28 %y_76, i28 %sext_ln59_4" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 300 'add' 'y_78' <Predicate = (!icmp_ln27 & !icmp_ln31 & !tmp_70)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.83ns)   --->   "%y_79 = select i1 %tmp_70, i28 %y_77, i28 %y_78" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 301 'select' 'y_79' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 302 [1/1] (0.80ns)   --->   "%x_new_106 = select i1 %tmp_70, i27 %x_new_89, i27 %x_new_90" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 302 'select' 'x_new_106' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (2.55ns)   --->   "%add_ln58_12 = add i32 %select_ln43_15, i32 4294967294" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 303 'add' 'add_ln58_12' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %y_79, i32 12, i32 27" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 304 'partselect' 'tmp_74' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %x_new_106, i32 12, i32 26" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 305 'partselect' 'tmp_75' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 3.39>
ST_30 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_21 = select i1 %tmp_70, i32 4, i32 0" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 306 'select' 'select_ln58_21' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 307 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln58_14 = add i32 %add_ln58_12, i32 %select_ln58_21" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 307 'add' 'add_ln58_14' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln58_14, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 308 'bitselect' 'tmp_73' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i16 %tmp_74" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 309 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i15 %tmp_75" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 310 'sext' 'sext_ln59_5' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 311 [1/1] (2.40ns)   --->   "%x_new_92 = sub i27 %x_new_106, i27 %sext_ln60_6" [benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 311 'sub' 'x_new_92' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 312 [1/1] (2.43ns)   --->   "%y_80 = sub i28 %y_79, i28 %sext_ln59_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 312 'sub' 'y_80' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 313 [1/1] (2.40ns)   --->   "%x_new_93 = add i27 %x_new_106, i27 %sext_ln60_6" [benchmarks/jianyicheng/getTanh/src/g.cpp:65->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 313 'add' 'x_new_93' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (2.43ns)   --->   "%y_81 = add i28 %y_79, i28 %sext_ln59_5" [benchmarks/jianyicheng/getTanh/src/g.cpp:66->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 314 'add' 'y_81' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 315 [1/1] (0.83ns)   --->   "%y_82 = select i1 %tmp_73, i28 %y_80, i28 %y_81" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 315 'select' 'y_82' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 316 [1/1] (0.80ns)   --->   "%x_26 = select i1 %tmp_73, i27 %x_new_92, i27 %x_new_93" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 316 'select' 'x_26' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.32>
ST_31 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i28 %y_82" [benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 317 'sext' 'sext_ln58' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i27 %x_26" [benchmarks/jianyicheng/getTanh/src/g.cpp:14->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 318 'sext' 'sext_ln14' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i17 %sinh_load" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 319 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i17 %cosh_load" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 320 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 321 [4/4] (3.32ns)   --->   "%mul_ln76 = mul i32 %zext_ln76_2, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 321 'mul' 'mul_ln76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 322 [4/4] (3.17ns)   --->   "%mul_ln76_1 = mul i32 %zext_ln76_1, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 322 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 323 [4/4] (3.32ns)   --->   "%mul_ln77 = mul i32 %zext_ln76_1, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 323 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [4/4] (3.17ns)   --->   "%mul_ln77_1 = mul i32 %zext_ln76_2, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 324 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.32>
ST_32 : Operation 325 [3/4] (3.32ns)   --->   "%mul_ln76 = mul i32 %zext_ln76_2, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 325 'mul' 'mul_ln76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 326 [3/4] (3.17ns)   --->   "%mul_ln76_1 = mul i32 %zext_ln76_1, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 326 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [3/4] (3.32ns)   --->   "%mul_ln77 = mul i32 %zext_ln76_1, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 327 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 328 [3/4] (3.17ns)   --->   "%mul_ln77_1 = mul i32 %zext_ln76_2, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 328 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.32>
ST_33 : Operation 329 [2/4] (3.32ns)   --->   "%mul_ln76 = mul i32 %zext_ln76_2, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 329 'mul' 'mul_ln76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [2/4] (3.17ns)   --->   "%mul_ln76_1 = mul i32 %zext_ln76_1, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 330 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 331 [2/4] (3.32ns)   --->   "%mul_ln77 = mul i32 %zext_ln76_1, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 331 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 332 [2/4] (3.17ns)   --->   "%mul_ln77_1 = mul i32 %zext_ln76_2, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 332 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.32>
ST_34 : Operation 333 [1/4] (3.32ns)   --->   "%mul_ln76 = mul i32 %zext_ln76_2, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 333 'mul' 'mul_ln76' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 334 [1/4] (3.17ns)   --->   "%mul_ln76_1 = mul i32 %zext_ln76_1, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 334 'mul' 'mul_ln76_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 335 [1/4] (3.32ns)   --->   "%mul_ln77 = mul i32 %zext_ln76_1, i32 %sext_ln58" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 335 'mul' 'mul_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 336 [1/4] (3.17ns)   --->   "%mul_ln77_1 = mul i32 %zext_ln76_2, i32 %sext_ln14" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 336 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.55>
ST_35 : Operation 337 [1/1] (2.55ns)   --->   "%result_cosh = add i32 %mul_ln76, i32 %mul_ln76_1" [benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 337 'add' 'result_cosh' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 338 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %mul_ln77_1, i32 %mul_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 338 'add' 'add_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 339 [1/1] (0.00ns)   --->   "%result_sinh = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %add_ln77, i32 12, i32 31" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 339 'partselect' 'result_sinh' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i20 %result_sinh" [benchmarks/jianyicheng/getTanh/src/g.cpp:77->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 340 'sext' 'sext_ln77' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 341 [36/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 341 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 342 [35/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 342 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 343 [34/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 343 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 344 [33/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 344 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 345 [32/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 345 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 346 [31/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 346 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 347 [30/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 347 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 348 [29/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 348 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 349 [28/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 349 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 350 [27/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 350 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.33>
ST_46 : Operation 351 [26/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 351 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.33>
ST_47 : Operation 352 [25/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 352 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 353 [24/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 353 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 354 [23/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 354 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 355 [22/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 355 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 356 [21/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 356 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.33>
ST_52 : Operation 357 [20/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 357 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.33>
ST_53 : Operation 358 [19/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 358 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.33>
ST_54 : Operation 359 [18/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 359 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.33>
ST_55 : Operation 360 [17/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 360 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.33>
ST_56 : Operation 361 [16/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 361 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.33>
ST_57 : Operation 362 [15/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 362 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.33>
ST_58 : Operation 363 [14/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 363 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.33>
ST_59 : Operation 364 [13/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 364 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.33>
ST_60 : Operation 365 [12/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 365 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.33>
ST_61 : Operation 366 [11/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 366 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.33>
ST_62 : Operation 367 [10/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 367 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.33>
ST_63 : Operation 368 [9/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 368 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 369 [8/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 369 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 370 [7/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 370 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 371 [6/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 371 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 372 [5/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 372 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln27, i10 %i" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13]   --->   Operation 373 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 68 <SV = 67> <Delay = 4.33>
ST_68 : Operation 374 [4/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 374 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 375 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i10 %addr_out, i64 0, i64 %zext_ln27" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 375 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 376 [2/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 376 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 69 <SV = 68> <Delay = 4.33>
ST_69 : Operation 377 [3/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 377 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 378 [1/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 378 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 70 <SV = 69> <Delay = 4.33>
ST_70 : Operation 379 [2/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 379 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %addr_out_load" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 380 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 381 [1/1] (1.58ns)   --->   "%store_ln41 = store i64 %zext_ln41, i64 %reuse_addr_reg" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 381 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 71 <SV = 70> <Delay = 4.33>
ST_71 : Operation 382 [1/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 382 'sdiv' 'result' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.17>
ST_72 : Operation 383 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!icmp_ln27 & !icmp_ln31)> <Delay = 1.58>
ST_72 : Operation 384 [1/1] (0.00ns)   --->   "%result_2 = phi i32 %result, void %if.else_ifconv, i32 4096, void %for.body.split"   --->   Operation 384 'phi' 'result_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 385 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %result_2, i32 %reuse_reg" [benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37]   --->   Operation 385 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>

State 73 <SV = 72> <Delay = 3.25>
ST_73 : Operation 386 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln41" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 386 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %result_2, i10 %A_addr_2" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41]   --->   Operation 387 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_73 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body" [benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27]   --->   Operation 388 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13) of constant 0 on local variable 'i', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13 [9]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:27) on local variable 'i', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:13 [14]  (0.000 ns)
	'getelementptr' operation 10 bit ('addr_in_addr', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) [23]  (0.000 ns)
	'load' operation 10 bit ('addr_in_load', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) on array 'addr_in' [24]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 10 bit ('addr_in_load', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) on array 'addr_in' [24]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_addr', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) [26]  (0.000 ns)
	'load' operation 32 bit ('A_load', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) on array 'A' [29]  (3.254 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [28]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) [30]  (3.520 ns)

 <State 5>: 3.250ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [27]  (0.000 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:28) [31]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln31', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:31) [32]  (2.552 ns)

 <State 6>: 3.532ns
The critical path consists of the following:
	'select' operation 3 bit ('index_trigo', benchmarks/jianyicheng/getTanh/src/g.cpp:22->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [40]  (0.980 ns)
	'sub' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:33->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [43]  (2.552 ns)

 <State 7>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln58', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [45]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [46]  (2.552 ns)

 <State 8>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln58', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [56]  (2.552 ns)

 <State 9>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln58_3', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [55]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [57]  (2.552 ns)

 <State 10>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln58_2', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [70]  (2.552 ns)

 <State 11>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln58_6', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [69]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [71]  (2.552 ns)

 <State 12>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln43', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [85]  (2.552 ns)

 <State 13>: 3.244ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln43', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [84]  (0.692 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [86]  (2.552 ns)

 <State 14>: 3.250ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:52->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [97]  (2.552 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [102]  (0.698 ns)

 <State 15>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln58_4', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [115]  (2.552 ns)

 <State 16>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln58_9', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [114]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [116]  (2.552 ns)

 <State 17>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln58_6', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [129]  (2.552 ns)

 <State 18>: 3.081ns
The critical path consists of the following:
	'select' operation 13 bit ('x_new', benchmarks/jianyicheng/getTanh/src/g.cpp:59->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [48]  (0.000 ns)
	'select' operation 13 bit ('x_new', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [54]  (0.700 ns)
	'sub' operation 14 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [64]  (1.679 ns)
	'select' operation 14 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [67]  (0.702 ns)

 <State 19>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln43_2', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [144]  (2.552 ns)

 <State 20>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [145]  (2.552 ns)

 <State 21>: 3.250ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:52->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [156]  (2.552 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [159]  (0.698 ns)

 <State 22>: 2.953ns
The critical path consists of the following:
	'sub' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [123]  (2.255 ns)
	'select' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [126]  (0.698 ns)

 <State 23>: 2.979ns
The critical path consists of the following:
	'sub' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [137]  (2.285 ns)
	'select' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [141]  (0.694 ns)

 <State 24>: 3.045ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [152]  (2.314 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [158]  (0.730 ns)

 <State 25>: 3.111ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [166]  (2.344 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [169]  (0.766 ns)

 <State 26>: 3.177ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [180]  (2.374 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [183]  (0.803 ns)

 <State 27>: 3.243ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [194]  (2.404 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [198]  (0.839 ns)

 <State 28>: 3.272ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:45->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [208]  (2.433 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:43->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [214]  (0.839 ns)

 <State 29>: 3.272ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:60->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [222]  (2.433 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [225]  (0.839 ns)

 <State 30>: 3.391ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln58_21', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [227]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [229]  (2.552 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/g.cpp:58->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [239]  (0.839 ns)

 <State 31>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln76', benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [250]  (3.329 ns)

 <State 32>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln76', benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [250]  (3.329 ns)

 <State 33>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln76', benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [250]  (3.329 ns)

 <State 34>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln76', benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [250]  (3.329 ns)

 <State 35>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('result_cosh', benchmarks/jianyicheng/getTanh/src/g.cpp:76->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [252]  (2.552 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 40>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 41>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 42>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 43>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 44>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 45>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 46>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 47>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 48>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 49>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 50>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 51>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 52>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 53>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 54>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 55>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 56>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 57>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 58>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 59>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 60>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 61>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 62>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 63>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 64>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 65>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 66>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 67>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 68>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 69>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 70>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 71>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [258]  (4.336 ns)

 <State 72>: 3.176ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [261]  (1.588 ns)
	'phi' operation 32 bit ('result') with incoming values : ('result', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) [261]  (0.000 ns)
	'store' operation 0 bit ('store_ln78', benchmarks/jianyicheng/getTanh/src/g.cpp:78->benchmarks/jianyicheng/getTanh/src/getTanh.cpp:37) of variable 'result' on local variable 'reuse_reg' [267]  (1.588 ns)

 <State 73>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_addr_2', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41) [265]  (0.000 ns)
	'store' operation 0 bit ('store_ln41', benchmarks/jianyicheng/getTanh/src/getTanh.cpp:41) of variable 'result' on array 'A' [266]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
