Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 20:22:49 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0043        --    0.0484    0.0441    0.0471    0.0010        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0043        --    0.0484    0.0441        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0441 r    0.0441 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0441 r    0.0441 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0451 r    0.0451 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0453 r    0.0453 r        --          --
                                   S   i_img2_jtag_tap_tdi_i_reg/CP     0.0453 r    0.0453 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0048    0.0094    0.0348 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0048    0.0002    0.0349 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0131    0.0045    0.0044    0.0393 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0004    0.0397 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0078    0.0117    0.0085    0.0482 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_53_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0117    0.0002    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0048    0.0094    0.0348 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0048    0.0002    0.0349 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0131    0.0045    0.0044    0.0393 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0004    0.0397 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0078    0.0117    0.0085    0.0482 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_52_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0117    0.0002    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0048    0.0094    0.0348 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0048    0.0002    0.0349 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0131    0.0045    0.0044    0.0393 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0004    0.0397 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0078    0.0117    0.0085    0.0482 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_41_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0117    0.0002    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0048    0.0094    0.0348 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0048    0.0002    0.0349 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0131    0.0045    0.0044    0.0393 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0004    0.0397 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0078    0.0117    0.0085    0.0482 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0117    0.0002    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0048    0.0094    0.0348 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0048    0.0002    0.0349 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0131    0.0045    0.0044    0.0393 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0004    0.0397 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0078    0.0117    0.0085    0.0482 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0117    0.0002    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0441
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0085    0.0338 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0339 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0071    0.0057    0.0050    0.0389 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0057    0.0002    0.0391 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0029    0.0054    0.0049    0.0440 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0054    0.0001    0.0441 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0441


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0441
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0077    0.0072    0.0144    0.0147 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0003    0.0150 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0056    0.0101    0.0251 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0253 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0085    0.0338 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0339 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0071    0.0057    0.0050    0.0389 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0057    0.0002    0.0391 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0029    0.0054    0.0049    0.0440 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0054    0.0001    0.0441 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0441


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0451
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0041    0.0132    0.0134 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0134 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0080    0.0214 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0029    0.0000    0.0215 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0034    0.0074    0.0289 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0001    0.0290 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0049    0.0056    0.0048    0.0338 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0056    0.0002    0.0340 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0274    0.0159    0.0106    0.0447 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0159    0.0004    0.0451 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0451


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0453
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0041    0.0132    0.0134 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0134 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0080    0.0214 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0029    0.0000    0.0215 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0034    0.0074    0.0289 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0001    0.0290 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0049    0.0056    0.0048    0.0338 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0056    0.0002    0.0340 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0274    0.0159    0.0106    0.0447 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0159    0.0006    0.0453 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0453


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdi_i_reg/CP
Latency             : 0.0453
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0074    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0041    0.0132    0.0134 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0134 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0029    0.0080    0.0214 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0029    0.0000    0.0215 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0034    0.0074    0.0289 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0034    0.0001    0.0290 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0049    0.0056    0.0048    0.0338 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0056    0.0002    0.0340 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0274    0.0159    0.0106    0.0447 r
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                  0.0160    0.0006    0.0453 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0453


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0103        --    0.0815    0.0712    0.0784    0.0032        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0103        --    0.0815    0.0712        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0815 r    0.0815 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0815 r    0.0815 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
                                                                        0.0813 r    0.0813 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0712 f    0.0712 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0713 r    0.0713 r        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0715 f    0.0715 f        --          --
                                   S   i_img2_jtag_tap_tdi_i_reg/CP     0.0717 r    0.0717 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0718 r    0.0718 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0815
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0075    0.0116    0.0212    0.0222 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0121    0.0015    0.0237 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0163    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0101    0.0014    0.0413 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0078    0.0156    0.0569 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0078    0.0006    0.0575 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0132    0.0075    0.0070    0.0646 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0026    0.0672 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0125    0.0064    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0229    0.0079    0.0815 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0815


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0815
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0075    0.0116    0.0212    0.0222 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0121    0.0015    0.0237 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0163    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0101    0.0014    0.0413 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0078    0.0156    0.0569 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0078    0.0006    0.0575 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0132    0.0075    0.0070    0.0646 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0026    0.0672 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0125    0.0064    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0229    0.0079    0.0815 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0815


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0075    0.0116    0.0212    0.0222 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0121    0.0015    0.0237 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0163    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0101    0.0014    0.0413 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0078    0.0156    0.0569 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0078    0.0006    0.0575 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0132    0.0075    0.0070    0.0646 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0026    0.0672 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0125    0.0064    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0229    0.0078    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0075    0.0116    0.0212    0.0222 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0121    0.0015    0.0237 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0163    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0101    0.0014    0.0413 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0078    0.0156    0.0569 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0078    0.0006    0.0575 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0132    0.0075    0.0070    0.0646 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0026    0.0672 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0125    0.0064    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0229    0.0078    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
Latency             : 0.0813
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0075    0.0116    0.0212    0.0222 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0121    0.0015    0.0237 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0163    0.0400 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0101    0.0014    0.0413 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0078    0.0156    0.0569 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0078    0.0006    0.0575 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0132    0.0075    0.0070    0.0646 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0026    0.0672 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0125    0.0064    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0228    0.0077    0.0813 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0813


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0712
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0174    0.0183 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0002    0.0186 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0048    0.0121    0.0307 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0048    0.0001    0.0308 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0056    0.0117    0.0425 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0056    0.0006    0.0430 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0112    0.0089    0.0519 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0112    0.0013    0.0532 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0247    0.0155    0.0687 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0258    0.0024    0.0712 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0712


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0713
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0191    0.0200 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0002    0.0203 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0127    0.0330 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0331 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0020    0.0055    0.0120    0.0450 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0055    0.0006    0.0456 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0095    0.0080    0.0536 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0095    0.0014    0.0549 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0239    0.0139    0.0688 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0250    0.0024    0.0713 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0713


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0715
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0174    0.0183 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0002    0.0186 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0048    0.0121    0.0307 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0048    0.0001    0.0308 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0056    0.0117    0.0425 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0056    0.0006    0.0430 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0112    0.0089    0.0519 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0112    0.0013    0.0532 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0247    0.0155    0.0687 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0259    0.0027    0.0715 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0715


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdi_i_reg/CP
Latency             : 0.0717
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0191    0.0200 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0002    0.0203 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0127    0.0330 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0331 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0020    0.0055    0.0120    0.0450 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0055    0.0006    0.0456 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0095    0.0080    0.0536 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0095    0.0014    0.0549 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0239    0.0139    0.0688 r
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                  0.0250    0.0028    0.0717 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0717


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0718
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0009    0.0009 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0191    0.0200 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0002    0.0203 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0049    0.0127    0.0330 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0331 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0020    0.0055    0.0120    0.0450 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0055    0.0006    0.0456 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0095    0.0080    0.0536 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0095    0.0014    0.0549 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0260    0.0239    0.0139    0.0688 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0251    0.0030    0.0718 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0718


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0058        --    0.0634    0.0576    0.0617    0.0017        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0058        --    0.0634    0.0576        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0634 r    0.0634 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0633 r    0.0633 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0633 r    0.0633 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0633 r    0.0633 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
                                                                        0.0633 r    0.0633 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0576 r    0.0576 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0576 r    0.0576 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0578 f    0.0578 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0579 r    0.0579 r        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0580 f    0.0580 f        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0634
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0328 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0063    0.0123    0.0451 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0004    0.0454 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0133    0.0061    0.0057    0.0512 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0014    0.0525 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0294    0.0117    0.0060    0.0585 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0163    0.0048    0.0634 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0634


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0633
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0328 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0063    0.0123    0.0451 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0004    0.0454 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0133    0.0061    0.0057    0.0512 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0014    0.0525 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0294    0.0117    0.0060    0.0585 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0163    0.0048    0.0633 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0633


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0633
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0328 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0063    0.0123    0.0451 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0004    0.0454 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0133    0.0061    0.0057    0.0512 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0014    0.0525 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0294    0.0117    0.0060    0.0585 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0163    0.0048    0.0633 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0633


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0633
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0328 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0063    0.0123    0.0451 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0004    0.0454 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0133    0.0061    0.0057    0.0512 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0014    0.0525 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0294    0.0117    0.0060    0.0585 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0163    0.0048    0.0633 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0633


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
Latency             : 0.0633
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0328 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0055    0.0063    0.0123    0.0451 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0004    0.0454 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0133    0.0061    0.0057    0.0512 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0014    0.0525 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0294    0.0117    0.0060    0.0585 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0163    0.0047    0.0633 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0633


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0576
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0327 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0049    0.0113    0.0440 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0049    0.0002    0.0442 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0072    0.0080    0.0068    0.0510 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0080    0.0004    0.0514 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0028    0.0067    0.0059    0.0573 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0067    0.0003    0.0576 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0576


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0576
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0076    0.0094    0.0177    0.0182 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0096    0.0008    0.0191 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0075    0.0130    0.0321 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0077    0.0007    0.0327 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0049    0.0113    0.0440 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0049    0.0002    0.0442 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0072    0.0080    0.0068    0.0510 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0080    0.0004    0.0514 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0028    0.0067    0.0059    0.0573 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0067    0.0003    0.0576 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0576


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0578
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0053    0.0145    0.0151 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0152 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0100    0.0252 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0039    0.0001    0.0253 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0046    0.0095    0.0348 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0046    0.0003    0.0351 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0092    0.0072    0.0423 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0092    0.0007    0.0431 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0204    0.0134    0.0565 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0209    0.0013    0.0578 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0578


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0579
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0053    0.0163    0.0168 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0169 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0040    0.0104    0.0273 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0273 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0045    0.0097    0.0370 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0045    0.0003    0.0373 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0049    0.0078    0.0066    0.0439 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0078    0.0007    0.0446 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0196    0.0121    0.0567 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0200    0.0013    0.0579 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0579


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0580
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0053    0.0145    0.0151 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0152 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0100    0.0252 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0039    0.0001    0.0253 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0021    0.0046    0.0095    0.0348 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0046    0.0003    0.0351 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0048    0.0092    0.0072    0.0423 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0092    0.0007    0.0431 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0266    0.0204    0.0134    0.0565 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0209    0.0015    0.0580 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0580


1
