10:37:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
10:37:41 INFO  : Platform repository initialization has completed.
10:37:41 INFO  : Registering command handlers for Vitis TCF services
10:37:43 INFO  : XSCT server has started successfully.
10:37:43 INFO  : plnx-install-location is set to ''
10:37:43 INFO  : Successfully done setting XSCT server connection channel  
10:37:44 INFO  : Successfully done query RDI_DATADIR 
10:37:44 INFO  : Successfully done setting workspace for the tool. 
10:42:53 INFO  : Result from executing command 'getProjects': top
10:42:53 INFO  : Result from executing command 'getPlatforms': 
10:42:53 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:42:53 INFO  : Platform 'top' is added to custom repositories.
10:43:06 INFO  : Platform 'top' is added to custom repositories.
10:58:31 INFO  : Result from executing command 'getProjects': top
10:58:31 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
10:58:31 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:04:21 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:40:58 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:42:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:43:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:44:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:47:07 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:47:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:54:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:54:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:55:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:55:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:01:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:02:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:03:15 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:05:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:06:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:07:16 INFO  : Result from executing command 'removePlatformRepo': 
12:08:02 INFO  : Result from executing command 'getProjects': top
12:08:02 INFO  : Result from executing command 'getPlatforms': 
12:08:02 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:14:22 INFO  : No changes in MSS file content so sources will not be generated.
12:14:55 INFO  : Example project xsdps_raw_example_1 has been created successfully.
14:12:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
14:12:22 INFO  : XSCT server has started successfully.
14:12:22 INFO  : Successfully done setting XSCT server connection channel  
14:12:22 INFO  : plnx-install-location is set to ''
14:12:22 INFO  : Successfully done setting workspace for the tool. 
14:12:22 INFO  : Platform repository initialization has completed.
14:12:23 INFO  : Registering command handlers for Vitis TCF services
14:12:25 INFO  : Successfully done query RDI_DATADIR 
14:13:59 INFO  : Result from executing command 'getProjects': top
14:13:59 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
14:14:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
14:14:32 INFO  : Updating application flags with new BSP settings...
14:14:33 INFO  : Successfully updated application flags for project D3_zu.
14:18:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
14:31:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
14:32:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
14:35:18 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:02:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:03:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:03:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:03:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:04:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:09:15 INFO  : Result from executing command 'getProjects': top
15:09:15 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:15:28 INFO  : Result from executing command 'getProjects': top
15:15:28 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:15:32 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:15:32 INFO  : Updating application flags with new BSP settings...
15:15:32 INFO  : Successfully updated application flags for project D3_zu.
15:16:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:18:21 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:18:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:19:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:22:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:09:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:11:01 INFO  : Result from executing command 'removePlatformRepo': 
17:11:45 INFO  : Result from executing command 'getProjects': top
17:11:45 INFO  : Result from executing command 'getPlatforms': 
17:11:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:14:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:15:51 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:16:19 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:43:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:43:43 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:43:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:44:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:46:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:47:49 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:54:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:54:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:55:47 INFO  : Result from executing command 'removePlatformRepo': 
17:56:31 INFO  : Result from executing command 'getProjects': top
17:56:31 INFO  : Result from executing command 'getPlatforms': 
17:56:31 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:59:18 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:03:59 INFO  : No changes in MSS file content so sources will not be generated.
18:04:04 INFO  : Result from executing command 'getProjects': top
18:04:04 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
18:04:20 INFO  : No changes in MSS file content so sources will not be generated.
18:04:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:04:33 INFO  : Result from executing command 'removePlatformRepo': 
18:05:10 INFO  : No changes in MSS file content so sources will not be generated.
18:05:50 INFO  : Result from executing command 'getProjects': top
18:05:50 INFO  : Result from executing command 'getPlatforms': 
18:06:38 INFO  : Result from executing command 'getProjects': top
18:06:38 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
18:06:38 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:11:12 INFO  : Result from executing command 'removePlatformRepo': 
18:11:53 INFO  : Result from executing command 'getProjects': top
18:11:53 INFO  : Result from executing command 'getPlatforms': 
18:12:01 INFO  : Result from executing command 'removePlatformRepo': 
18:12:41 INFO  : Result from executing command 'getProjects': top
18:12:41 INFO  : Result from executing command 'getPlatforms': 
18:12:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:15:12 INFO  : No changes in MSS file content so sources will not be generated.
18:19:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:19:28 INFO  : 'jtag frequency' command is executed.
18:19:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:19:28 INFO  : Context for 'APU' is selected.
18:19:29 INFO  : System reset is completed.
18:19:32 INFO  : 'after 3000' command is executed.
18:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:19:37 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:19:37 INFO  : Context for 'APU' is selected.
18:19:37 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top.xsa'.
18:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:37 INFO  : Context for 'APU' is selected.
18:19:37 INFO  : Boot mode is read from the target.
18:19:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:38 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:38 INFO  : 'set bp_19_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:19:39 INFO  : 'con -block -timeout 60' command is executed.
18:19:39 INFO  : 'bpremove $bp_19_38_fsbl_bp' command is executed.
18:19:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:41 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_19_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:42 INFO  : 'con' command is executed.
18:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:24:29 INFO  : Disconnected from the channel tcfchan#16.
19:21:13 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:21:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:21:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:22:02 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:22:35 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:25:44 INFO  : Result from executing command 'removePlatformRepo': 
19:26:29 INFO  : Result from executing command 'getProjects': top
19:26:29 INFO  : Result from executing command 'getPlatforms': 
19:26:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:27:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:28:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:51:05 INFO  : Result from executing command 'getProjects': top;top_1
11:51:05 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
11:51:05 INFO  : Platform 'top_1' is added to custom repositories.
11:51:19 INFO  : Platform 'top_1' is added to custom repositories.
11:52:13 INFO  : Result from executing command 'getProjects': top;top_1
11:52:13 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
11:52:13 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
11:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:53:07 INFO  : 'jtag frequency' command is executed.
11:53:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:53:07 INFO  : Context for 'APU' is selected.
11:53:08 INFO  : System reset is completed.
11:53:11 INFO  : 'after 3000' command is executed.
11:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:53:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
11:53:16 INFO  : Context for 'APU' is selected.
11:53:16 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
11:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:16 INFO  : Context for 'APU' is selected.
11:53:16 INFO  : Boot mode is read from the target.
11:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:17 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:17 INFO  : 'set bp_53_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:53:18 INFO  : 'con -block -timeout 60' command is executed.
11:53:18 INFO  : 'bpremove $bp_53_17_fsbl_bp' command is executed.
11:53:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_53_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:20 INFO  : 'con' command is executed.
11:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:53:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
11:53:58 INFO  : Disconnected from the channel tcfchan#20.
11:54:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
11:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:54:14 INFO  : 'jtag frequency' command is executed.
11:54:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:54:14 INFO  : Context for 'APU' is selected.
11:54:15 INFO  : System reset is completed.
11:54:18 INFO  : 'after 3000' command is executed.
11:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:54:22 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
11:54:23 INFO  : Context for 'APU' is selected.
11:54:23 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
11:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:23 INFO  : Context for 'APU' is selected.
11:54:23 INFO  : Boot mode is read from the target.
11:54:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:24 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:24 INFO  : 'set bp_54_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:54:24 INFO  : 'con -block -timeout 60' command is executed.
11:54:24 INFO  : 'bpremove $bp_54_24_fsbl_bp' command is executed.
11:54:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:26 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_54_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:26 INFO  : 'con' command is executed.
11:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:54:26 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
11:59:43 INFO  : Disconnected from the channel tcfchan#21.
11:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:59:48 INFO  : 'jtag frequency' command is executed.
11:59:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:59:48 INFO  : Context for 'APU' is selected.
11:59:49 INFO  : System reset is completed.
11:59:52 INFO  : 'after 3000' command is executed.
11:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:59:56 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
11:59:56 INFO  : Context for 'APU' is selected.
11:59:56 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
11:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:57 INFO  : Context for 'APU' is selected.
11:59:57 INFO  : Boot mode is read from the target.
11:59:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:59:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:59:57 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:59:58 INFO  : 'set bp_59_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:59:59 INFO  : 'con -block -timeout 60' command is executed.
11:59:59 INFO  : 'bpremove $bp_59_57_fsbl_bp' command is executed.
11:59:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:59:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:01 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_59_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:01 INFO  : 'con' command is executed.
12:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:00:01 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
13:17:31 INFO  : No changes in MSS file content so sources will not be generated.
13:43:40 INFO  : Result from executing command 'getProjects': top;top_1
13:43:40 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
13:43:44 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
13:43:58 INFO  : Disconnected from the channel tcfchan#22.
13:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:44:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:55:22 INFO  : 'jtag frequency' command is executed.
13:55:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:22 INFO  : Context for 'APU' is selected.
13:55:22 INFO  : System reset is completed.
13:55:25 INFO  : 'after 3000' command is executed.
13:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:55:30 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
13:55:30 INFO  : Context for 'APU' is selected.
13:55:30 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
13:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:30 INFO  : Context for 'APU' is selected.
13:55:30 INFO  : Boot mode is read from the target.
13:55:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:31 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:31 INFO  : 'set bp_55_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:32 INFO  : 'con -block -timeout 60' command is executed.
13:55:32 INFO  : 'bpremove $bp_55_31_fsbl_bp' command is executed.
13:55:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:34 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_55_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:34 INFO  : 'con' command is executed.
13:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:34 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
14:37:23 INFO  : Disconnected from the channel tcfchan#24.
14:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:37:33 INFO  : 'jtag frequency' command is executed.
14:37:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:33 INFO  : Context for 'APU' is selected.
14:37:33 INFO  : System reset is completed.
14:37:36 INFO  : 'after 3000' command is executed.
14:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:37:41 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
14:37:41 INFO  : Context for 'APU' is selected.
14:37:41 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
14:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:41 INFO  : Context for 'APU' is selected.
14:37:41 INFO  : Boot mode is read from the target.
14:37:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:42 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:43 INFO  : 'set bp_37_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:44 INFO  : 'con -block -timeout 60' command is executed.
14:37:44 INFO  : 'bpremove $bp_37_42_fsbl_bp' command is executed.
14:37:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:45 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_37_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:46 INFO  : 'con' command is executed.
14:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:46 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
15:19:42 INFO  : Disconnected from the channel tcfchan#25.
15:20:05 INFO  : Result from executing command 'getProjects': top;top_1
15:20:05 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:20:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:20:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:21:08 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:22:17 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:23:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:23:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:23:59 INFO  : 'jtag frequency' command is executed.
15:23:59 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:23:59 INFO  : Context for 'APU' is selected.
15:23:59 INFO  : System reset is completed.
15:24:02 INFO  : 'after 3000' command is executed.
15:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:24:07 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
15:24:07 INFO  : Context for 'APU' is selected.
15:24:08 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
15:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:08 INFO  : Context for 'APU' is selected.
15:24:08 INFO  : Boot mode is read from the target.
15:24:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:09 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:09 INFO  : 'set bp_24_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:10 INFO  : 'con -block -timeout 60' command is executed.
15:24:10 INFO  : 'bpremove $bp_24_9_fsbl_bp' command is executed.
15:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:12 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_24_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:12 INFO  : 'con' command is executed.
15:24:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:24:12 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
15:30:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:30:59 INFO  : Disconnected from the channel tcfchan#27.
15:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:31:01 INFO  : 'jtag frequency' command is executed.
15:31:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:01 INFO  : Context for 'APU' is selected.
15:31:01 INFO  : System reset is completed.
15:31:04 INFO  : 'after 3000' command is executed.
15:31:13 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:31:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:31:33 INFO  : 'jtag frequency' command is executed.
15:31:33 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:33 INFO  : Context for 'APU' is selected.
15:31:33 INFO  : System reset is completed.
15:31:36 INFO  : 'after 3000' command is executed.
15:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:31:41 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
15:31:41 INFO  : Context for 'APU' is selected.
15:31:41 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
15:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:41 INFO  : Context for 'APU' is selected.
15:31:41 INFO  : Boot mode is read from the target.
15:31:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:42 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:42 INFO  : 'set bp_31_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:43 INFO  : 'con -block -timeout 60' command is executed.
15:31:43 INFO  : 'bpremove $bp_31_42_fsbl_bp' command is executed.
15:31:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:45 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_31_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:45 INFO  : 'con' command is executed.
15:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:45 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
15:33:37 INFO  : Disconnected from the channel tcfchan#28.
15:33:54 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:34:04 INFO  : 'jtag frequency' command is executed.
15:34:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:34:04 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : System reset is completed.
15:34:08 INFO  : 'after 3000' command is executed.
15:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:34:12 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
15:34:12 INFO  : Context for 'APU' is selected.
15:34:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
15:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:13 INFO  : Context for 'APU' is selected.
15:34:13 INFO  : Boot mode is read from the target.
15:34:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:14 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:14 INFO  : 'set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:34:14 INFO  : 'con -block -timeout 60' command is executed.
15:34:14 INFO  : 'bpremove $bp_34_14_fsbl_bp' command is executed.
15:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:16 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:16 INFO  : 'con' command is executed.
15:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:34:16 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
15:36:42 INFO  : Disconnected from the channel tcfchan#29.
15:39:12 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:39:47 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:39:56 INFO  : 'jtag frequency' command is executed.
15:39:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:39:56 INFO  : Context for 'APU' is selected.
15:39:56 INFO  : System reset is completed.
15:39:59 INFO  : 'after 3000' command is executed.
15:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:40:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
15:40:04 INFO  : Context for 'APU' is selected.
15:40:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
15:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:04 INFO  : Context for 'APU' is selected.
15:40:04 INFO  : Boot mode is read from the target.
15:40:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:05 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:05 INFO  : 'set bp_40_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:07 INFO  : 'con -block -timeout 60' command is executed.
15:40:07 INFO  : 'bpremove $bp_40_5_fsbl_bp' command is executed.
15:40:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:08 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_40_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:09 INFO  : 'con' command is executed.
15:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:09 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
15:40:32 INFO  : Disconnected from the channel tcfchan#30.
15:56:46 INFO  : Result from executing command 'getProjects': top;top_1
15:56:46 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:56:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:57:36 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:59:30 INFO  : Hardware specification for platform project 'top_1' is updated.
15:59:49 INFO  : Result from executing command 'getProjects': top;top_1
15:59:49 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:00:29 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:01:24 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:01:29 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:01:32 INFO  : 'jtag frequency' command is executed.
16:01:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:32 INFO  : Context for 'APU' is selected.
16:01:33 INFO  : System reset is completed.
16:01:36 INFO  : 'after 3000' command is executed.
16:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:01:41 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:01:41 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
16:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:41 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : Boot mode is read from the target.
16:01:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:42 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:42 INFO  : 'set bp_1_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:43 INFO  : 'con -block -timeout 60' command is executed.
16:01:43 INFO  : 'bpremove $bp_1_42_fsbl_bp' command is executed.
16:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:45 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_1_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:45 INFO  : 'con' command is executed.
16:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:45 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\systemdebugger_d3_udp_proj_system_standalone.tcl'
16:03:45 INFO  : Disconnected from the channel tcfchan#34.
16:04:05 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:04:19 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:04:27 INFO  : 'jtag frequency' command is executed.
16:04:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:27 INFO  : Context for 'APU' is selected.
16:04:27 INFO  : System reset is completed.
16:04:30 INFO  : 'after 3000' command is executed.
16:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:04:35 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:04:35 INFO  : Context for 'APU' is selected.
16:04:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
16:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:35 INFO  : Context for 'APU' is selected.
16:04:35 INFO  : Boot mode is read from the target.
16:04:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:37 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:37 INFO  : 'set bp_4_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:04:38 INFO  : 'con -block -timeout 60' command is executed.
16:04:38 INFO  : 'bpremove $bp_4_37_fsbl_bp' command is executed.
16:04:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:39 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_4_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:40 INFO  : 'con' command is executed.
16:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:40 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
16:17:00 INFO  : Disconnected from the channel tcfchan#35.
16:23:38 INFO  : Result from executing command 'getProjects': top;top_1
16:23:38 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:23:47 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:23:47 INFO  : Updating application flags with new BSP settings...
16:23:47 INFO  : Successfully updated application flags for project D3_udp_proj.
16:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:23:57 INFO  : 'jtag frequency' command is executed.
16:23:57 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:57 INFO  : Context for 'APU' is selected.
16:23:57 INFO  : System reset is completed.
16:24:00 INFO  : 'after 3000' command is executed.
16:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:24:05 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:24:05 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
16:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:05 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : Boot mode is read from the target.
16:24:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:06 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:06 INFO  : 'set bp_24_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:06 INFO  : 'con -block -timeout 60' command is executed.
16:24:06 INFO  : 'bpremove $bp_24_6_fsbl_bp' command is executed.
16:24:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:08 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_24_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:08 INFO  : 'con' command is executed.
16:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:08 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
16:24:51 INFO  : Disconnected from the channel tcfchan#37.
16:25:43 INFO  : Hardware specification for platform project 'top_1' is updated.
16:26:27 INFO  : Result from executing command 'getProjects': top;top_1
16:26:27 ERROR : Failed to openhw "D:/code/2Wproject/D3project/top_1/hw/top.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:26:27 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:26:47 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:27:00 INFO  : Updating application flags with new BSP settings...
16:27:00 INFO  : Successfully updated application flags for project D3_udp_proj.
16:27:06 INFO  : The hardware specification used by project 'D3_udp_proj' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:27:06 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream\top.bit' stored in project is removed.
16:27:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream' in project 'D3_udp_proj'.
16:27:06 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit\psu_init.tcl' stored in project is removed.
16:27:07 INFO  : The updated ps init files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit' in project 'D3_udp_proj'.
16:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:27:11 INFO  : 'jtag frequency' command is executed.
16:27:11 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:11 INFO  : Context for 'APU' is selected.
16:27:11 INFO  : System reset is completed.
16:27:14 INFO  : 'after 3000' command is executed.
16:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:27:19 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:27:19 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
16:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:19 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : Boot mode is read from the target.
16:27:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:20 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:20 INFO  : 'set bp_27_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:27:20 INFO  : 'con -block -timeout 60' command is executed.
16:27:20 INFO  : 'bpremove $bp_27_20_fsbl_bp' command is executed.
16:27:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:22 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_27_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:22 INFO  : 'con' command is executed.
16:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:27:22 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
16:31:16 INFO  : Hardware specification for platform project 'top_1' is updated.
16:31:50 INFO  : Result from executing command 'getProjects': top;top_1
16:31:50 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:32:18 INFO  : Disconnected from the channel tcfchan#39.
16:32:22 INFO  : The hardware specification used by project 'D3_udp_proj' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:32:22 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream\top.bit' stored in project is removed.
16:32:22 INFO  : The updated bitstream files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream' in project 'D3_udp_proj'.
16:32:22 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit\psu_init.tcl' stored in project is removed.
16:32:23 INFO  : The updated ps init files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit' in project 'D3_udp_proj'.
16:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:32:24 INFO  : 'jtag frequency' command is executed.
16:32:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:24 INFO  : Context for 'APU' is selected.
16:32:25 INFO  : System reset is completed.
16:32:28 INFO  : 'after 3000' command is executed.
16:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:32:32 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:32:32 INFO  : Context for 'APU' is selected.
16:32:33 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top_v02.xsa'.
16:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:33 INFO  : Context for 'APU' is selected.
16:32:33 INFO  : Boot mode is read from the target.
16:32:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:34 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:34 INFO  : 'set bp_32_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:35 INFO  : 'con -block -timeout 60' command is executed.
16:32:35 INFO  : 'bpremove $bp_32_34_fsbl_bp' command is executed.
16:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:37 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_32_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:37 INFO  : 'con' command is executed.
16:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:37 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
16:39:03 INFO  : Disconnected from the channel tcfchan#41.
16:43:51 INFO  : No changes in MSS file content so sources will not be generated.
16:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:44:08 INFO  : 'jtag frequency' command is executed.
16:44:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:44:08 INFO  : Context for 'APU' is selected.
16:44:08 INFO  : System reset is completed.
16:44:11 INFO  : 'after 3000' command is executed.
16:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:44:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top_v02.xsa'.
16:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : Boot mode is read from the target.
16:44:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:17 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:18 INFO  : 'set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:44:19 INFO  : 'con -block -timeout 60' command is executed.
16:44:19 INFO  : 'bpremove $bp_44_17_fsbl_bp' command is executed.
16:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:21 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:21 INFO  : 'con' command is executed.
16:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:44:21 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
16:53:03 INFO  : Disconnected from the channel tcfchan#42.
16:54:44 INFO  : Hardware specification for platform project 'top_1' is updated.
16:55:17 INFO  : Result from executing command 'getProjects': top;top_1
16:55:17 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:55:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
16:55:36 INFO  : The hardware specification used by project 'D3_udp_proj' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:55:36 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream\top.bit' stored in project is removed.
16:55:36 INFO  : The updated bitstream files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\bitstream' in project 'D3_udp_proj'.
16:55:36 INFO  : The file 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit\psu_init.tcl' stored in project is removed.
16:55:37 INFO  : The updated ps init files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_udp_proj\_ide\psinit' in project 'D3_udp_proj'.
16:55:45 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:56:44 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:56:48 INFO  : 'jtag frequency' command is executed.
16:56:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:48 INFO  : Context for 'APU' is selected.
16:56:48 INFO  : System reset is completed.
16:56:51 INFO  : 'after 3000' command is executed.
16:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:56:56 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
16:56:56 INFO  : Context for 'APU' is selected.
16:56:56 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
16:56:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:56 INFO  : Context for 'APU' is selected.
16:56:56 INFO  : Boot mode is read from the target.
16:56:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:57 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:57 INFO  : 'set bp_56_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:58 INFO  : 'con -block -timeout 60' command is executed.
16:56:58 INFO  : 'bpremove $bp_56_57_fsbl_bp' command is executed.
16:56:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:00 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_56_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:00 INFO  : 'con' command is executed.
16:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:00 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\systemdebugger_d3_udp_proj_system_standalone.tcl'
17:08:58 INFO  : Disconnected from the channel tcfchan#45.
17:09:09 INFO  : Result from executing command 'getProjects': top;top_1
17:09:09 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
17:09:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
17:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:09:18 INFO  : 'jtag frequency' command is executed.
17:09:18 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:18 INFO  : Context for 'APU' is selected.
17:09:18 INFO  : System reset is completed.
17:09:21 INFO  : 'after 3000' command is executed.
17:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:09:26 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
17:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:26 INFO  : Context for 'APU' is selected.
17:09:26 INFO  : Boot mode is read from the target.
17:09:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:27 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:27 INFO  : 'set bp_9_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:27 INFO  : 'con -block -timeout 60' command is executed.
17:09:27 INFO  : 'bpremove $bp_9_27_fsbl_bp' command is executed.
17:09:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_9_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:29 INFO  : 'con' command is executed.
17:09:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
17:10:53 INFO  : Disconnected from the channel tcfchan#47.
17:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:11:01 INFO  : 'jtag frequency' command is executed.
17:11:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:11:01 INFO  : Context for 'APU' is selected.
17:11:02 INFO  : System reset is completed.
17:11:05 INFO  : 'after 3000' command is executed.
17:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:11:10 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit"
17:11:10 INFO  : Context for 'APU' is selected.
17:11:10 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
17:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:10 INFO  : Context for 'APU' is selected.
17:11:10 INFO  : Boot mode is read from the target.
17:11:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:11 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:11 INFO  : 'set bp_11_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:11:12 INFO  : 'con -block -timeout 60' command is executed.
17:11:12 INFO  : 'bpremove $bp_11_11_fsbl_bp' command is executed.
17:11:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:14 INFO  : The application 'D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_udp_proj/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_11_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_udp_proj/Debug/D3_udp_proj.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:14 INFO  : 'con' command is executed.
17:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:11:14 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_udp_proj_system\_ide\scripts\debugger_d3_udp_proj-default.tcl'
17:37:35 INFO  : Result from executing command 'getProjects': top;top_1
17:37:35 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
17:37:35 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:39:24 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:39:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:40:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:43:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:43:44 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:48:32 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:50:27 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:50:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:52:07 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:52:51 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:53:15 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:53:36 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:54:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:59:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:00:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:00:43 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:04:36 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:07:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:12:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:13:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:13:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:32:54 INFO  : Hardware specification for platform project 'top' is updated.
18:35:55 INFO  : Result from executing command 'getProjects': top;top_1
18:35:55 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
18:36:17 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:36:17 INFO  : Updating application flags with new BSP settings...
18:36:17 INFO  : Successfully updated application flags for project D3_zu.
18:36:54 INFO  : No changes in MSS file content so sources will not be generated.
18:38:43 INFO  : No changes in MSS file content so sources will not be generated.
18:38:50 INFO  : Result from executing command 'removePlatformRepo': 
18:39:48 INFO  : Result from executing command 'getProjects': top;top_1
18:39:48 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
18:39:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:43:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:43:43 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:44:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:44:33 INFO  : Disconnected from the channel tcfchan#48.
18:44:35 INFO  : The hardware specification used by project 'D3_zu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:44:35 INFO  : The file 'D:\code\2Wproject\D3project\D3_zu\_ide\bitstream\top.bit' stored in project is removed.
18:44:35 INFO  : The updated bitstream files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_zu\_ide\bitstream' in project 'D3_zu'.
18:44:35 INFO  : The file 'D:\code\2Wproject\D3project\D3_zu\_ide\psinit\psu_init.tcl' stored in project is removed.
18:44:35 INFO  : The updated ps init files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_zu\_ide\psinit' in project 'D3_zu'.
18:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:44:36 INFO  : 'jtag frequency' command is executed.
18:44:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:44:36 INFO  : Context for 'APU' is selected.
18:44:37 INFO  : System reset is completed.
18:44:40 INFO  : 'after 3000' command is executed.
18:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:44:44 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:44:44 INFO  : Context for 'APU' is selected.
18:44:45 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:45 INFO  : Context for 'APU' is selected.
18:44:45 INFO  : Boot mode is read from the target.
18:44:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:44:46 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:44:46 INFO  : 'set bp_44_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:44:47 INFO  : 'con -block -timeout 60' command is executed.
18:44:47 INFO  : 'bpremove $bp_44_46_fsbl_bp' command is executed.
18:44:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:44:49 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_44_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:44:49 INFO  : 'con' command is executed.
18:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:44:49 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:45:38 INFO  : Disconnected from the channel tcfchan#53.
18:49:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:49:55 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:50:08 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:50:16 INFO  : 'jtag frequency' command is executed.
18:50:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:16 INFO  : Context for 'APU' is selected.
18:50:16 INFO  : System reset is completed.
18:50:19 INFO  : 'after 3000' command is executed.
18:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:50:24 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:50:24 INFO  : Context for 'APU' is selected.
18:50:24 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:24 INFO  : Context for 'APU' is selected.
18:50:24 INFO  : Boot mode is read from the target.
18:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:25 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:25 INFO  : 'set bp_50_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:26 INFO  : 'con -block -timeout 60' command is executed.
18:50:26 INFO  : 'bpremove $bp_50_25_fsbl_bp' command is executed.
18:50:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:28 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_50_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:29 INFO  : 'con' command is executed.
18:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:53:58 INFO  : Disconnected from the channel tcfchan#54.
20:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:01:12 INFO  : 'jtag frequency' command is executed.
20:01:12 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:01:12 INFO  : Context for 'APU' is selected.
20:01:12 INFO  : System reset is completed.
20:01:15 INFO  : 'after 3000' command is executed.
20:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:01:20 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:01:20 INFO  : Context for 'APU' is selected.
20:01:20 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:20 INFO  : Context for 'APU' is selected.
20:01:20 INFO  : Boot mode is read from the target.
20:01:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:01:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:01:21 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:01:21 INFO  : 'set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:01:22 INFO  : 'con -block -timeout 60' command is executed.
20:01:22 INFO  : 'bpremove $bp_1_21_fsbl_bp' command is executed.
20:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:01:24 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:01:25 INFO  : 'con' command is executed.
20:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:01:25 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:20:26 INFO  : Disconnected from the channel tcfchan#55.
20:20:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:21:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:22:01 INFO  : 'jtag frequency' command is executed.
20:22:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:22:01 INFO  : Context for 'APU' is selected.
20:22:01 INFO  : System reset is completed.
20:22:04 INFO  : 'after 3000' command is executed.
20:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:22:09 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:22:09 INFO  : Context for 'APU' is selected.
20:22:09 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:09 INFO  : Context for 'APU' is selected.
20:22:09 INFO  : Boot mode is read from the target.
20:22:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:22:10 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:22:10 INFO  : 'set bp_22_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:22:11 INFO  : 'con -block -timeout 60' command is executed.
20:22:11 INFO  : 'bpremove $bp_22_10_fsbl_bp' command is executed.
20:22:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:22:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_22_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:22:13 INFO  : 'con' command is executed.
20:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:22:13 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:30:59 INFO  : No changes in MSS file content so sources will not be generated.
20:36:53 INFO  : No changes in MSS file content so sources will not be generated.
20:37:19 INFO  : Disconnected from the channel tcfchan#56.
20:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:44:00 INFO  : 'jtag frequency' command is executed.
20:44:00 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:00 INFO  : Context for 'APU' is selected.
20:44:00 INFO  : System reset is completed.
20:44:03 INFO  : 'after 3000' command is executed.
20:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:44:08 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:44:08 INFO  : Context for 'APU' is selected.
20:44:08 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:08 INFO  : Context for 'APU' is selected.
20:44:08 INFO  : Boot mode is read from the target.
20:44:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:09 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:09 INFO  : 'set bp_44_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:44:10 INFO  : 'con -block -timeout 60' command is executed.
20:44:10 INFO  : 'bpremove $bp_44_9_fsbl_bp' command is executed.
20:44:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_44_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:13 INFO  : 'con' command is executed.
20:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:44:13 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:45:11 INFO  : Disconnected from the channel tcfchan#57.
20:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:45:16 INFO  : 'jtag frequency' command is executed.
20:45:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:45:16 INFO  : Context for 'APU' is selected.
20:45:17 INFO  : System reset is completed.
20:45:20 INFO  : 'after 3000' command is executed.
20:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:45:25 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:45:25 INFO  : Context for 'APU' is selected.
20:45:25 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:45:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:25 INFO  : Context for 'APU' is selected.
20:45:25 INFO  : Boot mode is read from the target.
20:45:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:26 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:26 INFO  : 'set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:45:27 INFO  : 'con -block -timeout 60' command is executed.
20:45:27 INFO  : 'bpremove $bp_45_26_fsbl_bp' command is executed.
20:45:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:29 INFO  : 'con' command is executed.
20:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:45:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:48:22 INFO  : Disconnected from the channel tcfchan#58.
20:48:27 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:48:32 INFO  : 'jtag frequency' command is executed.
20:48:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:48:32 INFO  : Context for 'APU' is selected.
20:48:32 INFO  : System reset is completed.
20:48:35 INFO  : 'after 3000' command is executed.
20:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:48:40 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Boot mode is read from the target.
20:48:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:48:41 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:48:41 INFO  : 'set bp_48_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:48:42 INFO  : 'con -block -timeout 60' command is executed.
20:48:42 INFO  : 'bpremove $bp_48_41_fsbl_bp' command is executed.
20:48:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:48:45 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_48_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:48:45 INFO  : 'con' command is executed.
20:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:48:45 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:00:47 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:01:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:02:17 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:03:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:04:43 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:05:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:10:57 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:11:11 INFO  : Disconnected from the channel tcfchan#59.
21:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:11:16 INFO  : 'jtag frequency' command is executed.
21:11:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:11:16 INFO  : Context for 'APU' is selected.
21:11:16 INFO  : System reset is completed.
21:11:19 INFO  : 'after 3000' command is executed.
21:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:11:24 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:11:24 INFO  : Context for 'APU' is selected.
21:11:24 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:24 INFO  : Context for 'APU' is selected.
21:11:24 INFO  : Boot mode is read from the target.
21:11:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:25 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:25 INFO  : 'set bp_11_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:11:26 INFO  : 'con -block -timeout 60' command is executed.
21:11:26 INFO  : 'bpremove $bp_11_25_fsbl_bp' command is executed.
21:11:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_11_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:29 INFO  : 'con' command is executed.
21:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:11:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:10:40 INFO  : Disconnected from the channel tcfchan#61.
10:23:23 INFO  : No changes in MSS file content so sources will not be generated.
10:52:42 INFO  : No changes in MSS file content so sources will not be generated.
12:36:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:37:15 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
12:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
12:37:37 INFO  : 'jtag frequency' command is executed.
12:37:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:37:37 INFO  : Context for 'APU' is selected.
12:37:38 INFO  : System reset is completed.
12:37:41 INFO  : 'after 3000' command is executed.
12:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
12:37:45 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
12:37:45 INFO  : Context for 'APU' is selected.
12:37:45 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
12:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:46 INFO  : Context for 'APU' is selected.
12:37:46 INFO  : Boot mode is read from the target.
12:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:37:47 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:37:47 INFO  : 'set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:37:48 INFO  : 'con -block -timeout 60' command is executed.
12:37:48 INFO  : 'bpremove $bp_37_47_fsbl_bp' command is executed.
12:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:37:50 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
12:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:50 INFO  : 'con' command is executed.
12:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:37:50 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:04:28 INFO  : Disconnected from the channel tcfchan#62.
13:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:06:38 INFO  : 'jtag frequency' command is executed.
13:06:38 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:06:38 INFO  : Context for 'APU' is selected.
13:06:39 INFO  : System reset is completed.
13:06:42 INFO  : 'after 3000' command is executed.
13:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:06:47 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:06:47 INFO  : Context for 'APU' is selected.
13:06:47 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
13:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:47 INFO  : Context for 'APU' is selected.
13:06:47 INFO  : Boot mode is read from the target.
13:06:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:06:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:06:48 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:06:48 INFO  : 'set bp_6_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:06:49 INFO  : 'con -block -timeout 60' command is executed.
13:06:49 INFO  : 'bpremove $bp_6_48_fsbl_bp' command is executed.
13:06:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:06:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:06:51 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_6_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:06:51 INFO  : 'con' command is executed.
13:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:06:51 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
13:10:05 INFO  : Disconnected from the channel tcfchan#63.
13:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:10:12 INFO  : 'jtag frequency' command is executed.
13:10:12 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:10:12 INFO  : Context for 'APU' is selected.
13:10:12 INFO  : System reset is completed.
13:10:15 INFO  : 'after 3000' command is executed.
13:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:10:20 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:10:20 INFO  : Context for 'APU' is selected.
13:10:20 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
13:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:21 INFO  : Context for 'APU' is selected.
13:10:21 INFO  : Boot mode is read from the target.
13:10:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:21 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:21 INFO  : 'set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:10:22 INFO  : 'con -block -timeout 60' command is executed.
13:10:22 INFO  : 'bpremove $bp_10_21_fsbl_bp' command is executed.
13:10:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:25 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:25 INFO  : 'con' command is executed.
13:10:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:10:25 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:26:11 INFO  : Example project xaxidma_example_simple_intr_1 has been created successfully.
13:30:16 INFO  : No changes in MSS file content so sources will not be generated.
13:30:32 INFO  : Example project xgpio_example_1 has been created successfully.
13:32:38 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:35:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:36:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:36:16 INFO  : Disconnected from the channel tcfchan#64.
13:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:36:22 INFO  : 'jtag frequency' command is executed.
13:36:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:22 INFO  : Context for 'APU' is selected.
13:36:22 INFO  : System reset is completed.
13:36:25 INFO  : 'after 3000' command is executed.
13:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:36:30 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:36:30 INFO  : Context for 'APU' is selected.
13:36:30 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
13:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:30 INFO  : Context for 'APU' is selected.
13:36:30 INFO  : Boot mode is read from the target.
13:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:31 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:31 INFO  : 'set bp_36_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:32 INFO  : 'con -block -timeout 60' command is executed.
13:36:32 INFO  : 'bpremove $bp_36_31_fsbl_bp' command is executed.
13:36:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:35 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_36_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:35 INFO  : 'con' command is executed.
13:36:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:35 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:38:06 INFO  : Disconnected from the channel tcfchan#65.
13:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:38:23 INFO  : 'jtag frequency' command is executed.
13:38:23 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:38:23 INFO  : Context for 'APU' is selected.
13:38:23 INFO  : System reset is completed.
13:38:26 INFO  : 'after 3000' command is executed.
13:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:38:31 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:38:31 INFO  : Context for 'APU' is selected.
13:38:31 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
13:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:31 INFO  : Context for 'APU' is selected.
13:38:31 INFO  : Boot mode is read from the target.
13:38:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:32 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:32 INFO  : 'set bp_38_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:38:32 INFO  : 'con -block -timeout 60' command is executed.
13:38:32 INFO  : 'bpremove $bp_38_32_fsbl_bp' command is executed.
13:38:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:35 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_38_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:35 INFO  : 'con' command is executed.
13:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:38:35 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:39:01 INFO  : Disconnected from the channel tcfchan#66.
13:39:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:39:41 INFO  : 'jtag frequency' command is executed.
13:39:41 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:39:41 INFO  : Context for 'APU' is selected.
13:39:41 INFO  : System reset is completed.
13:39:44 INFO  : 'after 3000' command is executed.
13:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:39:49 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:39:49 INFO  : Context for 'APU' is selected.
13:39:49 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
13:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:49 INFO  : Context for 'APU' is selected.
13:39:49 INFO  : Boot mode is read from the target.
13:39:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:39:50 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:39:50 INFO  : 'set bp_39_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:39:50 INFO  : 'con -block -timeout 60' command is executed.
13:39:50 INFO  : 'bpremove $bp_39_50_fsbl_bp' command is executed.
13:39:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:39:52 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:39:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_39_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:52 INFO  : 'con' command is executed.
13:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:39:52 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
17:28:18 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:02:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:03:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:04:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:04:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:10:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:12:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:12:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:16:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:16:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:16:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:17:08 INFO  : Disconnected from the channel tcfchan#67.
20:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:17:14 INFO  : 'jtag frequency' command is executed.
20:17:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:17:14 INFO  : Context for 'APU' is selected.
20:17:14 INFO  : System reset is completed.
20:17:17 INFO  : 'after 3000' command is executed.
20:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:17:22 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:17:22 INFO  : Context for 'APU' is selected.
20:17:22 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:22 INFO  : Context for 'APU' is selected.
20:17:22 INFO  : Boot mode is read from the target.
20:17:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:23 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:23 INFO  : 'set bp_17_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:17:24 INFO  : 'con -block -timeout 60' command is executed.
20:17:24 INFO  : 'bpremove $bp_17_23_fsbl_bp' command is executed.
20:17:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:27 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_17_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:27 INFO  : 'con' command is executed.
20:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:17:27 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:18:33 INFO  : Disconnected from the channel tcfchan#68.
20:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:19:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:20:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:21:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:21:27 INFO  : 'jtag frequency' command is executed.
20:21:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:21:27 INFO  : Context for 'APU' is selected.
20:21:27 INFO  : System reset is completed.
20:21:30 INFO  : 'after 3000' command is executed.
20:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:21:35 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:21:35 INFO  : Context for 'APU' is selected.
20:21:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:35 INFO  : Context for 'APU' is selected.
20:21:35 INFO  : Boot mode is read from the target.
20:21:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:21:36 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:21:36 INFO  : 'set bp_21_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:21:36 INFO  : 'con -block -timeout 60' command is executed.
20:21:36 INFO  : 'bpremove $bp_21_36_fsbl_bp' command is executed.
20:21:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:21:39 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_21_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:39 INFO  : 'con' command is executed.
20:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:21:39 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:26:43 INFO  : Example project xsdps_raw_example_1 has been created successfully.
20:32:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:33:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:35:25 INFO  : Result from executing command 'removePlatformRepo': 
20:35:52 INFO  : Disconnected from the channel tcfchan#69.
20:36:05 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_D3_zu-Default'. 
Make sure that the application 'D3_zu' is built properly for configuration 'Debug' before launching.
20:36:21 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_D3_zu-Default'. 
Make sure that the application 'D3_zu' is built properly for configuration 'Debug' before launching.
20:36:42 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_D3_zu-Default'. 
Make sure that the application 'D3_zu' is built properly for configuration 'Debug' before launching.
20:38:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
20:38:05 INFO  : XSCT server has started successfully.
20:38:05 INFO  : Successfully done setting XSCT server connection channel  
20:38:05 INFO  : plnx-install-location is set to ''
20:38:05 INFO  : Successfully done setting workspace for the tool. 
20:38:07 INFO  : Platform repository initialization has completed.
20:38:07 INFO  : Registering command handlers for Vitis TCF services
20:38:10 INFO  : Successfully done query RDI_DATADIR 
20:38:21 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_D3_zu-Default'. 
Make sure that the application 'D3_zu' is built properly for configuration 'Debug' before launching.
20:39:31 INFO  : Result from executing command 'getProjects': top;top_1
20:39:31 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
20:39:31 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:40:04 INFO  : 'jtag frequency' command is executed.
20:40:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:40:04 INFO  : Context for 'APU' is selected.
20:40:05 INFO  : System reset is completed.
20:40:08 INFO  : 'after 3000' command is executed.
20:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:40:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:40:13 INFO  : Context for 'APU' is selected.
20:40:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:13 INFO  : Context for 'APU' is selected.
20:40:13 INFO  : Boot mode is read from the target.
20:40:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:14 INFO  : 'set bp_40_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:40:15 INFO  : 'con -block -timeout 60' command is executed.
20:40:15 INFO  : 'bpremove $bp_40_14_fsbl_bp' command is executed.
20:40:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:17 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_40_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:18 INFO  : 'con' command is executed.
20:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:40:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:41:35 INFO  : Disconnected from the channel tcfchan#2.
20:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:42:08 INFO  : 'jtag frequency' command is executed.
20:42:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:42:08 INFO  : Context for 'APU' is selected.
20:42:09 INFO  : System reset is completed.
20:42:12 INFO  : 'after 3000' command is executed.
20:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:42:17 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:42:17 INFO  : Context for 'APU' is selected.
20:42:17 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:17 INFO  : Context for 'APU' is selected.
20:42:17 INFO  : Boot mode is read from the target.
20:42:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:42:18 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:18 INFO  : 'set bp_42_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:42:19 INFO  : 'con -block -timeout 60' command is executed.
20:42:19 INFO  : 'bpremove $bp_42_18_fsbl_bp' command is executed.
20:42:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:42:21 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_42_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:42:22 INFO  : 'con' command is executed.
20:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:42:22 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:53:52 INFO  : Disconnected from the channel tcfchan#3.
20:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:54:49 INFO  : 'jtag frequency' command is executed.
20:54:49 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:54:49 INFO  : Context for 'APU' is selected.
20:54:49 INFO  : System reset is completed.
20:54:52 INFO  : 'after 3000' command is executed.
20:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:54:57 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
20:54:57 INFO  : Context for 'APU' is selected.
20:54:57 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:57 INFO  : Context for 'APU' is selected.
20:54:57 INFO  : Boot mode is read from the target.
20:54:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:54:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:54:58 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:54:58 INFO  : 'set bp_54_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:54:59 INFO  : 'con -block -timeout 60' command is executed.
20:54:59 INFO  : 'bpremove $bp_54_58_fsbl_bp' command is executed.
20:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_54_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_58_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

20:54:59 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
20:55:39 INFO  : Disconnected from the channel tcfchan#4.
20:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:55:57 INFO  : 'jtag frequency' command is executed.
20:55:57 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:55:57 INFO  : Context for 'APU' is selected.
20:55:57 INFO  : System reset is completed.
20:56:00 INFO  : 'after 3000' command is executed.
20:56:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:56:05 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:05 INFO  : Context for 'APU' is selected.
20:56:05 INFO  : Boot mode is read from the target.
20:56:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:56:06 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:56:06 INFO  : 'set bp_56_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:56:07 INFO  : 'con -block -timeout 60' command is executed.
20:56:07 INFO  : 'bpremove $bp_56_6_fsbl_bp' command is executed.
20:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_56_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_6_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

20:56:07 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
20:56:23 INFO  : Disconnected from the channel tcfchan#5.
20:57:10 INFO  : Example project xsdps_raw_example_1 has been created successfully.
20:57:18 INFO  : Result from executing command 'getProjects': top;top_1
20:57:18 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
20:57:18 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
20:57:40 INFO  : Result from executing command 'removePlatformRepo': 
20:58:32 INFO  : Result from executing command 'getProjects': top;top_1
20:58:32 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
20:58:32 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
20:59:18 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:00:22 INFO  : Example project xsdps_raw_example_1 has been created successfully.
21:11:14 INFO  : Result from executing command 'getProjects': top;top_1
21:11:14 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
21:11:14 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:11:31 INFO  : 'jtag frequency' command is executed.
21:11:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:11:31 INFO  : Context for 'APU' is selected.
21:11:31 INFO  : System reset is completed.
21:11:34 INFO  : 'after 3000' command is executed.
21:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:11:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
21:11:39 INFO  : Context for 'APU' is selected.
21:11:39 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
21:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:39 INFO  : Context for 'APU' is selected.
21:11:39 INFO  : Boot mode is read from the target.
21:11:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:40 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:40 INFO  : 'set bp_11_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:11:40 INFO  : 'con -block -timeout 60' command is executed.
21:11:40 INFO  : 'bpremove $bp_11_40_fsbl_bp' command is executed.
21:11:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:42 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_11_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:42 INFO  : 'con' command is executed.
21:11:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:11:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
21:12:12 INFO  : Disconnected from the channel tcfchan#11.
21:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:12:22 INFO  : 'jtag frequency' command is executed.
21:12:22 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:12:22 INFO  : Context for 'APU' is selected.
21:12:22 INFO  : System reset is completed.
21:12:25 INFO  : 'after 3000' command is executed.
21:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:12:30 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
21:12:30 INFO  : Context for 'APU' is selected.
21:12:30 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
21:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:30 INFO  : Context for 'APU' is selected.
21:12:30 INFO  : Boot mode is read from the target.
21:12:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:12:31 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:12:31 INFO  : 'set bp_12_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:12:32 INFO  : 'con -block -timeout 60' command is executed.
21:12:32 INFO  : 'bpremove $bp_12_31_fsbl_bp' command is executed.
21:12:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:12:34 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_12_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:12:34 INFO  : 'con' command is executed.
21:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:12:34 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
21:13:53 INFO  : Disconnected from the channel tcfchan#12.
21:14:05 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:15:05 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:15:08 INFO  : 'jtag frequency' command is executed.
21:15:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:15:08 INFO  : Context for 'APU' is selected.
21:15:09 INFO  : System reset is completed.
21:15:12 INFO  : 'after 3000' command is executed.
21:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:15:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
21:15:17 INFO  : Context for 'APU' is selected.
21:15:17 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa'.
21:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:17 INFO  : Context for 'APU' is selected.
21:15:17 INFO  : Boot mode is read from the target.
21:15:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:15:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:15:17 INFO  : The application 'D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:15:18 INFO  : 'set bp_15_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:15:19 INFO  : 'con -block -timeout 60' command is executed.
21:15:19 INFO  : 'bpremove $bp_15_17_fsbl_bp' command is executed.
21:15:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:15:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:15:20 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
21:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top_1/export/top_1/hw/top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top_1/export/top_1/sw/top_1/boot/fsbl.elf
set bp_15_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:15:20 INFO  : 'con' command is executed.
21:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:15:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\systemdebugger_xsdps_raw_example_1_system_standalone.tcl'
21:21:07 INFO  : Disconnected from the channel tcfchan#13.
21:23:57 INFO  : Result from executing command 'getProjects': top;top_1
21:23:57 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
21:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:24:15 INFO  : 'jtag frequency' command is executed.
21:24:15 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:24:15 INFO  : Context for 'APU' is selected.
21:24:16 INFO  : System reset is completed.
21:24:19 INFO  : 'after 3000' command is executed.
21:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:24:24 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:24:24 INFO  : Context for 'APU' is selected.
21:24:24 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:24 INFO  : Context for 'APU' is selected.
21:24:24 INFO  : Boot mode is read from the target.
21:24:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:25 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:25 INFO  : 'set bp_24_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:24:26 INFO  : 'con -block -timeout 60' command is executed.
21:24:26 INFO  : 'bpremove $bp_24_25_fsbl_bp' command is executed.
21:24:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_24_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:29 INFO  : 'con' command is executed.
21:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:24:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:26:14 INFO  : Disconnected from the channel tcfchan#15.
21:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:26:20 INFO  : 'jtag frequency' command is executed.
21:26:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:26:20 INFO  : Context for 'APU' is selected.
21:26:20 INFO  : System reset is completed.
21:26:23 INFO  : 'after 3000' command is executed.
21:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:26:28 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:26:28 INFO  : Context for 'APU' is selected.
21:26:28 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:28 INFO  : Context for 'APU' is selected.
21:26:28 INFO  : Boot mode is read from the target.
21:26:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:26:29 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:26:29 INFO  : 'set bp_26_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:26:30 INFO  : 'con -block -timeout 60' command is executed.
21:26:30 INFO  : 'bpremove $bp_26_29_fsbl_bp' command is executed.
21:26:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:26:33 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_26_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:33 INFO  : 'con' command is executed.
21:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:26:33 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:27:21 INFO  : Disconnected from the channel tcfchan#16.
21:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:30:51 INFO  : 'jtag frequency' command is executed.
21:30:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:30:51 INFO  : Context for 'APU' is selected.
21:30:52 INFO  : System reset is completed.
21:30:55 INFO  : 'after 3000' command is executed.
21:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:31:00 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:31:00 INFO  : Context for 'APU' is selected.
21:31:00 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:00 INFO  : Context for 'APU' is selected.
21:31:00 INFO  : Boot mode is read from the target.
21:31:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:31:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:31:01 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:31:01 INFO  : 'set bp_31_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:31:02 INFO  : 'con -block -timeout 60' command is executed.
21:31:02 INFO  : 'bpremove $bp_31_1_fsbl_bp' command is executed.
21:31:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:31:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:31:05 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_31_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:31:05 INFO  : 'con' command is executed.
21:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:31:05 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:31:53 INFO  : Disconnected from the channel tcfchan#17.
21:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:32:02 INFO  : 'jtag frequency' command is executed.
21:32:02 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:32:02 INFO  : Context for 'APU' is selected.
21:32:02 INFO  : System reset is completed.
21:32:05 INFO  : 'after 3000' command is executed.
21:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:32:10 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:32:10 INFO  : Context for 'APU' is selected.
21:32:10 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:10 INFO  : Context for 'APU' is selected.
21:32:10 INFO  : Boot mode is read from the target.
21:32:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:11 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:11 INFO  : 'set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:32:12 INFO  : 'con -block -timeout 60' command is executed.
21:32:12 INFO  : 'bpremove $bp_32_11_fsbl_bp' command is executed.
21:32:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:15 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:15 INFO  : 'con' command is executed.
21:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:32:15 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:33:55 INFO  : Disconnected from the channel tcfchan#18.
21:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:35:26 INFO  : 'jtag frequency' command is executed.
21:35:26 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:35:26 INFO  : Context for 'APU' is selected.
21:35:27 INFO  : System reset is completed.
21:35:30 INFO  : 'after 3000' command is executed.
21:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:35:35 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:35:35 INFO  : Context for 'APU' is selected.
21:35:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:35:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:35 INFO  : Context for 'APU' is selected.
21:35:35 INFO  : Boot mode is read from the target.
21:35:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:35:36 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:35:36 INFO  : 'set bp_35_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:35:37 INFO  : 'con -block -timeout 60' command is executed.
21:35:37 INFO  : 'bpremove $bp_35_36_fsbl_bp' command is executed.
21:35:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:35:39 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_35_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:40 INFO  : 'con' command is executed.
21:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:35:40 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:40:52 INFO  : Disconnected from the channel tcfchan#19.
21:40:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:40:56 INFO  : Updating application flags with new BSP settings...
21:40:57 INFO  : Successfully updated application flags for project D3_zu.
21:41:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:41:29 INFO  : 'jtag frequency' command is executed.
21:41:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:41:29 INFO  : Context for 'APU' is selected.
21:41:29 INFO  : System reset is completed.
21:41:32 INFO  : 'after 3000' command is executed.
21:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:41:37 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:41:37 INFO  : Context for 'APU' is selected.
21:41:37 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
21:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:37 INFO  : Context for 'APU' is selected.
21:41:37 INFO  : Boot mode is read from the target.
21:41:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:38 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:38 INFO  : 'set bp_41_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:41:39 INFO  : 'con -block -timeout 60' command is executed.
21:41:39 INFO  : 'bpremove $bp_41_38_fsbl_bp' command is executed.
21:41:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:41:42 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_41_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:41:42 INFO  : 'con' command is executed.
21:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:41:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:47:19 INFO  : Disconnected from the channel tcfchan#20.
21:54:45 INFO  : No changes in MSS file content so sources will not be generated.
21:55:00 INFO  : Example project xsdps_raw_example_1 has been created successfully.
21:55:05 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:55:19 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:55:29 INFO  : Result from executing command 'removePlatformRepo': 
21:55:34 INFO  : Result from executing command 'removePlatformRepo': 
21:56:13 INFO  : Result from executing command 'getProjects': top;top_1
21:56:13 INFO  : Result from executing command 'getPlatforms': 
21:57:04 INFO  : Result from executing command 'getProjects': top;top_1
21:57:04 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
21:57:04 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:57:11 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:57:33 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:57:38 INFO  : Result from executing command 'removePlatformRepo': 
21:57:43 INFO  : Result from executing command 'removePlatformRepo': 
21:58:24 INFO  : Result from executing command 'getProjects': top;top_1
21:58:24 INFO  : Result from executing command 'getPlatforms': 
21:58:57 INFO  : Result from executing command 'getProjects': top;top_1
21:58:57 INFO  : Result from executing command 'getPlatforms': top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
21:58:58 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:59:08 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:59:16 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:59:22 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
21:59:34 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
22:00:11 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
22:01:05 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
22:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
22:01:12 INFO  : 'jtag frequency' command is executed.
22:01:12 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:01:12 INFO  : Context for 'APU' is selected.
22:01:12 INFO  : System reset is completed.
22:01:15 INFO  : 'after 3000' command is executed.
22:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
22:01:20 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
22:01:20 INFO  : Context for 'APU' is selected.
22:01:20 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
22:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:20 INFO  : Context for 'APU' is selected.
22:01:20 INFO  : Boot mode is read from the target.
22:01:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:21 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:21 INFO  : 'set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:01:21 INFO  : 'con -block -timeout 60' command is executed.
22:01:21 INFO  : 'bpremove $bp_1_21_fsbl_bp' command is executed.
22:01:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:23 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_1_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:24 INFO  : 'con' command is executed.
22:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:01:24 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
22:03:39 INFO  : Disconnected from the channel tcfchan#30.
22:04:36 INFO  : Result from executing command 'getProjects': top;top_1
22:04:36 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
22:05:32 INFO  : Result from executing command 'getProjects': top;top_1
22:05:32 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
22:06:29 INFO  : Result from executing command 'getProjects': top;top_1
22:06:29 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
22:06:46 INFO  : Result from executing command 'removePlatformRepo': 
22:07:34 INFO  : Result from executing command 'getProjects': top;top_1
22:07:34 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
22:08:14 ERROR : Failed to remove domain 'teststandalonedomin'. Click on details for more information.
22:09:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
22:09:13 INFO  : XSCT server has started successfully.
22:09:13 INFO  : plnx-install-location is set to ''
22:09:14 INFO  : Platform repository initialization has completed.
22:09:14 INFO  : Registering command handlers for Vitis TCF services
22:09:16 INFO  : Successfully done setting XSCT server connection channel  
22:09:16 INFO  : Successfully done query RDI_DATADIR 
22:09:16 INFO  : Successfully done setting workspace for the tool. 
22:10:13 INFO  : Result from executing command 'getProjects': top;top_1
22:10:13 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
22:11:23 INFO  : Example project xsdps_raw_example_2 has been created successfully.
22:12:24 INFO  : Result from executing command 'getProjects': top;top_1
22:12:24 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
22:12:24 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_2'...
22:12:24 INFO  : Updating application flags with new BSP settings...
22:12:24 INFO  : Successfully updated application flags for project xsdps_raw_example_2.
22:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
22:12:36 INFO  : 'jtag frequency' command is executed.
22:12:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:12:36 INFO  : Context for 'APU' is selected.
22:12:36 INFO  : System reset is completed.
22:12:39 INFO  : 'after 3000' command is executed.
22:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
22:12:44 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_2/_ide/bitstream/top.bit"
22:12:44 INFO  : Context for 'APU' is selected.
22:12:44 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
22:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:44 INFO  : Context for 'APU' is selected.
22:12:44 INFO  : Boot mode is read from the target.
22:12:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:12:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:12:45 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:12:46 INFO  : 'set bp_12_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:12:47 INFO  : 'con -block -timeout 60' command is executed.
22:12:47 INFO  : 'bpremove $bp_12_45_fsbl_bp' command is executed.
22:12:47 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:12:47 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:12:48 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_2/Debug/xsdps_raw_example_2.elf' is downloaded to processor 'psu_cortexa53_1'.
22:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_2/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_12_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#1"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_2/Debug/xsdps_raw_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:12:48 INFO  : 'con' command is executed.
22:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#1"}
con
----------------End of Script----------------

22:12:48 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_2_system\_ide\scripts\debugger_xsdps_raw_example_2-default.tcl'
22:13:56 INFO  : Disconnected from the channel tcfchan#2.
09:13:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
09:13:57 INFO  : XSCT server has started successfully.
09:13:58 INFO  : plnx-install-location is set to ''
09:13:58 INFO  : Successfully done setting XSCT server connection channel  
09:13:58 INFO  : Successfully done setting workspace for the tool. 
09:13:58 INFO  : Platform repository initialization has completed.
09:13:58 INFO  : Registering command handlers for Vitis TCF services
09:14:00 INFO  : Successfully done query RDI_DATADIR 
09:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
09:33:06 INFO  : 'jtag frequency' command is executed.
09:33:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:33:06 INFO  : Context for 'APU' is selected.
09:33:07 INFO  : System reset is completed.
09:33:10 INFO  : 'after 3000' command is executed.
09:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
09:33:14 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
09:33:14 INFO  : Context for 'APU' is selected.
09:33:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
09:33:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:15 INFO  : Context for 'APU' is selected.
09:33:15 INFO  : Boot mode is read from the target.
09:33:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:16 INFO  : 'set bp_33_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:33:17 INFO  : 'con -block -timeout 60' command is executed.
09:33:17 INFO  : 'bpremove $bp_33_16_fsbl_bp' command is executed.
09:33:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:33:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
09:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_33_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:33:20 INFO  : 'con' command is executed.
09:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:33:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
09:34:10 INFO  : Disconnected from the channel tcfchan#1.
09:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
09:34:16 INFO  : 'jtag frequency' command is executed.
09:34:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:34:16 INFO  : Context for 'APU' is selected.
09:34:17 INFO  : System reset is completed.
09:34:20 INFO  : 'after 3000' command is executed.
09:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
09:34:25 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
09:34:25 INFO  : Context for 'APU' is selected.
09:34:38 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
09:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:38 INFO  : Context for 'APU' is selected.
09:34:38 INFO  : Boot mode is read from the target.
09:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:39 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:39 INFO  : 'set bp_34_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:34:39 INFO  : 'con -block -timeout 60' command is executed.
09:34:39 INFO  : 'bpremove $bp_34_39_fsbl_bp' command is executed.
09:34:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:34:42 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
09:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_34_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:34:42 INFO  : 'con' command is executed.
09:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:34:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
09:39:18 INFO  : No changes in MSS file content so sources will not be generated.
09:50:01 INFO  : No changes in MSS file content so sources will not be generated.
09:50:05 INFO  : Disconnected from the channel tcfchan#2.
09:50:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
09:50:20 INFO  : XSCT server has started successfully.
09:50:20 INFO  : Successfully done setting XSCT server connection channel  
09:50:20 INFO  : plnx-install-location is set to ''
09:50:20 INFO  : Successfully done setting workspace for the tool. 
09:50:20 INFO  : Successfully done query RDI_DATADIR 
09:50:21 INFO  : Platform repository initialization has completed.
09:50:22 INFO  : Registering command handlers for Vitis TCF services
09:50:51 INFO  : No changes in MSS file content so sources will not be generated.
09:56:46 INFO  : No changes in MSS file content so sources will not be generated.
09:57:46 INFO  : No changes in MSS file content so sources will not be generated.
09:58:18 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

09:59:18 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
09:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
09:59:21 INFO  : 'jtag frequency' command is executed.
09:59:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:59:21 INFO  : Context for 'APU' is selected.
09:59:22 INFO  : System reset is completed.
09:59:25 INFO  : 'after 3000' command is executed.
09:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
09:59:30 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
09:59:30 INFO  : Context for 'APU' is selected.
09:59:30 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
09:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:30 INFO  : Context for 'APU' is selected.
09:59:30 INFO  : Boot mode is read from the target.
09:59:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:59:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:59:31 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:59:31 INFO  : 'set bp_59_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:59:32 INFO  : 'con -block -timeout 60' command is executed.
09:59:32 INFO  : 'bpremove $bp_59_31_fsbl_bp' command is executed.
09:59:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:59:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:59:35 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
09:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_59_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:59:35 INFO  : 'con' command is executed.
09:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:59:35 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
10:04:12 INFO  : Disconnected from the channel tcfchan#1.
10:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:04:20 INFO  : 'jtag frequency' command is executed.
10:04:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:04:20 INFO  : Context for 'APU' is selected.
10:04:21 INFO  : System reset is completed.
10:04:24 INFO  : 'after 3000' command is executed.
10:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:04:28 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:04:28 INFO  : Context for 'APU' is selected.
10:04:28 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:28 INFO  : Context for 'APU' is selected.
10:04:28 INFO  : Boot mode is read from the target.
10:04:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:04:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:04:29 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:04:29 INFO  : 'set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:04:31 INFO  : 'con -block -timeout 60' command is executed.
10:04:31 INFO  : 'bpremove $bp_4_29_fsbl_bp' command is executed.
10:04:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:04:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:04:33 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:04:33 INFO  : 'con' command is executed.
10:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:04:33 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:10:00 INFO  : Disconnected from the channel tcfchan#2.
10:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:10:07 INFO  : 'jtag frequency' command is executed.
10:10:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:10:07 INFO  : Context for 'APU' is selected.
10:10:07 INFO  : System reset is completed.
10:10:10 INFO  : 'after 3000' command is executed.
10:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:10:15 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:10:15 INFO  : Context for 'APU' is selected.
10:10:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:15 INFO  : Context for 'APU' is selected.
10:10:15 INFO  : Boot mode is read from the target.
10:10:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:16 INFO  : 'set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:10:17 INFO  : 'con -block -timeout 60' command is executed.
10:10:17 INFO  : 'bpremove $bp_10_16_fsbl_bp' command is executed.
10:10:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:10:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:10:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:10:20 INFO  : 'con' command is executed.
10:10:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:10:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:12:12 INFO  : Disconnected from the channel tcfchan#3.
10:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:12:21 INFO  : 'jtag frequency' command is executed.
10:12:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:12:21 INFO  : Context for 'APU' is selected.
10:12:21 INFO  : System reset is completed.
10:12:24 INFO  : 'after 3000' command is executed.
10:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:12:29 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:12:29 INFO  : Context for 'APU' is selected.
10:12:29 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:29 INFO  : Context for 'APU' is selected.
10:12:29 INFO  : Boot mode is read from the target.
10:12:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:12:30 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:12:30 INFO  : 'set bp_12_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:12:31 INFO  : 'con -block -timeout 60' command is executed.
10:12:31 INFO  : 'bpremove $bp_12_30_fsbl_bp' command is executed.
10:12:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:12:34 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_12_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:12:34 INFO  : 'con' command is executed.
10:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:12:34 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:18:39 INFO  : Disconnected from the channel tcfchan#4.
10:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:18:46 INFO  : 'jtag frequency' command is executed.
10:18:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:18:46 INFO  : Context for 'APU' is selected.
10:18:46 INFO  : System reset is completed.
10:18:49 INFO  : 'after 3000' command is executed.
10:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:18:54 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:18:54 INFO  : Context for 'APU' is selected.
10:18:54 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:54 INFO  : Context for 'APU' is selected.
10:18:54 INFO  : Boot mode is read from the target.
10:18:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:55 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:55 INFO  : 'set bp_18_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:18:56 INFO  : 'con -block -timeout 60' command is executed.
10:18:56 INFO  : 'bpremove $bp_18_55_fsbl_bp' command is executed.
10:18:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:59 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_18_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:59 INFO  : 'con' command is executed.
10:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:18:59 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:22:42 INFO  : No changes in MSS file content so sources will not be generated.
10:23:16 INFO  : Disconnected from the channel tcfchan#5.
10:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:24:06 INFO  : 'jtag frequency' command is executed.
10:24:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:24:06 INFO  : Context for 'APU' is selected.
10:24:06 INFO  : System reset is completed.
10:24:09 INFO  : 'after 3000' command is executed.
10:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:24:14 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:24:14 INFO  : Context for 'APU' is selected.
10:24:14 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:14 INFO  : Context for 'APU' is selected.
10:24:14 INFO  : Boot mode is read from the target.
10:24:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:15 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:15 INFO  : 'set bp_24_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:24:15 INFO  : 'con -block -timeout 60' command is executed.
10:24:15 INFO  : 'bpremove $bp_24_15_fsbl_bp' command is executed.
10:24:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_24_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:18 INFO  : 'con' command is executed.
10:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:24:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:27:04 INFO  : Disconnected from the channel tcfchan#6.
10:27:42 INFO  : Result from executing command 'getProjects': top;top_1
10:27:42 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
10:27:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:27:53 INFO  : 'jtag frequency' command is executed.
10:27:53 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:27:53 INFO  : Context for 'APU' is selected.
10:27:54 INFO  : System reset is completed.
10:27:57 INFO  : 'after 3000' command is executed.
10:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:28:01 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:28:01 INFO  : Context for 'APU' is selected.
10:28:01 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:01 INFO  : Context for 'APU' is selected.
10:28:02 INFO  : Boot mode is read from the target.
10:28:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:28:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:28:02 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:28:02 INFO  : 'set bp_28_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:28:04 INFO  : 'con -block -timeout 60' command is executed.
10:28:04 INFO  : 'bpremove $bp_28_2_fsbl_bp' command is executed.
10:28:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:28:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:28:06 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_28_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:28:06 INFO  : 'con' command is executed.
10:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:28:06 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:28:59 INFO  : Disconnected from the channel tcfchan#8.
10:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:29:07 INFO  : 'jtag frequency' command is executed.
10:29:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:29:07 INFO  : Context for 'APU' is selected.
10:29:07 INFO  : System reset is completed.
10:29:10 INFO  : 'after 3000' command is executed.
10:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:29:15 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:29:15 INFO  : Context for 'APU' is selected.
10:29:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:15 INFO  : Context for 'APU' is selected.
10:29:15 INFO  : Boot mode is read from the target.
10:29:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:29:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:29:16 INFO  : 'set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:29:17 INFO  : 'con -block -timeout 60' command is executed.
10:29:17 INFO  : 'bpremove $bp_29_16_fsbl_bp' command is executed.
10:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:29:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:20 INFO  : 'con' command is executed.
10:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:29:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:30:49 INFO  : Disconnected from the channel tcfchan#9.
10:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:30:57 INFO  : 'jtag frequency' command is executed.
10:30:57 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:30:57 INFO  : Context for 'APU' is selected.
10:30:57 INFO  : System reset is completed.
10:31:00 INFO  : 'after 3000' command is executed.
10:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:31:05 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:31:05 INFO  : Context for 'APU' is selected.
10:31:05 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:05 INFO  : Context for 'APU' is selected.
10:31:05 INFO  : Boot mode is read from the target.
10:31:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:06 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:06 INFO  : 'set bp_31_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:07 INFO  : 'con -block -timeout 60' command is executed.
10:31:07 INFO  : 'bpremove $bp_31_6_fsbl_bp' command is executed.
10:31:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:10 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_31_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:10 INFO  : 'con' command is executed.
10:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:31:10 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:34:58 INFO  : Disconnected from the channel tcfchan#10.
10:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:35:05 INFO  : 'jtag frequency' command is executed.
10:35:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:35:05 INFO  : Context for 'APU' is selected.
10:35:06 INFO  : System reset is completed.
10:35:09 INFO  : 'after 3000' command is executed.
10:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:35:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:35:13 INFO  : Context for 'APU' is selected.
10:35:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:13 INFO  : Context for 'APU' is selected.
10:35:13 INFO  : Boot mode is read from the target.
10:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:14 INFO  : 'set bp_35_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:35:15 INFO  : 'con -block -timeout 60' command is executed.
10:35:15 INFO  : 'bpremove $bp_35_14_fsbl_bp' command is executed.
10:35:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_35_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:18 INFO  : 'con' command is executed.
10:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:35:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:37:00 INFO  : Disconnected from the channel tcfchan#11.
10:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:37:09 INFO  : 'jtag frequency' command is executed.
10:37:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:37:09 INFO  : Context for 'APU' is selected.
10:37:09 INFO  : System reset is completed.
10:37:12 INFO  : 'after 3000' command is executed.
10:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:37:17 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:37:17 INFO  : Context for 'APU' is selected.
10:37:17 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:17 INFO  : Context for 'APU' is selected.
10:37:17 INFO  : Boot mode is read from the target.
10:37:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:18 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:18 INFO  : 'set bp_37_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:37:19 INFO  : 'con -block -timeout 60' command is executed.
10:37:19 INFO  : 'bpremove $bp_37_18_fsbl_bp' command is executed.
10:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:22 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_37_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:22 INFO  : 'con' command is executed.
10:37:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:37:22 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:47:30 INFO  : Result from executing command 'getProjects': top;top_1
10:47:30 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
10:47:31 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:47:40 INFO  : Disconnected from the channel tcfchan#12.
10:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:47:48 INFO  : 'jtag frequency' command is executed.
10:47:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:47:48 INFO  : Context for 'APU' is selected.
10:47:48 INFO  : System reset is completed.
10:47:51 INFO  : 'after 3000' command is executed.
10:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:47:57 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:47:57 INFO  : Context for 'APU' is selected.
10:47:57 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:47:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:57 INFO  : Context for 'APU' is selected.
10:47:57 INFO  : Boot mode is read from the target.
10:47:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:47:58 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:47:58 INFO  : 'set bp_47_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:47:59 INFO  : 'con -block -timeout 60' command is executed.
10:47:59 INFO  : 'bpremove $bp_47_58_fsbl_bp' command is executed.
10:47:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:48:02 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_47_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:02 INFO  : 'con' command is executed.
10:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:48:02 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:53:38 INFO  : Disconnected from the channel tcfchan#14.
10:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:55:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:55:35 INFO  : 'jtag frequency' command is executed.
10:55:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:55:35 INFO  : Context for 'APU' is selected.
10:55:36 INFO  : System reset is completed.
10:55:39 INFO  : 'after 3000' command is executed.
10:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:55:43 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:55:44 INFO  : Context for 'APU' is selected.
10:55:44 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:44 INFO  : Context for 'APU' is selected.
10:55:44 INFO  : Boot mode is read from the target.
10:55:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:45 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:45 INFO  : 'set bp_55_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:55:46 INFO  : 'con -block -timeout 60' command is executed.
10:55:46 INFO  : 'bpremove $bp_55_45_fsbl_bp' command is executed.
10:55:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:55:48 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_55_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:55:49 INFO  : 'con' command is executed.
10:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:55:49 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:56:35 INFO  : Disconnected from the channel tcfchan#15.
10:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:56:42 INFO  : 'jtag frequency' command is executed.
10:56:42 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:56:42 INFO  : Context for 'APU' is selected.
10:56:43 INFO  : System reset is completed.
10:56:46 INFO  : 'after 3000' command is executed.
10:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:56:50 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:56:50 INFO  : Context for 'APU' is selected.
10:56:50 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:56:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:50 INFO  : Context for 'APU' is selected.
10:56:50 INFO  : Boot mode is read from the target.
10:56:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:51 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:56:51 INFO  : 'set bp_56_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:56:53 INFO  : 'con -block -timeout 60' command is executed.
10:56:53 INFO  : 'bpremove $bp_56_51_fsbl_bp' command is executed.
10:56:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:55 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_56_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:55 INFO  : 'con' command is executed.
10:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:56:55 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:57:49 INFO  : Disconnected from the channel tcfchan#16.
10:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:57:58 INFO  : 'jtag frequency' command is executed.
10:57:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:58 INFO  : Context for 'APU' is selected.
10:57:58 INFO  : System reset is completed.
10:58:01 INFO  : 'after 3000' command is executed.
10:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:58:06 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:58:06 INFO  : Context for 'APU' is selected.
10:58:06 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:58:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:06 INFO  : Context for 'APU' is selected.
10:58:06 INFO  : Boot mode is read from the target.
10:58:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:07 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:07 INFO  : 'set bp_58_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:08 INFO  : 'con -block -timeout 60' command is executed.
10:58:08 INFO  : 'bpremove $bp_58_7_fsbl_bp' command is executed.
10:58:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:11 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_58_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:11 INFO  : 'con' command is executed.
10:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:58:11 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:58:58 INFO  : Disconnected from the channel tcfchan#17.
10:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:59:06 INFO  : 'jtag frequency' command is executed.
10:59:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:59:06 INFO  : Context for 'APU' is selected.
10:59:06 INFO  : System reset is completed.
10:59:09 INFO  : 'after 3000' command is executed.
10:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:59:14 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:59:14 INFO  : Context for 'APU' is selected.
10:59:14 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
10:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:14 INFO  : Context for 'APU' is selected.
10:59:14 INFO  : Boot mode is read from the target.
10:59:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:59:15 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:59:15 INFO  : 'set bp_59_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:59:16 INFO  : 'con -block -timeout 60' command is executed.
10:59:16 INFO  : 'bpremove $bp_59_15_fsbl_bp' command is executed.
10:59:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:59:19 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_59_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:59:19 INFO  : 'con' command is executed.
10:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:59:19 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:00:43 INFO  : Disconnected from the channel tcfchan#18.
11:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:09:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:10:58 INFO  : 'jtag frequency' command is executed.
11:10:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:10:58 INFO  : Context for 'APU' is selected.
11:10:59 INFO  : System reset is completed.
11:11:02 INFO  : 'after 3000' command is executed.
11:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:11:06 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:11:06 INFO  : Context for 'APU' is selected.
11:11:06 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
11:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:06 INFO  : Context for 'APU' is selected.
11:11:06 INFO  : Boot mode is read from the target.
11:11:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:07 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:07 INFO  : 'set bp_11_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:11:09 INFO  : 'con -block -timeout 60' command is executed.
11:11:09 INFO  : 'bpremove $bp_11_7_fsbl_bp' command is executed.
11:11:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:11 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_11_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:12 INFO  : 'con' command is executed.
11:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:11:12 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:17:53 INFO  : Disconnected from the channel tcfchan#19.
14:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:49 WARN  : Part name present in the hardware specification 'xczu3eg-sbva484-2-i' doesn't match the one present on the target 'xczu5'.
14:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:36:14 INFO  : 'jtag frequency' command is executed.
14:36:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:36:14 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : System reset is completed.
14:36:18 INFO  : 'after 3000' command is executed.
14:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:36:23 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:36:23 INFO  : Context for 'APU' is selected.
14:36:23 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:23 INFO  : Context for 'APU' is selected.
14:36:23 INFO  : Boot mode is read from the target.
14:36:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:28 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:28 INFO  : 'set bp_36_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:36:28 INFO  : 'con -block -timeout 60' command is executed.
14:36:28 INFO  : 'bpremove $bp_36_28_fsbl_bp' command is executed.
14:36:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:29 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_36_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
----------------End of Script----------------

14:36:29 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:37:16 INFO  : 'jtag frequency' command is executed.
14:37:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:16 INFO  : Context for 'APU' is selected.
14:37:17 INFO  : System reset is completed.
14:37:20 INFO  : 'after 3000' command is executed.
14:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:37:25 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:37:25 INFO  : Context for 'APU' is selected.
14:37:25 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:25 INFO  : Context for 'APU' is selected.
14:37:25 INFO  : Boot mode is read from the target.
14:37:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:26 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:26 INFO  : 'set bp_37_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:27 INFO  : 'con -block -timeout 60' command is executed.
14:37:27 INFO  : 'bpremove $bp_37_26_fsbl_bp' command is executed.
14:37:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_37_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:30 INFO  : 'con' command is executed.
14:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:30 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:38:35 INFO  : Disconnected from the channel tcfchan#20.
14:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:38:42 INFO  : 'jtag frequency' command is executed.
14:38:42 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:42 INFO  : Context for 'APU' is selected.
14:38:42 INFO  : System reset is completed.
14:38:45 INFO  : 'after 3000' command is executed.
14:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:38:50 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:38:50 INFO  : Context for 'APU' is selected.
14:38:50 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:50 INFO  : Context for 'APU' is selected.
14:38:50 INFO  : Boot mode is read from the target.
14:38:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:51 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:51 INFO  : 'set bp_38_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:51 INFO  : 'con -block -timeout 60' command is executed.
14:38:51 INFO  : 'bpremove $bp_38_51_fsbl_bp' command is executed.
14:38:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:54 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_38_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:54 INFO  : 'con' command is executed.
14:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:54 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:41:44 INFO  : No changes in MSS file content so sources will not be generated.
14:42:00 INFO  : Example project xaxidma_example_simple_intr_1 has been created successfully.
14:43:38 INFO  : Result from executing command 'getProjects': top;top_1
14:43:38 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
14:43:39 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_simple_intr_1'...
14:43:56 INFO  : Disconnected from the channel tcfchan#21.
14:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:44:07 INFO  : 'jtag frequency' command is executed.
14:44:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:44:07 INFO  : Context for 'APU' is selected.
14:44:08 INFO  : System reset is completed.
14:44:11 INFO  : 'after 3000' command is executed.
14:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:44:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit"
14:44:16 INFO  : Context for 'APU' is selected.
14:44:16 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:16 INFO  : Context for 'APU' is selected.
14:44:16 INFO  : Boot mode is read from the target.
14:44:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:44:17 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:44:17 INFO  : 'set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:44:18 INFO  : 'con -block -timeout 60' command is executed.
14:44:18 INFO  : 'bpremove $bp_44_17_fsbl_bp' command is executed.
14:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:44:19 INFO  : The application 'D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:44:19 INFO  : 'con' command is executed.
14:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:44:19 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xaxidma_example_simple_intr_1_system\_ide\scripts\debugger_xaxidma_example_simple_intr_1-default.tcl'
14:45:49 INFO  : Disconnected from the channel tcfchan#23.
14:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:46:08 INFO  : 'jtag frequency' command is executed.
14:46:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:46:08 INFO  : Context for 'APU' is selected.
14:46:09 INFO  : System reset is completed.
14:46:12 INFO  : 'after 3000' command is executed.
14:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:46:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit"
14:46:16 INFO  : Context for 'APU' is selected.
14:46:16 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:16 INFO  : Context for 'APU' is selected.
14:46:17 INFO  : Boot mode is read from the target.
14:46:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:17 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:17 INFO  : 'set bp_46_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:46:19 INFO  : 'con -block -timeout 60' command is executed.
14:46:19 INFO  : 'bpremove $bp_46_17_fsbl_bp' command is executed.
14:46:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:20 INFO  : The application 'D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_46_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:20 INFO  : 'con' command is executed.
14:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:46:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xaxidma_example_simple_intr_1_system\_ide\scripts\debugger_xaxidma_example_simple_intr_1-default.tcl'
14:48:06 INFO  : Disconnected from the channel tcfchan#24.
14:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:48:16 INFO  : 'jtag frequency' command is executed.
14:48:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:48:16 INFO  : Context for 'APU' is selected.
14:48:17 INFO  : System reset is completed.
14:48:20 INFO  : 'after 3000' command is executed.
14:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:48:25 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit"
14:48:25 INFO  : Context for 'APU' is selected.
14:48:25 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:25 INFO  : Context for 'APU' is selected.
14:48:25 INFO  : Boot mode is read from the target.
14:48:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:26 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:26 INFO  : 'set bp_48_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:48:27 INFO  : 'con -block -timeout 60' command is executed.
14:48:27 INFO  : 'bpremove $bp_48_26_fsbl_bp' command is executed.
14:48:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:28 INFO  : The application 'D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_48_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:28 INFO  : 'con' command is executed.
14:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:48:28 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xaxidma_example_simple_intr_1_system\_ide\scripts\debugger_xaxidma_example_simple_intr_1-default.tcl'
14:49:40 INFO  : Disconnected from the channel tcfchan#25.
14:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:49:55 INFO  : 'jtag frequency' command is executed.
14:49:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:49:55 INFO  : Context for 'APU' is selected.
14:49:55 INFO  : System reset is completed.
14:49:58 INFO  : 'after 3000' command is executed.
14:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:50:03 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit"
14:50:03 INFO  : Context for 'APU' is selected.
14:50:03 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
14:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:03 INFO  : Context for 'APU' is selected.
14:50:03 INFO  : Boot mode is read from the target.
14:50:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:04 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:04 INFO  : 'set bp_50_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:05 INFO  : 'con -block -timeout 60' command is executed.
14:50:05 INFO  : 'bpremove $bp_50_4_fsbl_bp' command is executed.
14:50:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:06 INFO  : The application 'D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_50_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xaxidma_example_simple_intr_1/Debug/xaxidma_example_simple_intr_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:07 INFO  : 'con' command is executed.
14:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:50:07 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xaxidma_example_simple_intr_1_system\_ide\scripts\debugger_xaxidma_example_simple_intr_1-default.tcl'
15:02:31 INFO  : Disconnected from the channel tcfchan#26.
15:04:59 INFO  : Result from executing command 'getProjects': top;top_1
15:04:59 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:04:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_udp_proj'...
15:07:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:07:17 INFO  : 'jtag frequency' command is executed.
15:07:17 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:07:17 INFO  : Context for 'APU' is selected.
15:07:17 INFO  : System reset is completed.
15:07:20 INFO  : 'after 3000' command is executed.
15:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:07:25 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Boot mode is read from the target.
15:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:26 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:26 INFO  : 'set bp_7_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:07:27 INFO  : 'con -block -timeout 60' command is executed.
15:07:27 INFO  : 'bpremove $bp_7_26_fsbl_bp' command is executed.
15:07:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:30 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_7_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:30 INFO  : 'con' command is executed.
15:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:07:30 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:13:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:13:43 INFO  : Disconnected from the channel tcfchan#28.
15:16:43 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:16:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:16:52 INFO  : 'jtag frequency' command is executed.
15:16:52 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:16:52 INFO  : Context for 'APU' is selected.
15:16:52 INFO  : System reset is completed.
15:16:55 INFO  : 'after 3000' command is executed.
15:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:17:00 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:17:00 INFO  : Context for 'APU' is selected.
15:17:00 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:00 INFO  : Context for 'APU' is selected.
15:17:00 INFO  : Boot mode is read from the target.
15:17:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:01 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:01 INFO  : 'set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:17:01 INFO  : 'con -block -timeout 60' command is executed.
15:17:01 INFO  : 'bpremove $bp_17_1_fsbl_bp' command is executed.
15:17:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:04 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:04 INFO  : 'con' command is executed.
15:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:17:04 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:18:14 INFO  : Disconnected from the channel tcfchan#29.
15:18:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:18:36 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:18:45 INFO  : 'jtag frequency' command is executed.
15:18:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:18:45 INFO  : Context for 'APU' is selected.
15:18:45 INFO  : System reset is completed.
15:18:48 INFO  : 'after 3000' command is executed.
15:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:18:53 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:18:53 INFO  : Context for 'APU' is selected.
15:18:53 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:53 INFO  : Context for 'APU' is selected.
15:18:53 INFO  : Boot mode is read from the target.
15:18:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:54 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:54 INFO  : 'set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:55 INFO  : 'con -block -timeout 60' command is executed.
15:18:55 INFO  : 'bpremove $bp_18_54_fsbl_bp' command is executed.
15:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:58 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:58 INFO  : 'con' command is executed.
15:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:58 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:20:18 INFO  : Disconnected from the channel tcfchan#30.
15:20:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:20:26 INFO  : 'jtag frequency' command is executed.
15:20:26 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:20:26 INFO  : Context for 'APU' is selected.
15:20:27 INFO  : System reset is completed.
15:20:30 INFO  : 'after 3000' command is executed.
15:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:20:34 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:20:35 INFO  : Context for 'APU' is selected.
15:20:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:35 INFO  : Context for 'APU' is selected.
15:20:35 INFO  : Boot mode is read from the target.
15:20:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:35 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:36 INFO  : 'set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:20:37 INFO  : 'con -block -timeout 60' command is executed.
15:20:37 INFO  : 'bpremove $bp_20_35_fsbl_bp' command is executed.
15:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:39 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:39 INFO  : 'con' command is executed.
15:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:20:39 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:22:01 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:22:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:22:33 INFO  : Disconnected from the channel tcfchan#31.
15:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:22:39 INFO  : 'jtag frequency' command is executed.
15:22:39 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:39 INFO  : Context for 'APU' is selected.
15:22:39 INFO  : System reset is completed.
15:22:42 INFO  : 'after 3000' command is executed.
15:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:22:47 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:22:47 INFO  : Context for 'APU' is selected.
15:22:47 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:47 INFO  : Context for 'APU' is selected.
15:22:47 INFO  : Boot mode is read from the target.
15:22:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:48 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:48 INFO  : 'set bp_22_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:48 INFO  : 'con -block -timeout 60' command is executed.
15:22:48 INFO  : 'bpremove $bp_22_48_fsbl_bp' command is executed.
15:22:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:51 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_22_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:51 INFO  : 'con' command is executed.
15:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:51 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:23:33 INFO  : Disconnected from the channel tcfchan#32.
15:24:02 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:24:10 INFO  : 'jtag frequency' command is executed.
15:24:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:10 INFO  : Context for 'APU' is selected.
15:24:10 INFO  : System reset is completed.
15:24:13 INFO  : 'after 3000' command is executed.
15:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:24:18 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:24:18 INFO  : Context for 'APU' is selected.
15:24:18 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:18 INFO  : Context for 'APU' is selected.
15:24:18 INFO  : Boot mode is read from the target.
15:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:19 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:19 INFO  : 'set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:20 INFO  : 'con -block -timeout 60' command is executed.
15:24:20 INFO  : 'bpremove $bp_24_19_fsbl_bp' command is executed.
15:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:23 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_24_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:23 INFO  : 'con' command is executed.
15:24:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:24:23 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:30:33 INFO  : Disconnected from the channel tcfchan#33.
15:30:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:31:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:31:13 INFO  : 'jtag frequency' command is executed.
15:31:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:13 INFO  : Context for 'APU' is selected.
15:31:13 INFO  : System reset is completed.
15:31:16 INFO  : 'after 3000' command is executed.
15:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:31:21 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:31:21 INFO  : Context for 'APU' is selected.
15:31:21 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:21 INFO  : Context for 'APU' is selected.
15:31:21 INFO  : Boot mode is read from the target.
15:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:22 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:23 INFO  : 'set bp_31_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:24 INFO  : 'con -block -timeout 60' command is executed.
15:31:24 INFO  : 'bpremove $bp_31_22_fsbl_bp' command is executed.
15:31:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:26 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_31_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:27 INFO  : 'con' command is executed.
15:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:27 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:31:52 INFO  : Disconnected from the channel tcfchan#34.
15:33:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:33:44 INFO  : 'jtag frequency' command is executed.
15:33:44 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:44 INFO  : Context for 'APU' is selected.
15:33:45 INFO  : System reset is completed.
15:33:48 INFO  : 'after 3000' command is executed.
15:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:33:52 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:33:53 INFO  : Context for 'APU' is selected.
15:33:53 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:53 INFO  : Context for 'APU' is selected.
15:33:53 INFO  : Boot mode is read from the target.
15:33:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:54 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:54 INFO  : 'set bp_33_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:54 INFO  : 'con -block -timeout 60' command is executed.
15:33:54 INFO  : 'bpremove $bp_33_54_fsbl_bp' command is executed.
15:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:57 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_33_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:57 INFO  : 'con' command is executed.
15:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:57 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:35:52 INFO  : Disconnected from the channel tcfchan#35.
15:35:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:36:01 INFO  : 'jtag frequency' command is executed.
15:36:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:01 INFO  : Context for 'APU' is selected.
15:36:02 INFO  : System reset is completed.
15:36:05 INFO  : 'after 3000' command is executed.
15:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:36:09 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:36:10 INFO  : Context for 'APU' is selected.
15:36:10 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:10 INFO  : Context for 'APU' is selected.
15:36:10 INFO  : Boot mode is read from the target.
15:36:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:11 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:11 INFO  : 'set bp_36_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:12 INFO  : 'con -block -timeout 60' command is executed.
15:36:12 INFO  : 'bpremove $bp_36_11_fsbl_bp' command is executed.
15:36:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:14 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_36_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:15 INFO  : 'con' command is executed.
15:36:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:15 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:37:06 INFO  : Disconnected from the channel tcfchan#36.
15:37:23 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:37:30 INFO  : 'jtag frequency' command is executed.
15:37:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:31 INFO  : Context for 'APU' is selected.
15:37:31 INFO  : System reset is completed.
15:37:34 INFO  : 'after 3000' command is executed.
15:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:37:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:37:39 INFO  : Context for 'APU' is selected.
15:37:39 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:39 INFO  : Context for 'APU' is selected.
15:37:39 INFO  : Boot mode is read from the target.
15:37:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:40 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:40 INFO  : 'set bp_37_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:37:41 INFO  : 'con -block -timeout 60' command is executed.
15:37:41 INFO  : 'bpremove $bp_37_40_fsbl_bp' command is executed.
15:37:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:44 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_37_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:44 INFO  : 'con' command is executed.
15:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:44 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:37:51 INFO  : Disconnected from the channel tcfchan#37.
15:38:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : System reset is completed.
15:38:40 INFO  : 'after 3000' command is executed.
15:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:38:45 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:38:45 INFO  : Context for 'APU' is selected.
15:38:45 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:45 INFO  : Context for 'APU' is selected.
15:38:45 INFO  : Boot mode is read from the target.
15:38:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:46 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:46 INFO  : 'set bp_38_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:47 INFO  : 'con -block -timeout 60' command is executed.
15:38:47 INFO  : 'bpremove $bp_38_46_fsbl_bp' command is executed.
15:38:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:50 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_38_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:50 INFO  : 'con' command is executed.
15:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:50 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:39:29 INFO  : Disconnected from the channel tcfchan#38.
15:39:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:39:58 INFO  : 'jtag frequency' command is executed.
15:39:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:39:58 INFO  : Context for 'APU' is selected.
15:39:58 INFO  : System reset is completed.
15:40:01 INFO  : 'after 3000' command is executed.
15:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:40:06 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:40:06 INFO  : Context for 'APU' is selected.
15:40:06 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:06 INFO  : Context for 'APU' is selected.
15:40:06 INFO  : Boot mode is read from the target.
15:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:07 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:07 INFO  : 'set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:08 INFO  : 'con -block -timeout 60' command is executed.
15:40:08 INFO  : 'bpremove $bp_40_7_fsbl_bp' command is executed.
15:40:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:11 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:11 INFO  : 'con' command is executed.
15:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:11 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:40:31 INFO  : Disconnected from the channel tcfchan#39.
15:41:49 INFO  : No changes in MSS file content so sources will not be generated.
15:42:10 INFO  : No changes in MSS file content so sources will not be generated.
15:42:22 ERROR : Failed to execute command 'domain active {test}'. Click on details for more information.
15:42:35 INFO  : No changes in MSS file content so sources will not be generated.
15:43:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
15:43:08 INFO  : XSCT server has started successfully.
15:43:08 INFO  : Successfully done setting XSCT server connection channel  
15:43:09 INFO  : plnx-install-location is set to ''
15:43:09 INFO  : Successfully done setting workspace for the tool. 
15:43:09 INFO  : Successfully done query RDI_DATADIR 
15:43:09 INFO  : Platform repository initialization has completed.
15:43:09 INFO  : Registering command handlers for Vitis TCF services
15:44:13 INFO  : Result from executing command 'getProjects': top;top_1
15:44:13 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:54:32 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:54:44 INFO  : Updating application flags with new BSP settings...
15:54:44 INFO  : Successfully updated application flags for project D3_zu.
15:55:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:55:54 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:56:04 INFO  : 'jtag frequency' command is executed.
15:56:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:04 INFO  : Context for 'APU' is selected.
15:56:04 INFO  : System reset is completed.
15:56:07 INFO  : 'after 3000' command is executed.
15:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:56:12 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:56:12 INFO  : Context for 'APU' is selected.
15:56:12 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:12 INFO  : Context for 'APU' is selected.
15:56:12 INFO  : Boot mode is read from the target.
15:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:13 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:13 INFO  : 'set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:15 INFO  : 'con -block -timeout 60' command is executed.
15:56:15 INFO  : 'bpremove $bp_56_13_fsbl_bp' command is executed.
15:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:17 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_56_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:18 INFO  : 'con' command is executed.
15:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:56:41 INFO  : Disconnected from the channel tcfchan#2.
15:56:54 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:57:02 INFO  : 'jtag frequency' command is executed.
15:57:02 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:02 INFO  : Context for 'APU' is selected.
15:57:02 INFO  : System reset is completed.
15:57:05 INFO  : 'after 3000' command is executed.
15:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:57:10 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:57:10 INFO  : Context for 'APU' is selected.
15:57:10 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
15:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:10 INFO  : Context for 'APU' is selected.
15:57:10 INFO  : Boot mode is read from the target.
15:57:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:11 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:11 INFO  : 'set bp_57_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:57:12 INFO  : 'con -block -timeout 60' command is executed.
15:57:12 INFO  : 'bpremove $bp_57_11_fsbl_bp' command is executed.
15:57:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:15 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_57_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:15 INFO  : 'con' command is executed.
15:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:57:15 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:58:14 INFO  : Disconnected from the channel tcfchan#3.
16:04:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:04:54 INFO  : 'jtag frequency' command is executed.
16:04:54 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:54 INFO  : Context for 'APU' is selected.
16:04:55 INFO  : System reset is completed.
16:04:58 INFO  : 'after 3000' command is executed.
16:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:05:03 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:05:03 INFO  : Context for 'APU' is selected.
16:05:03 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:03 INFO  : Context for 'APU' is selected.
16:05:03 INFO  : Boot mode is read from the target.
16:05:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:04 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:04 INFO  : 'set bp_5_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:05:05 INFO  : 'con -block -timeout 60' command is executed.
16:05:05 INFO  : 'bpremove $bp_5_4_fsbl_bp' command is executed.
16:05:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:08 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_5_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:08 INFO  : 'con' command is executed.
16:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:05:08 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:10:18 INFO  : Disconnected from the channel tcfchan#4.
16:14:28 INFO  : Result from executing command 'getProjects': top;top_1
16:14:28 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
16:14:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:15:07 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:15:14 INFO  : 'jtag frequency' command is executed.
16:15:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:15:14 INFO  : Context for 'APU' is selected.
16:15:14 INFO  : System reset is completed.
16:15:17 INFO  : 'after 3000' command is executed.
16:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:15:22 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:15:22 INFO  : Context for 'APU' is selected.
16:15:22 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:22 INFO  : Context for 'APU' is selected.
16:15:22 INFO  : Boot mode is read from the target.
16:15:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:23 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:23 INFO  : 'set bp_15_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:15:24 INFO  : 'con -block -timeout 60' command is executed.
16:15:24 INFO  : 'bpremove $bp_15_23_fsbl_bp' command is executed.
16:15:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:27 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_15_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:27 INFO  : 'con' command is executed.
16:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:15:27 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:17:24 INFO  : Disconnected from the channel tcfchan#9.
16:30:14 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:30:32 INFO  : 'jtag frequency' command is executed.
16:30:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:32 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : System reset is completed.
16:30:36 INFO  : 'after 3000' command is executed.
16:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:30:41 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:41 INFO  : Context for 'APU' is selected.
16:30:41 INFO  : Boot mode is read from the target.
16:30:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:42 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:42 INFO  : 'set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:43 INFO  : 'con -block -timeout 60' command is executed.
16:30:43 INFO  : 'bpremove $bp_30_42_fsbl_bp' command is executed.
16:30:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:46 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_30_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:46 INFO  : 'con' command is executed.
16:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:46 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:32:26 INFO  : Disconnected from the channel tcfchan#10.
16:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:32:32 INFO  : 'jtag frequency' command is executed.
16:32:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:32 INFO  : Context for 'APU' is selected.
16:32:33 INFO  : System reset is completed.
16:32:36 INFO  : 'after 3000' command is executed.
16:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:32:40 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:32:40 INFO  : Context for 'APU' is selected.
16:32:40 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:41 INFO  : Context for 'APU' is selected.
16:32:41 INFO  : Boot mode is read from the target.
16:32:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:41 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:41 INFO  : 'set bp_32_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:41 INFO  : 'con -block -timeout 60' command is executed.
16:32:42 INFO  : 'bpremove $bp_32_41_fsbl_bp' command is executed.
16:32:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:44 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_32_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:44 INFO  : 'con' command is executed.
16:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:44 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:33:59 INFO  : Disconnected from the channel tcfchan#11.
16:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:34:04 INFO  : 'jtag frequency' command is executed.
16:34:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:05 INFO  : Context for 'APU' is selected.
16:34:05 INFO  : System reset is completed.
16:34:08 INFO  : 'after 3000' command is executed.
16:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:34:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:34:13 INFO  : Context for 'APU' is selected.
16:34:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:13 INFO  : Context for 'APU' is selected.
16:34:13 INFO  : Boot mode is read from the target.
16:34:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:14 INFO  : 'set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:15 INFO  : 'con -block -timeout 60' command is executed.
16:34:15 INFO  : 'bpremove $bp_34_14_fsbl_bp' command is executed.
16:34:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_34_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:18 INFO  : 'con' command is executed.
16:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:42:54 INFO  : Disconnected from the channel tcfchan#12.
16:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:43:15 INFO  : 'jtag frequency' command is executed.
16:43:15 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:43:15 INFO  : Context for 'APU' is selected.
16:43:16 INFO  : System reset is completed.
16:43:19 INFO  : 'after 3000' command is executed.
16:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:43:23 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
16:43:23 INFO  : Context for 'APU' is selected.
16:43:23 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:24 INFO  : Context for 'APU' is selected.
16:43:24 INFO  : Boot mode is read from the target.
16:43:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:25 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:25 INFO  : 'set bp_43_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:43:26 INFO  : 'con -block -timeout 60' command is executed.
16:43:26 INFO  : 'bpremove $bp_43_25_fsbl_bp' command is executed.
16:43:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:27 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_43_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:28 INFO  : 'con' command is executed.
16:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:43:28 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
16:45:27 INFO  : Disconnected from the channel tcfchan#13.
16:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:45:51 INFO  : 'jtag frequency' command is executed.
16:45:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:45:51 INFO  : Context for 'APU' is selected.
16:45:51 INFO  : System reset is completed.
16:45:54 INFO  : 'after 3000' command is executed.
16:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:45:59 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
16:45:59 INFO  : Context for 'APU' is selected.
16:45:59 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:59 INFO  : Context for 'APU' is selected.
16:45:59 INFO  : Boot mode is read from the target.
16:45:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:00 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:00 INFO  : 'set bp_46_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:46:00 INFO  : 'con -block -timeout 60' command is executed.
16:46:00 INFO  : 'bpremove $bp_46_0_fsbl_bp' command is executed.
16:46:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:46:02 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_46_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:46:02 INFO  : 'con' command is executed.
16:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:46:02 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
16:56:27 INFO  : Disconnected from the channel tcfchan#14.
16:56:54 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:57:41 INFO  : 'jtag frequency' command is executed.
16:57:41 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:57:41 INFO  : Context for 'APU' is selected.
16:57:41 INFO  : System reset is completed.
16:57:44 INFO  : 'after 3000' command is executed.
16:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:57:49 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : Boot mode is read from the target.
16:57:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:50 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:50 INFO  : 'set bp_57_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:51 INFO  : 'con -block -timeout 60' command is executed.
16:57:51 INFO  : 'bpremove $bp_57_50_fsbl_bp' command is executed.
16:57:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:53 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_57_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:53 INFO  : 'con' command is executed.
16:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:53 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
16:57:53 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:58:02 INFO  : Disconnected from the channel tcfchan#15.
16:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:58:03 INFO  : 'jtag frequency' command is executed.
16:58:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:03 INFO  : Context for 'APU' is selected.
16:58:04 INFO  : System reset is completed.
16:58:07 INFO  : 'after 3000' command is executed.
16:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:58:12 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
16:58:12 INFO  : Context for 'APU' is selected.
16:58:12 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
16:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:12 INFO  : Context for 'APU' is selected.
16:58:12 INFO  : Boot mode is read from the target.
16:58:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:13 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:13 INFO  : 'set bp_58_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:14 INFO  : 'con -block -timeout 60' command is executed.
16:58:14 INFO  : 'bpremove $bp_58_13_fsbl_bp' command is executed.
16:58:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:15 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_58_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:16 INFO  : 'con' command is executed.
16:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:58:16 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\systemdebugger_xsdps_raw_example_1_system_standalone.tcl'
17:06:37 INFO  : Disconnected from the channel tcfchan#16.
17:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:06:53 INFO  : 'jtag frequency' command is executed.
17:06:53 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:53 INFO  : Context for 'APU' is selected.
17:06:53 INFO  : System reset is completed.
17:06:56 INFO  : 'after 3000' command is executed.
17:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:07:01 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
17:07:01 INFO  : Context for 'APU' is selected.
17:07:01 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
17:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:01 INFO  : Context for 'APU' is selected.
17:07:01 INFO  : Boot mode is read from the target.
17:07:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:02 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:02 INFO  : 'set bp_7_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:07:03 INFO  : 'con -block -timeout 60' command is executed.
17:07:03 INFO  : 'bpremove $bp_7_2_fsbl_bp' command is executed.
17:07:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:05 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_7_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:05 INFO  : 'con' command is executed.
17:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:05 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
17:17:16 INFO  : No changes in MSS file content so sources will not be generated.
17:34:05 INFO  : Disconnected from the channel tcfchan#17.
17:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:34:20 INFO  : 'jtag frequency' command is executed.
17:34:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:20 INFO  : Context for 'APU' is selected.
17:34:20 INFO  : System reset is completed.
17:34:23 INFO  : 'after 3000' command is executed.
17:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:34:28 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
17:34:28 INFO  : Context for 'APU' is selected.
17:34:28 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
17:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:28 INFO  : Context for 'APU' is selected.
17:34:28 INFO  : Boot mode is read from the target.
17:34:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:29 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:29 INFO  : 'set bp_34_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:30 INFO  : 'con -block -timeout 60' command is executed.
17:34:30 INFO  : 'bpremove $bp_34_29_fsbl_bp' command is executed.
17:34:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:33 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_34_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:33 INFO  : 'con' command is executed.
17:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:33 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
17:34:56 INFO  : Disconnected from the channel tcfchan#18.
17:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:35:05 INFO  : 'jtag frequency' command is executed.
17:35:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:35:05 INFO  : Context for 'APU' is selected.
17:35:05 INFO  : System reset is completed.
17:35:08 INFO  : 'after 3000' command is executed.
17:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:35:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
17:35:13 INFO  : Context for 'APU' is selected.
17:35:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
17:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:13 INFO  : Context for 'APU' is selected.
17:35:13 INFO  : Boot mode is read from the target.
17:35:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:14 INFO  : 'set bp_35_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:35:15 INFO  : 'con -block -timeout 60' command is executed.
17:35:15 INFO  : 'bpremove $bp_35_14_fsbl_bp' command is executed.
17:35:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:17 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_35_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:17 INFO  : 'con' command is executed.
17:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:35:17 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
17:43:09 INFO  : Disconnected from the channel tcfchan#19.
17:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:43:46 INFO  : 'jtag frequency' command is executed.
17:43:46 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:43:46 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : System reset is completed.
17:43:50 INFO  : 'after 3000' command is executed.
17:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:43:55 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
17:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:55 INFO  : Context for 'APU' is selected.
17:43:55 INFO  : Boot mode is read from the target.
17:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:56 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:56 INFO  : 'set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:43:57 INFO  : 'con -block -timeout 60' command is executed.
17:43:57 INFO  : 'bpremove $bp_43_56_fsbl_bp' command is executed.
17:43:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:59 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_43_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:59 INFO  : 'con' command is executed.
17:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:43:59 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
17:58:49 INFO  : Result from executing command 'getProjects': top;top_1
17:58:49 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
17:59:00 INFO  : Disconnected from the channel tcfchan#20.
17:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
17:59:14 INFO  : 'jtag frequency' command is executed.
17:59:14 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:59:14 INFO  : Context for 'APU' is selected.
17:59:14 INFO  : System reset is completed.
17:59:17 INFO  : 'after 3000' command is executed.
17:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
17:59:22 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
17:59:22 INFO  : Context for 'APU' is selected.
17:59:22 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
17:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:22 INFO  : Context for 'APU' is selected.
17:59:22 INFO  : Boot mode is read from the target.
17:59:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:23 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:23 INFO  : 'set bp_59_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:59:23 INFO  : 'con -block -timeout 60' command is executed.
17:59:23 INFO  : 'bpremove $bp_59_23_fsbl_bp' command is executed.
17:59:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:25 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_59_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:25 INFO  : 'con' command is executed.
17:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:59:25 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
18:01:58 INFO  : Disconnected from the channel tcfchan#22.
18:02:16 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:02:21 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
18:02:21 INFO  : Updating application flags with new BSP settings...
18:02:21 INFO  : Successfully updated application flags for project xsdps_raw_example_1.
18:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:02:32 INFO  : 'jtag frequency' command is executed.
18:02:32 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:32 INFO  : Context for 'APU' is selected.
18:02:32 INFO  : System reset is completed.
18:02:35 INFO  : 'after 3000' command is executed.
18:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:02:40 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
18:02:40 INFO  : Context for 'APU' is selected.
18:02:40 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:02:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:40 INFO  : Context for 'APU' is selected.
18:02:40 INFO  : Boot mode is read from the target.
18:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:41 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:41 INFO  : 'set bp_2_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:42 INFO  : 'con -block -timeout 60' command is executed.
18:02:42 INFO  : 'bpremove $bp_2_41_fsbl_bp' command is executed.
18:02:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:44 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_2_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:44 INFO  : 'con' command is executed.
18:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:44 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
18:04:21 INFO  : Disconnected from the channel tcfchan#23.
18:05:26 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
18:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:05:34 INFO  : 'jtag frequency' command is executed.
18:05:34 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:05:34 INFO  : Context for 'APU' is selected.
18:05:34 INFO  : System reset is completed.
18:05:37 INFO  : 'after 3000' command is executed.
18:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:05:42 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
18:05:42 INFO  : Context for 'APU' is selected.
18:05:42 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:05:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:42 INFO  : Context for 'APU' is selected.
18:05:42 INFO  : Boot mode is read from the target.
18:05:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:43 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:43 INFO  : 'set bp_5_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:44 INFO  : 'con -block -timeout 60' command is executed.
18:05:44 INFO  : 'bpremove $bp_5_43_fsbl_bp' command is executed.
18:05:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:45 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_5_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:46 INFO  : 'con' command is executed.
18:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:46 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
18:13:28 INFO  : Disconnected from the channel tcfchan#24.
18:19:34 INFO  : Result from executing command 'getProjects': top;top_1
18:19:34 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
18:19:34 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
18:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:20:30 INFO  : 'jtag frequency' command is executed.
18:20:30 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:20:30 INFO  : Context for 'APU' is selected.
18:20:31 INFO  : System reset is completed.
18:20:34 INFO  : 'after 3000' command is executed.
18:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:20:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
18:20:39 INFO  : Context for 'APU' is selected.
18:20:39 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:39 INFO  : Context for 'APU' is selected.
18:20:39 INFO  : Boot mode is read from the target.
18:20:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:20:40 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:20:40 INFO  : 'set bp_20_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:20:41 INFO  : 'con -block -timeout 60' command is executed.
18:20:41 INFO  : 'bpremove $bp_20_40_fsbl_bp' command is executed.
18:20:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:20:42 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_20_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:20:43 INFO  : 'con' command is executed.
18:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:20:43 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
18:28:28 INFO  : Disconnected from the channel tcfchan#26.
18:28:38 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
18:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:28:45 INFO  : 'jtag frequency' command is executed.
18:28:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:28:45 INFO  : Context for 'APU' is selected.
18:28:46 INFO  : System reset is completed.
18:28:49 INFO  : 'after 3000' command is executed.
18:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:28:54 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
18:28:54 INFO  : Context for 'APU' is selected.
18:28:54 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
18:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:54 INFO  : Context for 'APU' is selected.
18:28:54 INFO  : Boot mode is read from the target.
18:28:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:55 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:55 INFO  : 'set bp_28_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:28:55 INFO  : 'con -block -timeout 60' command is executed.
18:28:55 INFO  : 'bpremove $bp_28_55_fsbl_bp' command is executed.
18:28:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:56 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_28_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:57 INFO  : 'con' command is executed.
18:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:28:57 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
19:00:42 INFO  : Disconnected from the channel tcfchan#27.
19:00:50 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
19:01:15 INFO  : 'jtag frequency' command is executed.
19:01:15 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:01:15 INFO  : Context for 'APU' is selected.
19:01:15 INFO  : System reset is completed.
19:01:18 INFO  : 'after 3000' command is executed.
19:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
19:01:23 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
19:01:23 INFO  : Context for 'APU' is selected.
19:01:23 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
19:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:23 INFO  : Context for 'APU' is selected.
19:01:23 INFO  : Boot mode is read from the target.
19:01:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:24 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:24 INFO  : 'set bp_1_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:01:25 INFO  : 'con -block -timeout 60' command is executed.
19:01:25 INFO  : 'bpremove $bp_1_24_fsbl_bp' command is executed.
19:01:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:28 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_1_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:28 INFO  : 'con' command is executed.
19:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:01:28 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
19:03:18 INFO  : Disconnected from the channel tcfchan#28.
19:49:45 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:50:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:50:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:51:29 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
19:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
19:51:49 INFO  : 'jtag frequency' command is executed.
19:51:49 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:51:49 INFO  : Context for 'APU' is selected.
19:51:50 INFO  : System reset is completed.
19:51:53 INFO  : 'after 3000' command is executed.
19:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
19:51:57 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
19:51:58 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
19:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:58 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Boot mode is read from the target.
19:51:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:51:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:51:59 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:51:59 INFO  : 'set bp_51_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:52:00 INFO  : 'con -block -timeout 60' command is executed.
19:52:00 INFO  : 'bpremove $bp_51_59_fsbl_bp' command is executed.
19:52:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:52:02 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
19:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_51_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:02 INFO  : 'con' command is executed.
19:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:52:02 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
19:54:08 INFO  : Disconnected from the channel tcfchan#29.
20:02:15 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:02:44 INFO  : 'jtag frequency' command is executed.
20:02:44 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:02:44 INFO  : Context for 'APU' is selected.
20:02:45 INFO  : System reset is completed.
20:02:48 INFO  : 'after 3000' command is executed.
20:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:02:53 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:02:53 INFO  : Context for 'APU' is selected.
20:02:53 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:53 INFO  : Context for 'APU' is selected.
20:02:53 INFO  : Boot mode is read from the target.
20:02:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:54 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:54 INFO  : 'set bp_2_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:02:55 INFO  : 'con -block -timeout 60' command is executed.
20:02:55 INFO  : 'bpremove $bp_2_54_fsbl_bp' command is executed.
20:02:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:58 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_2_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:58 INFO  : 'con' command is executed.
20:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:02:58 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:05:23 INFO  : Disconnected from the channel tcfchan#30.
20:09:58 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:10:28 INFO  : 'jtag frequency' command is executed.
20:10:28 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:10:28 INFO  : Context for 'APU' is selected.
20:10:29 INFO  : System reset is completed.
20:10:32 INFO  : 'after 3000' command is executed.
20:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:10:37 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:10:37 INFO  : Context for 'APU' is selected.
20:10:37 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:37 INFO  : Context for 'APU' is selected.
20:10:37 INFO  : Boot mode is read from the target.
20:10:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:10:38 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:10:38 INFO  : 'set bp_10_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:10:39 INFO  : 'con -block -timeout 60' command is executed.
20:10:39 INFO  : 'bpremove $bp_10_38_fsbl_bp' command is executed.
20:10:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:10:42 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_10_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:42 INFO  : 'con' command is executed.
20:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:10:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:11:48 INFO  : Disconnected from the channel tcfchan#31.
20:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:11:56 INFO  : 'jtag frequency' command is executed.
20:11:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:11:56 INFO  : Context for 'APU' is selected.
20:11:56 INFO  : System reset is completed.
20:11:59 INFO  : 'after 3000' command is executed.
20:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:12:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:12:04 INFO  : Context for 'APU' is selected.
20:12:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:04 INFO  : Context for 'APU' is selected.
20:12:04 INFO  : Boot mode is read from the target.
20:12:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:05 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:05 INFO  : 'set bp_12_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:12:06 INFO  : 'con -block -timeout 60' command is executed.
20:12:06 INFO  : 'bpremove $bp_12_5_fsbl_bp' command is executed.
20:12:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:09 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_12_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:09 INFO  : 'con' command is executed.
20:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:12:09 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:13:45 INFO  : Disconnected from the channel tcfchan#32.
20:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:13:50 INFO  : 'jtag frequency' command is executed.
20:13:50 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:13:50 INFO  : Context for 'APU' is selected.
20:13:51 INFO  : System reset is completed.
20:13:54 INFO  : 'after 3000' command is executed.
20:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:13:59 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:13:59 INFO  : Context for 'APU' is selected.
20:13:59 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:59 INFO  : Context for 'APU' is selected.
20:13:59 INFO  : Boot mode is read from the target.
20:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:00 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:00 INFO  : 'set bp_14_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:14:01 INFO  : 'con -block -timeout 60' command is executed.
20:14:01 INFO  : 'bpremove $bp_14_0_fsbl_bp' command is executed.
20:14:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:03 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_14_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:03 INFO  : 'con' command is executed.
20:14:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:14:03 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:15:18 INFO  : Disconnected from the channel tcfchan#33.
20:15:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:15:26 INFO  : 'jtag frequency' command is executed.
20:15:26 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:15:26 INFO  : Context for 'APU' is selected.
20:15:27 INFO  : System reset is completed.
20:15:30 INFO  : 'after 3000' command is executed.
20:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:15:34 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:15:34 INFO  : Context for 'APU' is selected.
20:15:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa'.
20:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:35 INFO  : Context for 'APU' is selected.
20:15:35 INFO  : Boot mode is read from the target.
20:15:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:35 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:36 INFO  : 'set bp_15_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:15:36 INFO  : 'con -block -timeout 60' command is executed.
20:15:36 INFO  : 'bpremove $bp_15_35_fsbl_bp' command is executed.
20:15:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:38 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top_v02.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_15_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:38 INFO  : 'con' command is executed.
20:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:15:38 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:16:57 INFO  : Disconnected from the channel tcfchan#34.
20:42:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
20:42:10 INFO  : XSCT server has started successfully.
20:42:10 INFO  : plnx-install-location is set to ''
20:42:10 INFO  : Successfully done setting XSCT server connection channel  
20:42:10 INFO  : Successfully done query RDI_DATADIR 
20:42:10 INFO  : Successfully done setting workspace for the tool. 
20:42:10 INFO  : Platform repository initialization has completed.
20:42:10 INFO  : Registering command handlers for Vitis TCF services
20:44:50 INFO  : Hardware specification for platform project 'top' is updated.
20:46:12 INFO  : Result from executing command 'getProjects': top;top_1
20:46:12 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
20:46:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:47:21 INFO  : Updating application flags with new BSP settings...
20:47:21 INFO  : Successfully updated application flags for project D3_zu.
20:47:25 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:47:25 INFO  : The hardware specification used by project 'D3_zu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:47:25 INFO  : The file 'D:\code\2Wproject\D3project\D3_zu\_ide\bitstream\top.bit' stored in project is removed.
20:47:25 INFO  : The updated bitstream files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_zu\_ide\bitstream' in project 'D3_zu'.
20:47:25 INFO  : The file 'D:\code\2Wproject\D3project\D3_zu\_ide\psinit\psu_init.tcl' stored in project is removed.
20:47:26 INFO  : The updated ps init files are copied from platform to folder 'D:\code\2Wproject\D3project\D3_zu\_ide\psinit' in project 'D3_zu'.
20:54:29 INFO  : No changes in MSS file content so sources will not be generated.
20:54:58 INFO  : No changes in MSS file content so sources will not be generated.
20:55:54 INFO  : Result from executing command 'getProjects': top;top_1
20:55:54 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
20:57:05 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:11:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
21:11:28 INFO  : XSCT server has started successfully.
21:11:28 INFO  : plnx-install-location is set to ''
21:11:28 INFO  : Successfully done setting XSCT server connection channel  
21:11:28 INFO  : Successfully done setting workspace for the tool. 
21:11:30 INFO  : Successfully done query RDI_DATADIR 
21:11:30 INFO  : Platform repository initialization has completed.
21:11:30 INFO  : Registering command handlers for Vitis TCF services
21:11:45 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:13:19 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:14:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
21:14:24 INFO  : 'jtag frequency' command is executed.
21:14:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:14:24 INFO  : Context for 'APU' is selected.
21:14:25 INFO  : System reset is completed.
21:14:28 INFO  : 'after 3000' command is executed.
21:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
21:14:32 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
21:14:33 INFO  : Context for 'APU' is selected.
21:14:33 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
21:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:33 INFO  : Context for 'APU' is selected.
21:14:33 INFO  : Boot mode is read from the target.
21:14:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:14:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:14:34 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:14:34 INFO  : 'set bp_14_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:14:38 INFO  : 'con -block -timeout 60' command is executed.
21:14:38 INFO  : 'bpremove $bp_14_34_fsbl_bp' command is executed.
21:14:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:14:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:14:41 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
21:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_14_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:14:41 INFO  : 'con' command is executed.
21:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:14:41 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
09:20:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
09:20:48 INFO  : Platform repository initialization has completed.
09:20:49 INFO  : Registering command handlers for Vitis TCF services
09:20:49 INFO  : XSCT server has started successfully.
09:20:53 INFO  : plnx-install-location is set to ''
09:20:53 INFO  : Successfully done setting XSCT server connection channel  
09:20:53 INFO  : Successfully done query RDI_DATADIR 
09:20:53 INFO  : Successfully done setting workspace for the tool. 
15:33:10 INFO  : Result from executing command 'getProjects': top;top_1
15:33:10 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:33:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:34:22 INFO  : No changes in MSS file content so sources will not be generated.
15:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:34:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:35:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:35:35 INFO  : 'jtag frequency' command is executed.
15:35:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:35 INFO  : Context for 'APU' is selected.
15:35:36 INFO  : System reset is completed.
15:35:39 INFO  : 'after 3000' command is executed.
15:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:35:44 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:35:44 INFO  : Context for 'APU' is selected.
15:35:44 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
15:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:44 INFO  : Context for 'APU' is selected.
15:35:44 INFO  : Boot mode is read from the target.
15:35:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:45 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:45 INFO  : 'set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:35:49 INFO  : 'con -block -timeout 60' command is executed.
15:35:49 INFO  : 'bpremove $bp_35_45_fsbl_bp' command is executed.
15:35:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:51 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:51 INFO  : 'con' command is executed.
15:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:51 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:39:19 INFO  : Disconnected from the channel tcfchan#2.
15:39:36 INFO  : Result from executing command 'getProjects': top;top_1
15:39:36 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:40:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:40:31 INFO  : 'jtag frequency' command is executed.
15:40:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:31 INFO  : Context for 'APU' is selected.
15:40:31 INFO  : System reset is completed.
15:40:34 INFO  : 'after 3000' command is executed.
15:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:40:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:40:39 INFO  : Context for 'APU' is selected.
15:40:39 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
15:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:39 INFO  : Context for 'APU' is selected.
15:40:39 INFO  : Boot mode is read from the target.
15:40:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:40 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:40 INFO  : 'set bp_40_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:43 INFO  : 'con -block -timeout 60' command is executed.
15:40:43 INFO  : 'bpremove $bp_40_40_fsbl_bp' command is executed.
15:40:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:46 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_40_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:46 INFO  : 'con' command is executed.
15:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:46 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:30:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:31:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:32:02 INFO  : Disconnected from the channel tcfchan#4.
16:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:32:07 INFO  : 'jtag frequency' command is executed.
16:32:07 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:07 INFO  : Context for 'APU' is selected.
16:32:07 INFO  : System reset is completed.
16:32:10 INFO  : 'after 3000' command is executed.
16:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:32:15 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:32:15 INFO  : Context for 'APU' is selected.
16:32:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
16:32:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:15 INFO  : Context for 'APU' is selected.
16:32:15 INFO  : Boot mode is read from the target.
16:32:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:16 INFO  : 'set bp_32_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:19 INFO  : 'con -block -timeout 60' command is executed.
16:32:19 INFO  : 'bpremove $bp_32_16_fsbl_bp' command is executed.
16:32:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:22 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_32_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:22 INFO  : 'con' command is executed.
16:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:22 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:33:03 INFO  : Disconnected from the channel tcfchan#5.
16:33:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:33:51 INFO  : 'jtag frequency' command is executed.
16:33:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:33:51 INFO  : Context for 'APU' is selected.
16:33:52 INFO  : System reset is completed.
16:33:55 INFO  : 'after 3000' command is executed.
16:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:33:59 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:33:59 INFO  : Context for 'APU' is selected.
16:33:59 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
16:33:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:59 INFO  : Context for 'APU' is selected.
16:33:59 INFO  : Boot mode is read from the target.
16:33:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:00 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:00 INFO  : 'set bp_34_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:05 INFO  : 'con -block -timeout 60' command is executed.
16:34:05 INFO  : 'bpremove $bp_34_0_fsbl_bp' command is executed.
16:34:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:07 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_34_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:07 INFO  : 'con' command is executed.
16:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:07 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:38:56 INFO  : Disconnected from the channel tcfchan#6.
16:38:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:39:04 INFO  : 'jtag frequency' command is executed.
16:39:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:39:04 INFO  : Context for 'APU' is selected.
16:39:04 INFO  : System reset is completed.
16:39:07 INFO  : 'after 3000' command is executed.
16:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:39:12 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:39:12 INFO  : Context for 'APU' is selected.
16:39:12 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
16:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:12 INFO  : Context for 'APU' is selected.
16:39:12 INFO  : Boot mode is read from the target.
16:39:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:13 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:13 INFO  : 'set bp_39_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:39:15 INFO  : 'con -block -timeout 60' command is executed.
16:39:15 INFO  : 'bpremove $bp_39_13_fsbl_bp' command is executed.
16:39:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:17 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_39_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:18 INFO  : 'con' command is executed.
16:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:39:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:50:00 INFO  : Disconnected from the channel tcfchan#7.
16:50:03 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:50:24 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:53:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:54:49 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:54:56 INFO  : 'jtag frequency' command is executed.
16:54:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:54:56 INFO  : Context for 'APU' is selected.
16:54:56 INFO  : System reset is completed.
16:54:59 INFO  : 'after 3000' command is executed.
16:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:55:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:55:04 INFO  : Context for 'APU' is selected.
16:55:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
16:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:04 INFO  : Context for 'APU' is selected.
16:55:04 INFO  : Boot mode is read from the target.
16:55:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:05 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:05 INFO  : 'set bp_55_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:55:07 INFO  : 'con -block -timeout 60' command is executed.
16:55:07 INFO  : 'bpremove $bp_55_5_fsbl_bp' command is executed.
16:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:10 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_55_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:10 INFO  : 'con' command is executed.
16:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:55:10 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
17:50:12 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:50:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:14:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:16:19 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:17:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:17:34 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:18:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:18:13 INFO  : Disconnected from the channel tcfchan#8.
18:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:18:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:18:44 INFO  : 'jtag frequency' command is executed.
18:18:44 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:44 INFO  : Context for 'APU' is selected.
18:18:45 INFO  : System reset is completed.
18:18:48 INFO  : 'after 3000' command is executed.
18:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:18:53 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Boot mode is read from the target.
18:18:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:54 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:54 INFO  : 'set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:57 INFO  : 'con -block -timeout 60' command is executed.
18:18:57 INFO  : 'bpremove $bp_18_54_fsbl_bp' command is executed.
18:18:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:00 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:00 INFO  : 'con' command is executed.
18:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:00 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:20:48 INFO  : Disconnected from the channel tcfchan#9.
18:20:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:20:58 INFO  : 'jtag frequency' command is executed.
18:20:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:20:58 INFO  : Context for 'APU' is selected.
18:20:58 INFO  : System reset is completed.
18:21:01 INFO  : 'after 3000' command is executed.
18:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:21:06 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:21:06 INFO  : Context for 'APU' is selected.
18:21:06 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:06 INFO  : Context for 'APU' is selected.
18:21:06 INFO  : Boot mode is read from the target.
18:21:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:07 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:07 INFO  : 'set bp_21_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:21:10 INFO  : 'con -block -timeout 60' command is executed.
18:21:10 INFO  : 'bpremove $bp_21_7_fsbl_bp' command is executed.
18:21:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:21:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_21_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:21:13 INFO  : 'con' command is executed.
18:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:21:13 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:21:36 INFO  : Disconnected from the channel tcfchan#10.
18:22:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:22:44 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

18:23:44 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:23:48 INFO  : 'jtag frequency' command is executed.
18:23:48 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:23:48 INFO  : Context for 'APU' is selected.
18:23:48 INFO  : System reset is completed.
18:23:51 INFO  : 'after 3000' command is executed.
18:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:23:56 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:23:56 INFO  : Context for 'APU' is selected.
18:23:56 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:56 INFO  : Context for 'APU' is selected.
18:23:56 INFO  : Boot mode is read from the target.
18:23:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:57 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:57 INFO  : 'set bp_23_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:24:00 INFO  : 'con -block -timeout 60' command is executed.
18:24:00 INFO  : 'bpremove $bp_23_57_fsbl_bp' command is executed.
18:24:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:03 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_23_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:03 INFO  : 'con' command is executed.
18:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:24:03 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
18:24:29 INFO  : Disconnected from the channel tcfchan#11.
18:25:48 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:25:55 INFO  : 'jtag frequency' command is executed.
18:25:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:25:55 INFO  : Context for 'APU' is selected.
18:25:55 INFO  : System reset is completed.
18:25:58 INFO  : 'after 3000' command is executed.
18:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:26:03 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:26:03 INFO  : Context for 'APU' is selected.
18:26:03 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:03 INFO  : Context for 'APU' is selected.
18:26:03 INFO  : Boot mode is read from the target.
18:26:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:04 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:04 INFO  : 'set bp_26_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:26:07 INFO  : 'con -block -timeout 60' command is executed.
18:26:07 INFO  : 'bpremove $bp_26_4_fsbl_bp' command is executed.
18:26:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:10 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_26_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:10 INFO  : 'con' command is executed.
18:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:26:10 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:27:01 INFO  : Disconnected from the channel tcfchan#12.
18:30:44 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:30:51 INFO  : 'jtag frequency' command is executed.
18:30:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:51 INFO  : Context for 'APU' is selected.
18:30:51 INFO  : System reset is completed.
18:30:54 INFO  : 'after 3000' command is executed.
18:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:30:59 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:30:59 INFO  : Context for 'APU' is selected.
18:30:59 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:59 INFO  : Context for 'APU' is selected.
18:30:59 INFO  : Boot mode is read from the target.
18:30:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:00 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:00 INFO  : 'set bp_31_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:31:03 INFO  : 'con -block -timeout 60' command is executed.
18:31:03 INFO  : 'bpremove $bp_31_0_fsbl_bp' command is executed.
18:31:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:06 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_31_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:06 INFO  : 'con' command is executed.
18:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:31:06 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:31:29 INFO  : Disconnected from the channel tcfchan#13.
18:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
18:31:38 INFO  : 'jtag frequency' command is executed.
18:31:38 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:31:38 INFO  : Context for 'APU' is selected.
18:31:38 INFO  : System reset is completed.
18:31:41 INFO  : 'after 3000' command is executed.
18:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
18:31:46 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
18:31:46 INFO  : Context for 'APU' is selected.
18:31:46 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
18:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:46 INFO  : Context for 'APU' is selected.
18:31:46 INFO  : Boot mode is read from the target.
18:31:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:47 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:47 INFO  : 'set bp_31_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:31:50 INFO  : 'con -block -timeout 60' command is executed.
18:31:50 INFO  : 'bpremove $bp_31_47_fsbl_bp' command is executed.
18:31:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:52 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_31_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:53 INFO  : 'con' command is executed.
18:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:31:53 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
19:16:37 INFO  : Disconnected from the channel tcfchan#14.
19:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
19:16:43 INFO  : 'jtag frequency' command is executed.
19:16:43 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:16:43 INFO  : Context for 'APU' is selected.
19:16:43 INFO  : System reset is completed.
19:16:46 INFO  : 'after 3000' command is executed.
19:16:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
19:16:47 ERROR : JTAG node is not accessible
19:16:47 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: JTAG node is not accessible
19:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:16:47 ERROR : JTAG node is not accessible
19:20:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
19:20:57 INFO  : XSCT server has started successfully.
19:20:57 INFO  : Successfully done setting XSCT server connection channel  
19:20:57 INFO  : plnx-install-location is set to ''
19:20:57 INFO  : Successfully done setting workspace for the tool. 
19:20:59 INFO  : Successfully done query RDI_DATADIR 
19:20:59 INFO  : Platform repository initialization has completed.
19:20:59 INFO  : Registering command handlers for Vitis TCF services
20:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:20:45 INFO  : 'jtag frequency' command is executed.
20:20:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:20:45 INFO  : Context for 'APU' is selected.
20:20:45 INFO  : System reset is completed.
20:20:48 INFO  : 'after 3000' command is executed.
20:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:20:53 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:20:53 INFO  : Context for 'APU' is selected.
20:20:53 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:53 INFO  : Context for 'APU' is selected.
20:20:53 INFO  : Boot mode is read from the target.
20:20:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:20:54 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:20:54 INFO  : 'set bp_20_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:20:58 INFO  : 'con -block -timeout 60' command is executed.
20:20:58 INFO  : 'bpremove $bp_20_54_fsbl_bp' command is executed.
20:20:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:20:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:21:00 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_20_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:01 INFO  : 'con' command is executed.
20:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:21:01 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:21:29 INFO  : Disconnected from the channel tcfchan#1.
20:21:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:22:53 INFO  : 'jtag frequency' command is executed.
20:22:53 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:22:53 INFO  : Context for 'APU' is selected.
20:22:54 INFO  : System reset is completed.
20:22:57 INFO  : 'after 3000' command is executed.
20:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:23:01 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:23:01 INFO  : Context for 'APU' is selected.
20:23:02 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:02 INFO  : Context for 'APU' is selected.
20:23:02 INFO  : Boot mode is read from the target.
20:23:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:03 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:03 INFO  : 'set bp_23_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:23:05 INFO  : 'con -block -timeout 60' command is executed.
20:23:05 INFO  : 'bpremove $bp_23_3_fsbl_bp' command is executed.
20:23:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:08 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_23_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:08 INFO  : 'con' command is executed.
20:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:23:08 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:33:06 INFO  : Disconnected from the channel tcfchan#2.
20:33:10 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:34:58 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:35:06 INFO  : 'jtag frequency' command is executed.
20:35:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:35:06 INFO  : Context for 'APU' is selected.
20:35:07 INFO  : System reset is completed.
20:35:10 INFO  : 'after 3000' command is executed.
20:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:35:14 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:35:14 INFO  : Context for 'APU' is selected.
20:35:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:15 INFO  : Context for 'APU' is selected.
20:35:15 INFO  : Boot mode is read from the target.
20:35:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:16 INFO  : 'set bp_35_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:35:19 INFO  : 'con -block -timeout 60' command is executed.
20:35:19 INFO  : 'bpremove $bp_35_16_fsbl_bp' command is executed.
20:35:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:35:22 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_35_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:35:22 INFO  : 'con' command is executed.
20:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:35:22 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
21:07:13 INFO  : Disconnected from the channel tcfchan#3.
21:07:17 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
21:11:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:08:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:08:55 INFO  : 'jtag frequency' command is executed.
10:08:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:08:55 INFO  : Context for 'APU' is selected.
10:08:56 INFO  : System reset is completed.
10:08:59 INFO  : 'after 3000' command is executed.
10:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:09:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:09:04 INFO  : Context for 'APU' is selected.
10:09:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:04 INFO  : Context for 'APU' is selected.
10:09:04 INFO  : Boot mode is read from the target.
10:09:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:09:05 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:09:05 INFO  : 'set bp_9_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:09:08 INFO  : 'con -block -timeout 60' command is executed.
10:09:08 INFO  : 'bpremove $bp_9_5_fsbl_bp' command is executed.
10:09:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:09:11 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_9_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:09:11 INFO  : 'con' command is executed.
10:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:09:11 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:10:19 INFO  : Disconnected from the channel tcfchan#4.
10:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:14:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:15:04 INFO  : 'jtag frequency' command is executed.
10:15:04 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:15:04 INFO  : Context for 'APU' is selected.
10:15:04 INFO  : System reset is completed.
10:15:07 INFO  : 'after 3000' command is executed.
10:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:15:12 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:15:12 INFO  : Context for 'APU' is selected.
10:16:06 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:06 INFO  : Context for 'APU' is selected.
10:16:06 INFO  : Boot mode is read from the target.
10:16:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:16:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:16:07 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:16:07 INFO  : 'set bp_16_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:16:10 INFO  : 'con -block -timeout 60' command is executed.
10:16:10 INFO  : 'bpremove $bp_16_7_fsbl_bp' command is executed.
10:16:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:16:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:16:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_16_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:16:13 INFO  : 'con' command is executed.
10:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:16:13 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:17:22 INFO  : Disconnected from the channel tcfchan#5.
10:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:17:31 INFO  : 'jtag frequency' command is executed.
10:17:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:31 INFO  : Context for 'APU' is selected.
10:17:31 INFO  : System reset is completed.
10:17:34 INFO  : 'after 3000' command is executed.
10:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:17:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:17:39 INFO  : Context for 'APU' is selected.
10:18:32 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:32 INFO  : Context for 'APU' is selected.
10:18:32 INFO  : Boot mode is read from the target.
10:18:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:33 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:33 INFO  : 'set bp_18_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:18:35 INFO  : 'con -block -timeout 60' command is executed.
10:18:35 INFO  : 'bpremove $bp_18_33_fsbl_bp' command is executed.
10:18:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:38 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_18_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:38 INFO  : 'con' command is executed.
10:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:18:38 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:21:29 INFO  : Disconnected from the channel tcfchan#6.
10:24:22 INFO  : Example project xsdps_raw_example_1 has been created successfully.
10:24:37 INFO  : Result from executing command 'getProjects': top;top_1
10:24:37 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
10:24:38 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
10:25:06 INFO  : Checking for BSP changes to sync application flags for project 'xsdps_raw_example_1'...
10:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:25:16 INFO  : 'jtag frequency' command is executed.
10:25:16 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:25:16 INFO  : Context for 'APU' is selected.
10:25:16 INFO  : System reset is completed.
10:25:19 INFO  : 'after 3000' command is executed.
10:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:25:24 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit"
10:25:24 INFO  : Context for 'APU' is selected.
10:25:24 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:24 INFO  : Context for 'APU' is selected.
10:25:24 INFO  : Boot mode is read from the target.
10:25:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:25:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:25:25 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:25:25 INFO  : 'set bp_25_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:25:28 INFO  : 'con -block -timeout 60' command is executed.
10:25:28 INFO  : 'bpremove $bp_25_25_fsbl_bp' command is executed.
10:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:25:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:25:30 INFO  : The application 'D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/xsdps_raw_example_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_25_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/xsdps_raw_example_1/Debug/xsdps_raw_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:25:30 INFO  : 'con' command is executed.
10:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:25:30 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\xsdps_raw_example_1_system\_ide\scripts\debugger_xsdps_raw_example_1-default.tcl'
10:26:06 INFO  : Disconnected from the channel tcfchan#8.
10:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:26:21 INFO  : 'jtag frequency' command is executed.
10:26:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:26:21 INFO  : Context for 'APU' is selected.
10:26:21 INFO  : System reset is completed.
10:26:24 INFO  : 'after 3000' command is executed.
10:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:26:29 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:26:29 INFO  : Context for 'APU' is selected.
10:26:29 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:29 INFO  : Context for 'APU' is selected.
10:26:29 INFO  : Boot mode is read from the target.
10:26:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:30 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:30 INFO  : 'set bp_26_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:26:33 INFO  : 'con -block -timeout 60' command is executed.
10:26:33 INFO  : 'bpremove $bp_26_30_fsbl_bp' command is executed.
10:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:36 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_26_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:36 INFO  : 'con' command is executed.
10:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:26:36 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:33:41 INFO  : Disconnected from the channel tcfchan#9.
10:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:33:56 INFO  : 'jtag frequency' command is executed.
10:33:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:33:56 INFO  : Context for 'APU' is selected.
10:33:56 INFO  : System reset is completed.
10:33:59 INFO  : 'after 3000' command is executed.
10:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:34:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:34:04 INFO  : Context for 'APU' is selected.
10:34:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:04 INFO  : Context for 'APU' is selected.
10:34:04 INFO  : Boot mode is read from the target.
10:34:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:05 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:05 INFO  : 'set bp_34_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:34:07 INFO  : 'con -block -timeout 60' command is executed.
10:34:07 INFO  : 'bpremove $bp_34_5_fsbl_bp' command is executed.
10:34:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:10 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_34_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:10 INFO  : 'con' command is executed.
10:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:34:10 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:39:08 INFO  : Disconnected from the channel tcfchan#10.
10:39:34 INFO  : Result from executing command 'getProjects': top;top_1
10:39:34 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
10:39:44 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

10:40:44 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
10:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:40:47 INFO  : 'jtag frequency' command is executed.
10:40:47 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : System reset is completed.
10:40:50 INFO  : 'after 3000' command is executed.
10:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:40:55 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:40:55 INFO  : Context for 'APU' is selected.
10:40:55 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:55 INFO  : Context for 'APU' is selected.
10:40:56 INFO  : Boot mode is read from the target.
10:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:40:56 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:40:56 INFO  : 'set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:40:59 INFO  : 'con -block -timeout 60' command is executed.
10:40:59 INFO  : 'bpremove $bp_40_56_fsbl_bp' command is executed.
10:40:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:01 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:01 INFO  : 'con' command is executed.
10:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:41:01 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
10:50:34 INFO  : Disconnected from the channel tcfchan#12.
10:50:41 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:50:51 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:50:59 INFO  : 'jtag frequency' command is executed.
10:50:59 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:50:59 INFO  : Context for 'APU' is selected.
10:51:00 INFO  : System reset is completed.
10:51:03 INFO  : 'after 3000' command is executed.
10:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:51:07 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:51:07 INFO  : Context for 'APU' is selected.
10:51:07 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:08 INFO  : Context for 'APU' is selected.
10:51:08 INFO  : Boot mode is read from the target.
10:51:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:08 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:08 INFO  : 'set bp_51_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:51:12 INFO  : 'con -block -timeout 60' command is executed.
10:51:12 INFO  : 'bpremove $bp_51_8_fsbl_bp' command is executed.
10:51:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:14 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_51_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:14 INFO  : 'con' command is executed.
10:51:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:51:14 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:53:06 INFO  : Disconnected from the channel tcfchan#13.
10:54:55 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:55:28 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:55:34 INFO  : 'jtag frequency' command is executed.
10:55:34 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:55:34 INFO  : Context for 'APU' is selected.
10:55:35 INFO  : System reset is completed.
10:55:38 INFO  : 'after 3000' command is executed.
10:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:55:41 ERROR : 'fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit' is cancelled.
10:55:41 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit' is cancelled.
10:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:55:41 ERROR : 'fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit' is cancelled.
10:55:56 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
10:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:56:00 INFO  : 'jtag frequency' command is executed.
10:56:00 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:56:00 INFO  : Context for 'APU' is selected.
10:56:01 INFO  : System reset is completed.
10:56:04 INFO  : 'after 3000' command is executed.
10:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:56:08 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:56:08 INFO  : Context for 'APU' is selected.
10:56:08 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:08 INFO  : Context for 'APU' is selected.
10:56:09 INFO  : Boot mode is read from the target.
10:56:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:09 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:56:09 INFO  : 'set bp_56_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:56:13 INFO  : 'con -block -timeout 60' command is executed.
10:56:13 INFO  : 'bpremove $bp_56_9_fsbl_bp' command is executed.
10:56:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:15 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_56_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:15 INFO  : 'con' command is executed.
10:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:56:15 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:57:26 INFO  : Disconnected from the channel tcfchan#14.
10:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
10:57:34 INFO  : 'jtag frequency' command is executed.
10:57:34 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:34 INFO  : Context for 'APU' is selected.
10:57:34 INFO  : System reset is completed.
10:57:37 INFO  : 'after 3000' command is executed.
10:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
10:57:42 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
10:57:42 INFO  : Context for 'APU' is selected.
10:57:42 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
10:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:42 INFO  : Context for 'APU' is selected.
10:57:42 INFO  : Boot mode is read from the target.
10:57:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:43 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:43 INFO  : 'set bp_57_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:57:46 INFO  : 'con -block -timeout 60' command is executed.
10:57:46 INFO  : 'bpremove $bp_57_43_fsbl_bp' command is executed.
10:57:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:49 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_57_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:49 INFO  : 'con' command is executed.
10:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:57:49 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
10:58:51 INFO  : Disconnected from the channel tcfchan#15.
11:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:00:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:00:38 INFO  : 'jtag frequency' command is executed.
11:00:38 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:00:38 INFO  : Context for 'APU' is selected.
11:00:38 INFO  : System reset is completed.
11:00:41 INFO  : 'after 3000' command is executed.
11:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:00:46 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:00:46 INFO  : Context for 'APU' is selected.
11:00:46 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:46 INFO  : Context for 'APU' is selected.
11:00:46 INFO  : Boot mode is read from the target.
11:00:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:47 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:47 INFO  : 'set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:00:50 INFO  : 'con -block -timeout 60' command is executed.
11:00:50 INFO  : 'bpremove $bp_0_47_fsbl_bp' command is executed.
11:00:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:53 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:53 INFO  : 'con' command is executed.
11:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:00:53 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:03:14 INFO  : Disconnected from the channel tcfchan#16.
11:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:04:35 INFO  : 'jtag frequency' command is executed.
11:04:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:04:35 INFO  : Context for 'APU' is selected.
11:04:36 INFO  : System reset is completed.
11:04:39 INFO  : 'after 3000' command is executed.
11:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:04:43 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:04:43 INFO  : Context for 'APU' is selected.
11:04:43 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:43 INFO  : Context for 'APU' is selected.
11:04:43 INFO  : Boot mode is read from the target.
11:04:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:04:44 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:04:44 INFO  : 'set bp_4_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:04:48 INFO  : 'con -block -timeout 60' command is executed.
11:04:48 INFO  : 'bpremove $bp_4_44_fsbl_bp' command is executed.
11:04:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:04:50 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_4_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:04:50 INFO  : 'con' command is executed.
11:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:04:50 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:05:19 INFO  : Disconnected from the channel tcfchan#17.
11:05:51 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:05:58 INFO  : 'jtag frequency' command is executed.
11:05:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:58 INFO  : Context for 'APU' is selected.
11:05:59 INFO  : System reset is completed.
11:06:02 INFO  : 'after 3000' command is executed.
11:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:06:07 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:06:07 INFO  : Context for 'APU' is selected.
11:06:07 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:07 INFO  : Context for 'APU' is selected.
11:06:07 INFO  : Boot mode is read from the target.
11:06:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:08 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:08 INFO  : 'set bp_6_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:06:11 INFO  : 'con -block -timeout 60' command is executed.
11:06:11 INFO  : 'bpremove $bp_6_8_fsbl_bp' command is executed.
11:06:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_6_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:13 INFO  : 'con' command is executed.
11:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:06:13 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:07:11 INFO  : Disconnected from the channel tcfchan#18.
11:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:09:09 INFO  : 'jtag frequency' command is executed.
11:09:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:09 INFO  : Context for 'APU' is selected.
11:09:10 INFO  : System reset is completed.
11:09:13 INFO  : 'after 3000' command is executed.
11:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:09:18 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:09:18 INFO  : Context for 'APU' is selected.
11:09:18 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:09:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:18 INFO  : Context for 'APU' is selected.
11:09:18 INFO  : Boot mode is read from the target.
11:09:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:09:19 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:09:19 INFO  : 'set bp_9_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:09:22 INFO  : 'con -block -timeout 60' command is executed.
11:09:22 INFO  : 'bpremove $bp_9_19_fsbl_bp' command is executed.
11:09:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:09:24 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_9_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:25 INFO  : 'con' command is executed.
11:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:09:25 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:11:56 INFO  : Disconnected from the channel tcfchan#19.
11:16:44 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:16:56 INFO  : 'jtag frequency' command is executed.
11:16:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:56 INFO  : Context for 'APU' is selected.
11:16:57 INFO  : System reset is completed.
11:17:00 INFO  : 'after 3000' command is executed.
11:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:17:05 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:17:05 INFO  : Context for 'APU' is selected.
11:17:05 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:05 INFO  : Context for 'APU' is selected.
11:17:05 INFO  : Boot mode is read from the target.
11:17:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:06 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:06 INFO  : 'set bp_17_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:17:09 INFO  : 'con -block -timeout 60' command is executed.
11:17:09 INFO  : 'bpremove $bp_17_6_fsbl_bp' command is executed.
11:17:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:12 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_17_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:12 INFO  : 'con' command is executed.
11:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:17:12 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:18:27 INFO  : Disconnected from the channel tcfchan#20.
11:24:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:25:10 INFO  : 'jtag frequency' command is executed.
11:25:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:10 INFO  : Context for 'APU' is selected.
11:25:10 INFO  : System reset is completed.
11:25:13 INFO  : 'after 3000' command is executed.
11:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:25:18 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:25:18 INFO  : Context for 'APU' is selected.
11:25:18 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:18 INFO  : Context for 'APU' is selected.
11:25:18 INFO  : Boot mode is read from the target.
11:25:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:19 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:19 INFO  : 'set bp_25_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:21 INFO  : 'con -block -timeout 60' command is executed.
11:25:21 INFO  : 'bpremove $bp_25_19_fsbl_bp' command is executed.
11:25:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:24 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_25_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:24 INFO  : 'con' command is executed.
11:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:24 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:26:16 INFO  : Disconnected from the channel tcfchan#21.
11:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:27:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:27:42 INFO  : 'jtag frequency' command is executed.
11:27:42 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:27:42 INFO  : Context for 'APU' is selected.
11:27:42 INFO  : System reset is completed.
11:27:45 INFO  : 'after 3000' command is executed.
11:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:27:50 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:27:50 INFO  : Context for 'APU' is selected.
11:27:50 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:50 INFO  : Context for 'APU' is selected.
11:27:50 INFO  : Boot mode is read from the target.
11:27:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:51 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:51 INFO  : 'set bp_27_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:27:54 INFO  : 'con -block -timeout 60' command is executed.
11:27:54 INFO  : 'bpremove $bp_27_51_fsbl_bp' command is executed.
11:27:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:27:57 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_27_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:27:57 INFO  : 'con' command is executed.
11:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:27:57 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:29:27 INFO  : Disconnected from the channel tcfchan#22.
11:39:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:39:51 INFO  : 'jtag frequency' command is executed.
11:39:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:39:51 INFO  : Context for 'APU' is selected.
11:39:52 INFO  : System reset is completed.
11:39:55 INFO  : 'after 3000' command is executed.
11:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:40:00 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:40:00 INFO  : Context for 'APU' is selected.
11:40:00 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:40:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:00 INFO  : Context for 'APU' is selected.
11:40:00 INFO  : Boot mode is read from the target.
11:40:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:01 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:01 INFO  : 'set bp_40_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:40:04 INFO  : 'con -block -timeout 60' command is executed.
11:40:04 INFO  : 'bpremove $bp_40_1_fsbl_bp' command is executed.
11:40:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:06 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_40_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:06 INFO  : 'con' command is executed.
11:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:40:06 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:41:49 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:41:56 INFO  : Disconnected from the channel tcfchan#23.
11:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:42:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:42:20 INFO  : 'jtag frequency' command is executed.
11:42:20 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:42:20 INFO  : Context for 'APU' is selected.
11:42:21 INFO  : System reset is completed.
11:42:24 INFO  : 'after 3000' command is executed.
11:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:42:29 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:42:29 INFO  : Context for 'APU' is selected.
11:42:29 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:29 INFO  : Context for 'APU' is selected.
11:42:29 INFO  : Boot mode is read from the target.
11:42:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:30 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:30 INFO  : 'set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:42:33 INFO  : 'con -block -timeout 60' command is executed.
11:42:33 INFO  : 'bpremove $bp_42_30_fsbl_bp' command is executed.
11:42:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:35 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:35 INFO  : 'con' command is executed.
11:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:42:35 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:44:22 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:44:31 INFO  : Disconnected from the channel tcfchan#24.
11:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:44:35 INFO  : 'jtag frequency' command is executed.
11:44:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:44:35 INFO  : Context for 'APU' is selected.
11:44:35 INFO  : System reset is completed.
11:44:38 INFO  : 'after 3000' command is executed.
11:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:44:43 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:44:43 INFO  : Context for 'APU' is selected.
11:44:43 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:43 INFO  : Context for 'APU' is selected.
11:44:43 INFO  : Boot mode is read from the target.
11:44:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:44:44 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:44:44 INFO  : 'set bp_44_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:44:48 INFO  : 'con -block -timeout 60' command is executed.
11:44:48 INFO  : 'bpremove $bp_44_44_fsbl_bp' command is executed.
11:44:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:44:51 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_44_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:44:51 INFO  : 'con' command is executed.
11:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:44:51 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:47:08 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:47:16 INFO  : Disconnected from the channel tcfchan#25.
11:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:47:21 INFO  : 'jtag frequency' command is executed.
11:47:21 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:47:21 INFO  : Context for 'APU' is selected.
11:47:21 INFO  : System reset is completed.
11:47:24 INFO  : 'after 3000' command is executed.
11:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:47:29 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:47:29 INFO  : Context for 'APU' is selected.
11:47:29 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:47:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:29 INFO  : Context for 'APU' is selected.
11:47:29 INFO  : Boot mode is read from the target.
11:47:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:47:30 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:47:30 INFO  : 'set bp_47_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:47:32 INFO  : 'con -block -timeout 60' command is executed.
11:47:32 INFO  : 'bpremove $bp_47_30_fsbl_bp' command is executed.
11:47:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:47:34 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_47_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:35 INFO  : 'con' command is executed.
11:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:47:35 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
11:49:43 INFO  : Disconnected from the channel tcfchan#26.
13:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:32:02 INFO  : 'jtag frequency' command is executed.
13:32:02 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:32:02 INFO  : Context for 'APU' is selected.
13:32:03 INFO  : System reset is completed.
13:32:06 INFO  : 'after 3000' command is executed.
13:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:32:10 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:32:10 INFO  : Context for 'APU' is selected.
13:32:11 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:11 INFO  : Context for 'APU' is selected.
13:32:11 INFO  : Boot mode is read from the target.
13:32:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:11 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:12 INFO  : 'set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:32:16 INFO  : 'con -block -timeout 60' command is executed.
13:32:16 INFO  : 'bpremove $bp_32_11_fsbl_bp' command is executed.
13:32:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_32_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:19 INFO  : 'con' command is executed.
13:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:32:19 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:34:14 INFO  : Disconnected from the channel tcfchan#27.
13:52:41 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:53:03 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
13:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:53:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:53:38 INFO  : 'jtag frequency' command is executed.
13:53:38 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:53:38 INFO  : Context for 'APU' is selected.
13:53:39 INFO  : System reset is completed.
13:53:42 INFO  : 'after 3000' command is executed.
13:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:53:46 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:53:47 INFO  : Context for 'APU' is selected.
13:53:47 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:47 INFO  : Context for 'APU' is selected.
13:53:47 INFO  : Boot mode is read from the target.
13:53:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:48 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:48 INFO  : 'set bp_53_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:53:51 INFO  : 'con -block -timeout 60' command is executed.
13:53:51 INFO  : 'bpremove $bp_53_48_fsbl_bp' command is executed.
13:53:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:53 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_53_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:53 INFO  : 'con' command is executed.
13:53:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:53:53 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:54:55 INFO  : Disconnected from the channel tcfchan#28.
13:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:55:26 INFO  : 'jtag frequency' command is executed.
13:55:26 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:27 INFO  : Context for 'APU' is selected.
13:55:27 INFO  : System reset is completed.
13:55:30 INFO  : 'after 3000' command is executed.
13:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:55:35 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:55:35 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:35 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : Boot mode is read from the target.
13:55:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:36 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:36 INFO  : 'set bp_55_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:40 INFO  : 'con -block -timeout 60' command is executed.
13:55:40 INFO  : 'bpremove $bp_55_36_fsbl_bp' command is executed.
13:55:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:43 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_55_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:43 INFO  : 'con' command is executed.
13:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:43 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:09:47 INFO  : Disconnected from the channel tcfchan#29.
15:20:17 INFO  : Result from executing command 'getProjects': top;top_1
15:20:17 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
15:20:18 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:21:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:36:54 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:37:45 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:37:58 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:38:52 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:39:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:39:16 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:39:40 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:40:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:40:41 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:41:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:42:20 INFO  : Result from executing command 'removePlatformRepo': 
15:43:36 INFO  : Result from executing command 'getProjects': top;top_1
15:43:36 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:43:36 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:45:12 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:48:00 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:51:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:01:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:02:33 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:03:58 INFO  : Result from executing command 'removePlatformRepo': 
16:05:04 INFO  : Result from executing command 'getProjects': top;top_1
16:05:04 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
16:05:04 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:05:47 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:08:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:14:09 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:14:59 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:15:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:16:12 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
17:16:25 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
18:16:53 INFO  : Generated template bif file for D3_zu_system
18:17:02 INFO  : Invoking Bootgen: bootgen -image D3_zu_system.bif -arch zynqmp -o D:/code/2Wproject/D3project/D3_zu_system/_ide/bootimage/BOOT.bin
18:17:04 INFO  : Bootgen command execution is done.
15:25:04 INFO  : No changes in MSS file content so sources will not be generated.
20:00:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
20:00:38 INFO  : XSCT server has started successfully.
20:00:41 INFO  : Registering command handlers for Vitis TCF services
20:00:41 INFO  : Platform repository initialization has completed.
20:00:42 INFO  : Successfully done setting XSCT server connection channel  
20:00:42 INFO  : plnx-install-location is set to ''
20:00:42 INFO  : Successfully done query RDI_DATADIR 
20:00:42 INFO  : Successfully done setting workspace for the tool. 
20:02:16 INFO  : Result from executing command 'getProjects': top;top_1
20:02:16 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
20:02:16 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:03:24 INFO  : 'jtag frequency' command is executed.
20:03:24 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:03:24 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : System reset is completed.
20:03:28 INFO  : 'after 3000' command is executed.
20:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:03:33 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:03:33 INFO  : Context for 'APU' is selected.
20:03:34 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:03:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:34 INFO  : Context for 'APU' is selected.
20:03:34 INFO  : Boot mode is read from the target.
20:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:03:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:03:38 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:03:38 INFO  : 'set bp_3_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:03:39 INFO  : 'con -block -timeout 60' command is executed.
20:03:39 INFO  : 'bpremove $bp_3_38_fsbl_bp' command is executed.
20:03:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:03:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:03:40 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
20:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_3_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
----------------End of Script----------------

20:03:40 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
20:05:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
20:05:52 INFO  : XSCT server has started successfully.
20:05:52 INFO  : plnx-install-location is set to ''
20:05:52 INFO  : Successfully done setting XSCT server connection channel  
20:05:52 INFO  : Successfully done setting workspace for the tool. 
20:05:55 INFO  : Platform repository initialization has completed.
20:05:55 INFO  : Registering command handlers for Vitis TCF services
20:05:55 INFO  : Successfully done query RDI_DATADIR 
20:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:07:37 INFO  : 'jtag frequency' command is executed.
20:07:37 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:07:37 INFO  : Context for 'APU' is selected.
20:07:38 INFO  : System reset is completed.
20:07:41 INFO  : 'after 3000' command is executed.
20:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:07:46 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:07:46 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:47 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : Boot mode is read from the target.
20:07:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:48 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:48 INFO  : 'set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:07:51 INFO  : 'con -block -timeout 60' command is executed.
20:07:51 INFO  : 'bpremove $bp_7_48_fsbl_bp' command is executed.
20:07:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:54 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:54 INFO  : 'con' command is executed.
20:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:07:54 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:20:31 INFO  : Disconnected from the channel tcfchan#1.
20:37:06 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:38:13 INFO  : 'jtag frequency' command is executed.
20:38:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:38:13 INFO  : Context for 'APU' is selected.
20:38:14 INFO  : System reset is completed.
20:38:17 INFO  : 'after 3000' command is executed.
20:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:38:22 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:38:22 INFO  : Context for 'APU' is selected.
20:38:22 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:22 INFO  : Context for 'APU' is selected.
20:38:22 INFO  : Boot mode is read from the target.
20:38:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:38:23 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:38:23 INFO  : 'set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:38:27 INFO  : 'con -block -timeout 60' command is executed.
20:38:27 INFO  : 'bpremove $bp_38_23_fsbl_bp' command is executed.
20:38:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:38:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:38:29 INFO  : 'con' command is executed.
20:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:38:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:41:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:42:04 INFO  : Disconnected from the channel tcfchan#2.
20:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:42:10 INFO  : 'jtag frequency' command is executed.
20:42:10 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:42:10 INFO  : Context for 'APU' is selected.
20:42:10 INFO  : System reset is completed.
20:42:13 INFO  : 'after 3000' command is executed.
20:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:42:18 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:42:18 INFO  : Context for 'APU' is selected.
20:43:15 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:43:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:15 INFO  : Context for 'APU' is selected.
20:43:15 INFO  : Boot mode is read from the target.
20:43:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:16 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:16 INFO  : 'set bp_43_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:43:19 INFO  : 'con -block -timeout 60' command is executed.
20:43:19 INFO  : 'bpremove $bp_43_16_fsbl_bp' command is executed.
20:43:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:21 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_43_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:21 INFO  : 'con' command is executed.
20:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:43:21 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:44:54 INFO  : Disconnected from the channel tcfchan#3.
20:45:23 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:46:27 INFO  : 'jtag frequency' command is executed.
20:46:27 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:46:27 INFO  : Context for 'APU' is selected.
20:46:28 INFO  : System reset is completed.
20:46:31 INFO  : 'after 3000' command is executed.
20:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:46:36 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:46:36 INFO  : Context for 'APU' is selected.
20:46:36 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:36 INFO  : Context for 'APU' is selected.
20:46:36 INFO  : Boot mode is read from the target.
20:46:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:37 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:37 INFO  : 'set bp_46_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:46:39 INFO  : 'con -block -timeout 60' command is executed.
20:46:39 INFO  : 'bpremove $bp_46_37_fsbl_bp' command is executed.
20:46:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:42 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_46_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:42 INFO  : 'con' command is executed.
20:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:46:42 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
20:50:48 INFO  : Disconnected from the channel tcfchan#4.
20:50:53 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
20:51:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa is already opened

20:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
20:52:05 INFO  : 'jtag frequency' command is executed.
20:52:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:52:05 INFO  : Context for 'APU' is selected.
20:52:05 INFO  : System reset is completed.
20:52:08 INFO  : 'after 3000' command is executed.
20:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
20:52:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
20:52:13 INFO  : Context for 'APU' is selected.
20:52:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
20:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:13 INFO  : Context for 'APU' is selected.
20:52:13 INFO  : Boot mode is read from the target.
20:52:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:14 INFO  : 'set bp_52_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:52:17 INFO  : 'con -block -timeout 60' command is executed.
20:52:17 INFO  : 'bpremove $bp_52_14_fsbl_bp' command is executed.
20:52:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_52_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:20 INFO  : 'con' command is executed.
20:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:52:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
09:29:28 INFO  : Disconnected from the channel tcfchan#6.
09:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
09:29:35 INFO  : 'jtag frequency' command is executed.
09:29:35 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:29:35 INFO  : Context for 'APU' is selected.
09:29:35 INFO  : System reset is completed.
09:29:38 INFO  : 'after 3000' command is executed.
09:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
09:29:43 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
09:29:43 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
09:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:40 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : Boot mode is read from the target.
09:30:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:30:41 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:30:41 INFO  : 'set bp_30_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:30:44 INFO  : 'con -block -timeout 60' command is executed.
09:30:44 INFO  : 'bpremove $bp_30_41_fsbl_bp' command is executed.
09:30:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:30:47 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
09:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_30_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:47 INFO  : 'con' command is executed.
09:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:30:47 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
09:39:56 INFO  : Disconnected from the channel tcfchan#7.
11:22:35 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:23:35 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:23:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:24:02 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:25:02 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:25:03 INFO  : 'jtag frequency' command is executed.
11:25:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:03 INFO  : Context for 'APU' is selected.
11:25:03 INFO  : System reset is completed.
11:25:06 INFO  : 'after 3000' command is executed.
11:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:25:11 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:25:11 INFO  : Context for 'APU' is selected.
11:25:12 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:12 INFO  : Context for 'APU' is selected.
11:25:12 INFO  : Boot mode is read from the target.
11:25:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:13 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:13 INFO  : 'set bp_25_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:16 INFO  : 'con -block -timeout 60' command is executed.
11:25:16 INFO  : 'bpremove $bp_25_13_fsbl_bp' command is executed.
11:25:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:19 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_25_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:19 INFO  : 'con' command is executed.
11:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:19 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
11:37:47 INFO  : Disconnected from the channel tcfchan#8.
11:39:00 INFO  : Result from executing command 'getProjects': top;top_1
11:39:00 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
11:39:11 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:40:37 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:40:42 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
11:40:55 ERROR : (XRT Server)D:/Xilinx/Vitis/2021.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:41:55 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
11:41:58 INFO  : 'jtag frequency' command is executed.
11:41:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:41:58 INFO  : Context for 'APU' is selected.
11:41:58 INFO  : System reset is completed.
11:42:01 INFO  : 'after 3000' command is executed.
11:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
11:42:06 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
11:42:06 INFO  : Context for 'APU' is selected.
11:42:07 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
11:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:07 INFO  : Context for 'APU' is selected.
11:42:07 INFO  : Boot mode is read from the target.
11:42:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:08 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:08 INFO  : 'set bp_42_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:42:11 INFO  : 'con -block -timeout 60' command is executed.
11:42:11 INFO  : 'bpremove $bp_42_8_fsbl_bp' command is executed.
11:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:13 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_42_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:14 INFO  : 'con' command is executed.
11:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:42:14 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\systemdebugger_d3_zu_system_standalone.tcl'
13:42:02 INFO  : Disconnected from the channel tcfchan#10.
13:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:42:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:44:36 INFO  : 'jtag frequency' command is executed.
13:44:36 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:44:36 INFO  : Context for 'APU' is selected.
13:44:36 INFO  : System reset is completed.
13:44:39 INFO  : 'after 3000' command is executed.
13:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:44:44 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:44:44 INFO  : Context for 'APU' is selected.
13:44:44 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:44 INFO  : Context for 'APU' is selected.
13:44:44 INFO  : Boot mode is read from the target.
13:44:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:45 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:45 INFO  : 'set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:44:48 INFO  : 'con -block -timeout 60' command is executed.
13:44:48 INFO  : 'bpremove $bp_44_45_fsbl_bp' command is executed.
13:44:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:51 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_44_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:51 INFO  : 'con' command is executed.
13:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:44:51 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:49:57 INFO  : Disconnected from the channel tcfchan#11.
13:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:50:05 INFO  : 'jtag frequency' command is executed.
13:50:05 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:50:05 INFO  : Context for 'APU' is selected.
13:50:05 INFO  : System reset is completed.
13:50:08 INFO  : 'after 3000' command is executed.
13:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:50:13 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:50:13 INFO  : Context for 'APU' is selected.
13:50:13 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:13 INFO  : Context for 'APU' is selected.
13:50:13 INFO  : Boot mode is read from the target.
13:50:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:14 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:14 INFO  : 'set bp_50_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:50:17 INFO  : 'con -block -timeout 60' command is executed.
13:50:17 INFO  : 'bpremove $bp_50_14_fsbl_bp' command is executed.
13:50:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_50_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:20 INFO  : 'con' command is executed.
13:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:50:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:51:34 INFO  : Disconnected from the channel tcfchan#12.
13:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:51:43 INFO  : 'jtag frequency' command is executed.
13:51:43 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:51:43 INFO  : Context for 'APU' is selected.
13:51:43 INFO  : System reset is completed.
13:51:46 INFO  : 'after 3000' command is executed.
13:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:51:51 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:51:51 INFO  : Context for 'APU' is selected.
13:51:51 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:51 INFO  : Context for 'APU' is selected.
13:51:51 INFO  : Boot mode is read from the target.
13:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:51:52 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:51:52 INFO  : 'set bp_51_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:51:54 INFO  : 'con -block -timeout 60' command is executed.
13:51:54 INFO  : 'bpremove $bp_51_52_fsbl_bp' command is executed.
13:51:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:51:57 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:51:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_51_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:57 INFO  : 'con' command is executed.
13:51:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:51:57 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:52:58 INFO  : Disconnected from the channel tcfchan#13.
13:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:53:06 INFO  : 'jtag frequency' command is executed.
13:53:06 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:53:06 INFO  : Context for 'APU' is selected.
13:53:06 INFO  : System reset is completed.
13:53:10 INFO  : 'after 3000' command is executed.
13:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:53:14 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:53:14 INFO  : Context for 'APU' is selected.
13:53:14 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:15 INFO  : Context for 'APU' is selected.
13:53:15 INFO  : Boot mode is read from the target.
13:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:15 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:15 INFO  : 'set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:53:18 INFO  : 'con -block -timeout 60' command is executed.
13:53:18 INFO  : 'bpremove $bp_53_15_fsbl_bp' command is executed.
13:53:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:20 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:20 INFO  : 'con' command is executed.
13:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:53:20 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:54:41 INFO  : Disconnected from the channel tcfchan#14.
13:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:54:58 INFO  : 'jtag frequency' command is executed.
13:54:58 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:58 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : System reset is completed.
13:55:02 INFO  : 'after 3000' command is executed.
13:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:55:07 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:55:07 INFO  : Context for 'APU' is selected.
13:55:07 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:07 INFO  : Context for 'APU' is selected.
13:55:07 INFO  : Boot mode is read from the target.
13:55:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:08 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:08 INFO  : 'set bp_55_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:12 INFO  : 'con -block -timeout 60' command is executed.
13:55:12 INFO  : 'bpremove $bp_55_8_fsbl_bp' command is executed.
13:55:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:15 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_55_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:15 INFO  : 'con' command is executed.
13:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:15 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:55:56 INFO  : Disconnected from the channel tcfchan#15.
13:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:56:08 INFO  : 'jtag frequency' command is executed.
13:56:08 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:56:08 INFO  : Context for 'APU' is selected.
13:56:08 INFO  : System reset is completed.
13:56:11 INFO  : 'after 3000' command is executed.
13:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:56:16 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:56:16 INFO  : Context for 'APU' is selected.
13:56:16 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:16 INFO  : Context for 'APU' is selected.
13:56:16 INFO  : Boot mode is read from the target.
13:56:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:17 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:17 INFO  : 'set bp_56_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:56:20 INFO  : 'con -block -timeout 60' command is executed.
13:56:20 INFO  : 'bpremove $bp_56_17_fsbl_bp' command is executed.
13:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:23 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_56_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:23 INFO  : 'con' command is executed.
13:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:56:23 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:58:27 INFO  : Disconnected from the channel tcfchan#17.
13:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:58:45 INFO  : 'jtag frequency' command is executed.
13:58:45 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:45 INFO  : Context for 'APU' is selected.
13:58:46 INFO  : System reset is completed.
13:58:49 INFO  : 'after 3000' command is executed.
13:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:58:53 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:58:54 INFO  : Context for 'APU' is selected.
13:58:54 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:58:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:54 INFO  : Context for 'APU' is selected.
13:58:54 INFO  : Boot mode is read from the target.
13:58:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:55 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:55 INFO  : 'set bp_58_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:59 INFO  : 'con -block -timeout 60' command is executed.
13:58:59 INFO  : 'bpremove $bp_58_55_fsbl_bp' command is executed.
13:58:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:01 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_58_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:02 INFO  : 'con' command is executed.
13:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:59:02 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
13:59:44 INFO  : Disconnected from the channel tcfchan#18.
13:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
13:59:51 INFO  : 'jtag frequency' command is executed.
13:59:51 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:51 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : System reset is completed.
13:59:54 INFO  : 'after 3000' command is executed.
13:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
13:59:59 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
13:59:59 INFO  : Context for 'APU' is selected.
13:59:59 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
13:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:59 INFO  : Context for 'APU' is selected.
13:59:59 INFO  : Boot mode is read from the target.
13:59:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:00 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:00 INFO  : 'set bp_0_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:00:03 INFO  : 'con -block -timeout 60' command is executed.
14:00:03 INFO  : 'bpremove $bp_0_0_fsbl_bp' command is executed.
14:00:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:06 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_0_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:06 INFO  : 'con' command is executed.
14:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:00:06 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:01:19 INFO  : Disconnected from the channel tcfchan#19.
14:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:01:42 INFO  : 'jtag frequency' command is executed.
14:01:42 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:42 INFO  : Context for 'APU' is selected.
14:01:43 INFO  : System reset is completed.
14:01:46 INFO  : 'after 3000' command is executed.
14:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:01:51 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:01:51 INFO  : Context for 'APU' is selected.
14:01:51 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
14:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:51 INFO  : Context for 'APU' is selected.
14:01:51 INFO  : Boot mode is read from the target.
14:01:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:52 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:52 INFO  : 'set bp_1_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:01:55 INFO  : 'con -block -timeout 60' command is executed.
14:01:55 INFO  : 'bpremove $bp_1_52_fsbl_bp' command is executed.
14:01:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:58 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_1_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:58 INFO  : 'con' command is executed.
14:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:01:58 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:02:44 INFO  : Disconnected from the channel tcfchan#20.
14:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:02:53 INFO  : 'jtag frequency' command is executed.
14:02:53 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:02:53 INFO  : Context for 'APU' is selected.
14:02:54 INFO  : System reset is completed.
14:02:57 INFO  : 'after 3000' command is executed.
14:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:03:02 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:03:02 INFO  : Context for 'APU' is selected.
14:03:02 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
14:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:02 INFO  : Context for 'APU' is selected.
14:03:02 INFO  : Boot mode is read from the target.
14:03:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:03 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:03 INFO  : 'set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:03:04 INFO  : 'con -block -timeout 60' command is executed.
14:03:04 INFO  : 'bpremove $bp_3_3_fsbl_bp' command is executed.
14:03:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:06 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:07 INFO  : 'con' command is executed.
14:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:07 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:11:37 INFO  : Disconnected from the channel tcfchan#21.
14:15:10 INFO  : Result from executing command 'getProjects': top;top_1
14:15:10 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm;top|D:/code/2Wproject/D3project/top/export/top/top.xpfm
14:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
14:15:54 INFO  : 'jtag frequency' command is executed.
14:15:54 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:15:54 INFO  : Context for 'APU' is selected.
14:15:55 INFO  : System reset is completed.
14:15:58 INFO  : 'after 3000' command is executed.
14:15:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
14:16:03 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
14:16:03 INFO  : Context for 'APU' is selected.
14:16:03 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa'.
14:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:03 INFO  : Context for 'APU' is selected.
14:16:03 INFO  : Boot mode is read from the target.
14:16:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:04 INFO  : The application 'D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:04 INFO  : 'set bp_16_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:16:07 INFO  : 'con -block -timeout 60' command is executed.
14:16:07 INFO  : 'bpremove $bp_16_4_fsbl_bp' command is executed.
14:16:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:10 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/top/export/top/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/top/export/top/sw/top/boot/fsbl.elf
set bp_16_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:10 INFO  : 'con' command is executed.
14:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:16:10 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
14:49:21 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_psu_cortexa53_0'.
14:51:09 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_psu_cortexa53_0'.
14:52:27 INFO  : No changes in MSS file content so sources will not be generated.
14:56:52 INFO  : No changes in MSS file content so sources will not be generated.
14:57:31 INFO  : No changes in MSS file content so sources will not be generated.
14:57:34 INFO  : Disconnected from the channel tcfchan#23.
15:04:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
15:04:26 INFO  : XSCT server has started successfully.
15:04:28 INFO  : Platform repository initialization has completed.
15:04:28 INFO  : Registering command handlers for Vitis TCF services
15:04:30 INFO  : plnx-install-location is set to ''
15:04:30 INFO  : Successfully done setting XSCT server connection channel  
15:04:30 INFO  : Successfully done query RDI_DATADIR 
15:04:30 INFO  : Successfully done setting workspace for the tool. 
15:07:29 INFO  : No changes in MSS file content so sources will not be generated.
15:08:42 INFO  : No changes in MSS file content so sources will not be generated.
15:08:46 INFO  : Result from executing command 'removePlatformRepo': 
15:09:21 INFO  : No changes in MSS file content so sources will not be generated.
15:10:07 INFO  : No changes in MSS file content so sources will not be generated.
15:11:10 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_psu_cortexa53_0'.
15:11:55 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_psu_cortexa53_0'.
15:15:26 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
15:15:26 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:20:11 INFO  : No changes in MSS file content so sources will not be generated.
15:22:25 INFO  : No changes in MSS file content so sources will not be generated.
15:25:15 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
15:25:15 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:26:26 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:26:26 ERROR : Failed to get platform details for the project 'D3_zu'. Cannot sync application flags.
15:26:46 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:27:48 INFO  : Updating application flags with new BSP settings...
15:27:48 INFO  : Successfully updated application flags for project D3_zu.
15:30:55 INFO  : No changes in MSS file content so sources will not be generated.
15:32:54 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_domain'.
15:33:49 INFO  : No changes in MSS file content so sources will not be generated.
15:39:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
15:39:18 INFO  : Platform repository initialization has completed.
15:39:18 INFO  : Registering command handlers for Vitis TCF services
15:39:19 INFO  : XSCT server has started successfully.
15:39:21 INFO  : Successfully done setting XSCT server connection channel  
15:39:21 INFO  : plnx-install-location is set to ''
15:39:21 INFO  : Successfully done query RDI_DATADIR 
15:39:21 INFO  : Successfully done setting workspace for the tool. 
15:49:10 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
15:49:10 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:49:20 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:50:14 INFO  : Updating application flags with new BSP settings...
15:50:14 INFO  : Successfully updated application flags for project D3_zu.
15:52:22 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
15:52:22 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:52:30 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
15:52:30 INFO  : Updating application flags with new BSP settings...
15:52:30 INFO  : Successfully updated application flags for project D3_zu.
15:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:53:13 INFO  : 'jtag frequency' command is executed.
15:53:13 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:53:13 INFO  : Context for 'APU' is selected.
15:53:14 INFO  : System reset is completed.
15:53:17 INFO  : 'after 3000' command is executed.
15:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:53:21 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:53:21 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
15:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Boot mode is read from the target.
15:53:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:23 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:23 INFO  : 'set bp_53_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:26 INFO  : 'con -block -timeout 60' command is executed.
15:53:26 INFO  : 'bpremove $bp_53_23_fsbl_bp' command is executed.
15:53:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:29 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_53_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:29 INFO  : 'con' command is executed.
15:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:29 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
15:55:07 INFO  : Disconnected from the channel tcfchan#4.
15:56:19 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
15:56:19 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
15:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
15:56:31 INFO  : 'jtag frequency' command is executed.
15:56:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:31 INFO  : Context for 'APU' is selected.
15:56:31 INFO  : System reset is completed.
15:56:34 INFO  : 'after 3000' command is executed.
15:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
15:56:39 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
15:56:39 INFO  : Context for 'APU' is selected.
15:56:39 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
15:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:39 INFO  : Context for 'APU' is selected.
15:56:39 INFO  : Boot mode is read from the target.
15:56:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:40 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:40 INFO  : 'set bp_56_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:43 INFO  : 'con -block -timeout 60' command is executed.
15:56:43 INFO  : 'bpremove $bp_56_40_fsbl_bp' command is executed.
15:56:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:46 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_56_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:46 INFO  : 'con' command is executed.
15:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:46 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:02:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
16:02:26 INFO  : XSCT server has started successfully.
16:02:26 INFO  : Successfully done setting XSCT server connection channel  
16:02:26 INFO  : plnx-install-location is set to ''
16:02:26 INFO  : Successfully done setting workspace for the tool. 
16:02:27 INFO  : Platform repository initialization has completed.
16:02:28 INFO  : Registering command handlers for Vitis TCF services
16:02:30 INFO  : Successfully done query RDI_DATADIR 
16:04:30 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_psu_cortexa53_0'.
16:06:55 INFO  : No changes in MSS file content so sources will not be generated.
16:07:13 INFO  : No changes in MSS file content so sources will not be generated.
16:07:26 INFO  : No changes in MSS file content so sources will not be generated.
16:09:08 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
16:09:08 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
16:09:13 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:10:05 INFO  : Updating application flags with new BSP settings...
16:10:06 INFO  : Successfully updated application flags for project D3_zu.
16:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:10:29 INFO  : 'jtag frequency' command is executed.
16:10:29 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:10:29 INFO  : Context for 'APU' is selected.
16:10:29 INFO  : System reset is completed.
16:10:32 INFO  : 'after 3000' command is executed.
16:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:10:37 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:10:37 INFO  : Context for 'APU' is selected.
16:10:37 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:37 INFO  : Context for 'APU' is selected.
16:10:37 INFO  : Boot mode is read from the target.
16:10:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:38 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:38 INFO  : 'set bp_10_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:10:40 INFO  : 'con -block -timeout 60' command is executed.
16:10:40 INFO  : 'bpremove $bp_10_38_fsbl_bp' command is executed.
16:10:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:43 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_10_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:43 INFO  : 'con' command is executed.
16:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:10:43 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:11:46 INFO  : Disconnected from the channel tcfchan#2.
16:19:10 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
16:19:10 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
16:19:16 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:19:25 INFO  : 'jtag frequency' command is executed.
16:19:25 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:25 INFO  : Context for 'APU' is selected.
16:19:25 INFO  : System reset is completed.
16:19:28 INFO  : 'after 3000' command is executed.
16:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:19:33 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:19:33 INFO  : Context for 'APU' is selected.
16:19:33 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:19:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:33 INFO  : Context for 'APU' is selected.
16:19:33 INFO  : Boot mode is read from the target.
16:19:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:34 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:34 INFO  : 'set bp_19_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:37 INFO  : 'con -block -timeout 60' command is executed.
16:19:37 INFO  : 'bpremove $bp_19_34_fsbl_bp' command is executed.
16:19:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:40 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_19_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:40 INFO  : 'con' command is executed.
16:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:40 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:27:33 INFO  : Disconnected from the channel tcfchan#4.
16:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:27:43 INFO  : 'jtag frequency' command is executed.
16:27:43 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : System reset is completed.
16:27:46 INFO  : 'after 3000' command is executed.
16:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:27:51 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:27:51 INFO  : Context for 'APU' is selected.
16:27:51 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:51 INFO  : Context for 'APU' is selected.
16:27:51 INFO  : Boot mode is read from the target.
16:27:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:52 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:52 INFO  : 'set bp_27_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:27:54 INFO  : 'con -block -timeout 60' command is executed.
16:27:54 INFO  : 'bpremove $bp_27_52_fsbl_bp' command is executed.
16:27:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:57 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_27_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:57 INFO  : 'con' command is executed.
16:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:27:57 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:28:43 INFO  : Disconnected from the channel tcfchan#5.
16:30:03 INFO  : No changes in MSS file content so sources will not be generated.
16:31:20 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
16:31:20 INFO  : Result from executing command 'getPlatforms': D3_zu3_hw|D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/D3_zu3_hw.xpfm;top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
16:31:27 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:31:27 INFO  : Updating application flags with new BSP settings...
16:31:27 INFO  : Successfully updated application flags for project D3_zu.
16:32:19 INFO  : No changes in MSS file content so sources will not be generated.
16:33:04 INFO  : Result from executing command 'removePlatformRepo': 
16:33:55 INFO  : Result from executing command 'getProjects': D3_zu3_hw;top;top_1
16:33:55 INFO  : Result from executing command 'getPlatforms': top_1|D:/code/2Wproject/D3project/top_1/export/top_1/top_1.xpfm
16:33:55 INFO  : Checking for BSP changes to sync application flags for project 'D3_zu'...
16:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:34:09 INFO  : 'jtag frequency' command is executed.
16:34:09 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:09 INFO  : Context for 'APU' is selected.
16:34:10 INFO  : System reset is completed.
16:34:13 INFO  : 'after 3000' command is executed.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:34:17 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:34:17 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:17 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Boot mode is read from the target.
16:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:18 INFO  : 'set bp_34_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:34:20 INFO  : 'con -block -timeout 60' command is executed.
16:34:20 INFO  : 'bpremove $bp_34_18_fsbl_bp' command is executed.
16:34:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:23 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_34_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:23 INFO  : 'con' command is executed.
16:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:23 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:40:48 INFO  : Disconnected from the channel tcfchan#9.
16:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:40:56 INFO  : 'jtag frequency' command is executed.
16:40:56 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:40:56 INFO  : Context for 'APU' is selected.
16:40:56 INFO  : System reset is completed.
16:40:59 INFO  : 'after 3000' command is executed.
16:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:41:04 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:41:04 INFO  : Context for 'APU' is selected.
16:41:04 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:04 INFO  : Context for 'APU' is selected.
16:41:04 INFO  : Boot mode is read from the target.
16:41:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:05 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:05 INFO  : 'set bp_41_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:08 INFO  : 'con -block -timeout 60' command is executed.
16:41:08 INFO  : 'bpremove $bp_41_5_fsbl_bp' command is executed.
16:41:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:11 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_41_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:11 INFO  : 'con' command is executed.
16:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:11 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
16:42:57 INFO  : Disconnected from the channel tcfchan#10.
16:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249858006' is selected.
16:43:03 INFO  : 'jtag frequency' command is executed.
16:43:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:43:03 INFO  : Context for 'APU' is selected.
16:43:04 INFO  : System reset is completed.
16:43:07 INFO  : 'after 3000' command is executed.
16:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}' command is executed.
16:43:11 INFO  : Device configured successfully with "D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit"
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : Hardware design and registers information is loaded from 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa'.
16:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:11 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : Boot mode is read from the target.
16:43:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:12 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:12 INFO  : 'set bp_43_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:43:16 INFO  : 'con -block -timeout 60' command is executed.
16:43:16 INFO  : 'bpremove $bp_43_12_fsbl_bp' command is executed.
16:43:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:18 INFO  : The application 'D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249858006" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249858006-14710093-0"}
fpga -file D:/code/2Wproject/D3project/D3_zu/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/hw/top03.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu3_hw/export/D3_zu3_hw/sw/D3_zu3_hw/boot/fsbl.elf
set bp_43_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/code/2Wproject/D3project/D3_zu/Debug/D3_zu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:18 INFO  : 'con' command is executed.
16:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:43:18 INFO  : Launch script is exported to file 'D:\code\2Wproject\D3project\D3_zu_system\_ide\scripts\debugger_d3_zu-default.tcl'
18:16:30 INFO  : Disconnected from the channel tcfchan#11.
18:17:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
18:17:13 INFO  : XSCT server has started successfully.
18:17:13 INFO  : Successfully done setting XSCT server connection channel  
18:17:13 INFO  : plnx-install-location is set to ''
18:17:13 INFO  : Successfully done setting workspace for the tool. 
18:17:15 INFO  : Platform repository initialization has completed.
18:17:16 INFO  : Registering command handlers for Vitis TCF services
18:17:18 INFO  : Successfully done query RDI_DATADIR 
18:27:34 ERROR : Error occurred while generating bsp sources for the domain 'freertos10_xilinx_domain'.
18:28:38 INFO  : No changes in MSS file content so sources will not be generated.
18:28:59 INFO  : No changes in MSS file content so sources will not be generated.
18:29:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\code\2Wproject\D3project\temp_xsdb_launch_script.tcl
18:29:20 INFO  : Platform repository initialization has completed.
18:29:20 INFO  : XSCT server has started successfully.
18:29:21 INFO  : Registering command handlers for Vitis TCF services
18:29:21 INFO  : Successfully done setting XSCT server connection channel  
18:29:21 INFO  : plnx-install-location is set to ''
18:29:21 INFO  : Successfully done query RDI_DATADIR 
18:29:21 INFO  : Successfully done setting workspace for the tool. 
19:10:01 INFO  : No changes in MSS file content so sources will not be generated.
19:10:11 INFO  : No changes in MSS file content so sources will not be generated.
