#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a4f0f6dec0 .scope module, "register_file_tb" "register_file_tb" 2 30;
 .timescale 0 0;
v000001a4f0ea40f0_0 .net "busa", 3 0, v000001a4f0f6e280_0;  1 drivers
v000001a4f0ea4190_0 .net "busb", 3 0, v000001a4f0e96660_0;  1 drivers
v000001a4f0ea4230_0 .var "busw", 3 0;
v000001a4f0efc480_0 .var "clk", 0 0;
v000001a4f0efc520_0 .var "ra", 3 0;
v000001a4f0efc5c0_0 .var "rb", 3 0;
v000001a4f0efcac0_0 .var "rst", 0 0;
v000001a4f0efcd40_0 .var "rw", 3 0;
v000001a4f0efca20_0 .var "write_enable", 0 0;
S_000001a4f0f6e050 .scope module, "r1" "reg_op" 2 36, 2 1 0, S_000001a4f0f6dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "ra";
    .port_info 4 /INPUT 4 "rb";
    .port_info 5 /INPUT 4 "rw";
    .port_info 6 /OUTPUT 4 "busa";
    .port_info 7 /OUTPUT 4 "busb";
    .port_info 8 /INPUT 4 "busw";
v000001a4f0f6e280_0 .var "busa", 3 0;
v000001a4f0e96660_0 .var "busb", 3 0;
v000001a4f0e96700_0 .net "busw", 3 0, v000001a4f0ea4230_0;  1 drivers
v000001a4f0e967a0_0 .net "clk", 0 0, v000001a4f0efc480_0;  1 drivers
v000001a4f0e96840_0 .var/i "i", 31 0;
v000001a4f0e968e0_0 .net "ra", 3 0, v000001a4f0efc520_0;  1 drivers
v000001a4f0ea3dd0_0 .net "rb", 3 0, v000001a4f0efc5c0_0;  1 drivers
v000001a4f0ea3e70 .array "register_file", 0 15, 3 0;
v000001a4f0ea3f10_0 .net "rst", 0 0, v000001a4f0efcac0_0;  1 drivers
v000001a4f0ea3fb0_0 .net "rw", 3 0, v000001a4f0efcd40_0;  1 drivers
v000001a4f0ea4050_0 .net "write_enable", 0 0, v000001a4f0efca20_0;  1 drivers
E_000001a4f0e98e10 .event posedge, v000001a4f0e967a0_0;
    .scope S_000001a4f0f6e050;
T_0 ;
    %wait E_000001a4f0e98e10;
    %load/vec4 v000001a4f0ea3f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a4f0e96840_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001a4f0e96840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v000001a4f0e96840_0;
    %store/vec4a v000001a4f0ea3e70, 4, 0;
    %load/vec4 v000001a4f0e96840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a4f0e96840_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v000001a4f0ea4050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001a4f0e96700_0;
    %load/vec4 v000001a4f0ea3fb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001a4f0ea3e70, 4, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001a4f0e968e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a4f0ea3e70, 4;
    %store/vec4 v000001a4f0f6e280_0, 0, 4;
    %load/vec4 v000001a4f0ea3dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a4f0ea3e70, 4;
    %store/vec4 v000001a4f0e96660_0, 0, 4;
T_0.5 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a4f0f6dec0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001a4f0efc480_0;
    %inv;
    %store/vec4 v000001a4f0efc480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a4f0f6dec0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efc480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %vpi_call 2 41 "$monitor", "Time=%f, clk=%b, rst =%b, write_enable=%b ra=%4b, rb=%4b rw=%4b busa=%4b, busb=%4b busw=%4b", $time, v000001a4f0efc480_0, v000001a4f0efcac0_0, v000001a4f0efca20_0, v000001a4f0efc520_0, v000001a4f0efc5c0_0, v000001a4f0efcd40_0, v000001a4f0ea40f0_0, v000001a4f0ea4190_0, v000001a4f0ea4230_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a4f0efc520_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a4f0efc5c0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a4f0efcd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a4f0ea4230_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a4f0efcd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a4f0ea4230_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a4f0efc520_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a4f0efc5c0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a4f0efcd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a4f0ea4230_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4f0efca20_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a4f0efc520_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a4f0efc5c0_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_assign.v";
