<paper id="1596766545"><title>A case study of partially evaluated hardware circuits: Key-specific DES</title><year>1997</year><authors><author org="University of California" id="2289739033">Jason Leonard</author><author org="University of California" id="741014538">William H. Mangione-Smith</author></authors><n_citation>49</n_citation><doc_type>Conference</doc_type><references><reference>1991374982</reference><reference>2113537458</reference><reference>2137165269</reference><reference>2149933188</reference></references><venue id="1191474766" type="C">Field-Programmable Logic and Applications</venue><doi>10.1007/3-540-63465-7_220</doi><keywords><keyword weight="0.65441">Multiple encryption</keyword><keyword weight="0.51316">Partial evaluation</keyword><keyword weight="0.53498">Cryptography</keyword><keyword weight="0.45243">Computer science</keyword><keyword weight="0.63601">Disk encryption hardware</keyword><keyword weight="0.64418">Disk encryption theory</keyword><keyword weight="0.45568">Real-time computing</keyword><keyword weight="0.66604">Encryption</keyword><keyword weight="0.47942">Control reconfiguration</keyword><keyword weight="0.45862">Distributed computing</keyword><keyword weight="0.4576">Parallel computing</keyword><keyword weight="0.53983">Field-programmable gate array</keyword><keyword weight="0.47439">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>FPGA based data encryption provides greater flexibility than ASICs and higher performance than software. Because FPGAs can be reprogrammed, they allow a single integrated circuit to efficiently implement multiple encryption algorithms. Furthermore, the ability to program FPGAs at runtime can be used to improve the performance through dynamic optimization. This paper describes the application of partial evaluation to an implementation of the Data Encryption Standard (DES). Each end user of a DES session shares a secret key, and this knowledge can be used to improve circuit performance. Key-specific encryption circuits require fewer resources and have shorter critical paths than the completely general design. By applying partial evaluation to DES on a Xilinx XC4000 series device we have reduced the CLB usage by 45% and improved the encryption bandwidth by 35%.</abstract></paper>