# Reading pref.tcl
# do lab05_run_msim_rtl_verilog.do
# if ![file isdirectory lab05_iputf_libs] {
# 	file mkdir lab05_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/engn1640/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5_sim/pll_lab5.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:51 on Mar 15,2021
# vlog -reportprogress 300 D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5_sim/pll_lab5.vo 
# -- Compiling module pll_lab5
# 
# Top level modules:
# 	pll_lab5
# End time: 01:20:52 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:52 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 01:20:52 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:52 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 01:20:52 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:53 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:20:53 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:53 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:20:54 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:54 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 01:20:54 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:54 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 01:20:54 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches {D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:54 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches" D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 01:20:55 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:55 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 01:20:55 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1 {D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:55 on Mar 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/engn1640/projects/sultan_and_michael_lab5/proj1" D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 01:20:56 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:26 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:21:26 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:26 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 01:21:27 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:27 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 01:21:27 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:27 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 01:21:27 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:27 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 01:21:28 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:28 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 01:21:28 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:28 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram_bb.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 01:21:29 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:29 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v 
# -- Compiling module pll_lab5
# 
# Top level modules:
# 	pll_lab5
# End time: 01:21:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:29 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:21:29 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:30 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 01:21:30 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:30 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5_bb.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 01:21:30 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:30 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 01:21:31 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:31 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2_bb.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 01:21:31 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:34 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 01:21:34 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:34 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 01:21:35 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:35 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v 
# -- Compiling module imm_gen_test
# 
# Top level modules:
# 	imm_gen_test
# End time: 01:21:35 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:35 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:21:36 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:36 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab5_prog2_test
# 
# Top level modules:
# 	lab5_prog2_test
# End time: 01:21:36 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:36 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 01:21:36 on Mar 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:36 on Mar 15,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v 
# -- Compiling module reg_file_test
# 
# Top level modules:
# 	reg_file_test
# End time: 01:21:37 on Mar 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.lab5_tb
# vsim work.lab5_tb 
# Start time: 01:21:55 on Mar 15,2021
# Loading work.lab5_tb
# Loading work.lab05_for_test
# Loading work.imm_gen
# Loading work.control_unit
# Loading work.reg_file
# Loading work.alu_control
# Loading work.alu
add wave -position insertpoint  \
sim:/lab5_tb/CLOCK_50 \
sim:/lab5_tb/instr \
sim:/lab5_tb/Y \
sim:/lab5_tb/rd1 \
sim:/lab5_tb/rd2 \
sim:/lab5_tb/out
run -all
#                  100 instr=00000093 Y=00000000 rd1=00000000 rd2=00000000 out=00000000
#                  200 instr=01000113 Y=00000010 rd1=00000000 rd2=00000000 out=00000010
#                  300 instr=06400193 Y=00000000 rd1=00000000 rd2=00000000 out=00000064
#                  400 instr=00800213 Y=00000008 rd1=00000000 rd2=00000000 out=00000008
#                  500 instr=002082b3 Y=00000010 rd1=00000000 rd2=00000010 out=00000000
#                  600 instr=00418333 Y=00000008 rd1=00000000 rd2=00000008 out=00000000
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v(43)
#    Time: 600 ns  Iteration: 0  Instance: /lab5_tb
# Break in Module lab5_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v line 43
vsim work.lab5_prog2_test
# End time: 01:22:33 on Mar 15,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim work.lab5_prog2_test 
# Start time: 01:22:33 on Mar 15,2021
# Loading work.lab5_prog2_test
# Loading work.lab05_for_test
# Loading work.imm_gen
# Loading work.control_unit
# Loading work.reg_file
# Loading work.alu_control
# Loading work.alu
add wave -position insertpoint  \
sim:/lab5_prog2_test/CLOCK_50 \
sim:/lab5_prog2_test/instr \
sim:/lab5_prog2_test/Y \
sim:/lab5_prog2_test/rd1 \
sim:/lab5_prog2_test/rd2 \
sim:/lab5_prog2_test/out
run -all
#                  100 instr=00800293 Y=00000008 rd1=00000000 rd2=00000000 out=00000008
#                  200 instr=00f00313 Y=0000000f rd1=00000000 rd2=00000000 out=0000000f
#                  300 instr=0062a023 Y=00000008 rd1=00000008 rd2=0000000f out=00000000
#                  400 instr=005303b3 Y=00000017 rd1=0000000f rd2=00000008 out=00000000
#                  500 instr=40530e33 Y=00000007 rd1=0000000f rd2=00000008 out=00000000
#                  600 instr=03c384b3 Y=000000a1 rd1=00000017 rd2=00000007 out=00000000
#                  700 instr=00428293 Y=0000000c rd1=00000008 rd2=00000000 out=00000004
#                  800 instr=ffc2a903 Y=00000008 rd1=0000000c rd2=00000007 out=fffffffc
#                  900 instr=41248933 Y=xxxxxxxx rd1=000000a1 rd2=zzzzzzzz out=00000000
#                 1000 instr=00291913 Y=xxxxxxxX rd1=xxxxxxxx rd2=00000000 out=00000002
#                 1100 instr=0122a023 Y=0000000c rd1=0000000c rd2=xxxxxxxX out=00000000
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v(53)
#    Time: 1100 ns  Iteration: 0  Instance: /lab5_prog2_test
# Break in Module lab5_prog2_test at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v line 53
