{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756644830359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756644830360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 18:23:50 2025 " "Processing started: Sun Aug 31 18:23:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756644830360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644830360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jkff_dff_mux -c jkff_dff_mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off jkff_dff_mux -c jkff_dff_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644830360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756644831035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756644831036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644842687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_using_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file jkff_using_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jkff_using_dff " "Found entity 1: jkff_using_dff" {  } { { "jkff_using_dff.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/jkff_using_dff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644842691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_positive_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_positive_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_positive_level_sensitive " "Found entity 1: d_latch_positive_level_sensitive" {  } { { "dlatch_positive_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_positive_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644842693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_negative_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_negative_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_negative_level_sensitive " "Found entity 1: d_latch_negative_level_sensitive" {  } { { "dlatch_negative_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_negative_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644842696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_edgetrigger_using_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_edgetrigger_using_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_edgeTrigger_using_mux " "Found entity 1: d_ff_edgeTrigger_using_mux" {  } { { "d_ff_edgeTrigger_using_mux.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644842699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jkff_using_dff " "Elaborating entity \"jkff_using_dff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756644842745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_edgeTrigger_using_mux d_ff_edgeTrigger_using_mux:d " "Elaborating entity \"d_ff_edgeTrigger_using_mux\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\"" {  } { { "jkff_using_dff.v" "d" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/jkff_using_dff.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644842748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_positive_level_sensitive d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave " "Elaborating entity \"d_latch_positive_level_sensitive\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave\"" {  } { { "d_ff_edgeTrigger_using_mux.v" "slave" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644842779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave\|mux21:m " "Elaborating entity \"mux21\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\|d_latch_positive_level_sensitive:slave\|mux21:m\"" {  } { { "dlatch_positive_level_sensitive.v" "m" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/dlatch_positive_level_sensitive.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644842788 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "master d_latch_negative_level_sensitiv " "Node instance \"master\" instantiates undefined entity \"d_latch_negative_level_sensitiv\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "d_ff_edgeTrigger_using_mux.v" "master" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back_up/d_ff_edgeTrigger_using_mux.v" 7 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1756644842796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756644842872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 31 18:24:02 2025 " "Processing ended: Sun Aug 31 18:24:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756644842872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756644842872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756644842872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644842872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644843601 ""}
