rvl_alias "sys_clk" "sys_clk";
BLOCK RESETPATHS;
BLOCK ASYNCPATHS;
BLOCK JTAGPATHS;

SYSCONFIG CONFIG_IOVOLTAGE=3.3 MCCLK_FREQ=38.8;

BANK 2 VCCIO 1.5 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 3.3 V;

LOCATE VREF "BANK_6_VREF" SITE "V4";

################################################################################
#
# CLOCKS AND RESETS AND STROBES
#
################################################################################

#IOBUF  PORT "MIB_MASTER_RESET" IO_TYPE=LVCMOS33;
#LOCATE COMP "MIB_MASTER_RESET" SITE "AB5"; # GPMC.S22 (DDRCC6.S39)

CLOCK_TO_OUT PORT "MIB_MASTER_RESET" MAX 5 ns MIN 1 ns CLKPORT "CFG_CLK"; 


IOBUF  PORT "CFG_CLK" IO_TYPE=LVPECL33;
LOCATE COMP "CFG_CLK" SITE "AD1";

FREQUENCY PORT "CFG_CLK" 125.000000 MHz;

USE PRIMARY NET �sys_clk�;
USE PRIMARY NET �mib_clk�;


################################################################################
# CDC SYSTEM CLOCK <---> MIB CLOCK
################################################################################

BLOCK PATH FROM CLKNET "sys_clk" TO CLKNET "mib_clk";
BLOCK PATH FROM CLKNET "mib_clk" TO CLKNET "sys_clk";


################################################################################
# CDC INTERNAL OSCILLATOR <---> SYSTEM CLOCK
################################################################################

BLOCK PATH FROM CLKNET "int_osc_clk" TO CLKNET "sys_clk";
BLOCK PATH FROM CLKNET "sys_clk"     TO CLKNET "int_osc_clk";


################################################################################
# CDC INTERNAL OSCILLATOR <---> MIB CLOCK
################################################################################

BLOCK PATH FROM CLKNET "int_osc_clk" TO CLKNET "mib_clk";
BLOCK PATH FROM CLKNET "mib_clk"     TO CLKNET "int_osc_clk";


################################################################################
#
# LEDS
#
################################################################################

IOBUF  PORT "LED_D3" IO_TYPE=LVCMOS33 PULLMODE=NONE;
LOCATE COMP "LED_D3" SITE "Y32";

IOBUF  PORT "LED_D10" IO_TYPE=LVCMOS33 PULLMODE=NONE;
LOCATE COMP "LED_D10" SITE "W31";

IOBUF  PORT "LED_D11" IO_TYPE=LVCMOS33 PULLMODE=NONE;
LOCATE COMP "LED_D11" SITE "V32";


################################################################################
#
# MIB/GPMC BUS 
#
################################################################################

DEFINE PORT GROUP "MIB_AD_GRP" "MIB_AD[*]";

#
#
# ASSUMPTIONS:
# SLAVE FPGA CLOCK-TO-OUT DELAY IS BETWEEN 1 TO 5 ns (SEE ECP5 FAMILY DATA SHEET AND MAKE SURE THAT ADC FPGA USED PIO OUTPUT REGISTERS)
# BOARD TRACE DELAY + FPGA-TO-FPGA CLOCK SKEW <= 2 ns;
# PLL CMD CLOCK SKEW BETWEEN FPGAS WORST CASE IS 8 ns (ASSUMING 125MHz SYSTEM CLOCK DIVIDED BY 5 TO PRODUCE 25MHz COMMAND CLOCK)
#

INPUT_SETUP GROUP "MIB_AD_GRP"        1 ns HOLD 1 ns CLKPORT "CLK"; 
# INPUT_SETUP PORT  "MIB_START"         1 ns HOLD 1 ns CLKPORT "CLK";
# INPUT_SETUP PORT  "MIB_RD_WR_N"       1 ns HOLD 1 ns CLKPORT "CLK";
# INPUT_SETUP PORT  "MIB_TBIT"          1 ns HOLD 1 ns CLKPORT "CLK";

# TODO: NEED TO LOOK INTO WHY 5 ns WAS THE BEST I COULD DO FOR MAX CLOCK_TO_OUT DELAY (PROBABLY DUE TO THE FPGA BANK WE'RE USING)

CLOCK_TO_OUT GROUP "MIB_AD_GRP"    MAX 5 ns MIN 1 ns CLKPORT "CLK"; 
# CLOCK_TO_OUT PORT  "MIB_SLAVE_ACK" MAX 5 ns MIN 1 ns CLKPORT "CLK"; 

IOBUF GROUP "MIB_AD_GRP"        PULLMODE=NONE IO_TYPE=LVCMOS33;
# IOBUF PORT  "MIB_START"         PULLMODE=NONE IO_TYPE=LVCMOS33;
# IOBUF PORT  "MIB_RD_WR_N"       PULLMODE=NONE IO_TYPE=LVCMOS33;
# IOBUF PORT  "MIB_SLAVE_ACK"     PULLMODE=NONE IO_TYPE=LVCMOS33;
# IOBUF PORT  "MIB_TBIT"          PULLMODE=NONE IO_TYPE=LVCMOS33;


# LOCATE COMP "MIB_AD[0]"     SITE "R3";  # DDRCC6.S17
# LOCATE COMP "MIB_AD[1]"     SITE "AD6"; # DDRCC6.S43
# LOCATE COMP "MIB_AD[2]"     SITE "N1";  # DDRCC6.S19
# LOCATE COMP "MIB_AD[3]"     SITE "P1";  # DDRCC6.S20
# LOCATE COMP "MIB_AD[4]"     SITE "U2";  # DDRCC6.S21
# LOCATE COMP "MIB_AD[5]"     SITE "U3";  # DDRCC6.S22
# LOCATE COMP "MIB_AD[6]"     SITE "R1";  # DDRCC6.S23
# LOCATE COMP "MIB_AD[7]"     SITE "T2";  # DDRCC6.S24
# LOCATE COMP "MIB_AD[8]"     SITE "W3";  # DDRCC6.S25
# LOCATE COMP "MIB_AD[9]"     SITE "Y3";  # DDRCC6.S26
# LOCATE COMP "MIB_AD[10]"    SITE "T1";  # DDRCC6.S27
# LOCATE COMP "MIB_AD[11]"    SITE "U1";  # DDRCC6.S28
# LOCATE COMP "MIB_AD[12]"    SITE "V1";  # DDRCC6.S29
# LOCATE COMP "MIB_AD[13]"    SITE "W1";  # DDRCC6.S30
# LOCATE COMP "MIB_AD[14]"    SITE "T4";  # DDRCC6.S10
# LOCATE COMP "MIB_AD[15]"    SITE "R4";  # DDRCC6.S8 
# LOCATE COMP "MIB_AD[16]"   	SITE "P3";  # DDRCC6.S16
LOCATE COMP "MIB_AD[17]"   	SITE "W5";  # DDRCC6.S34
LOCATE COMP "MIB_AD[18]"   	SITE "Y4";  # DDRCC6.S35
LOCATE COMP "MIB_AD[19]" 	SITE "W4";  # DDRCC6.S36
LOCATE COMP "MIB_AD[20]" 	SITE "AC6"; # GPMC.S21 (DDRCC6.S38)
# LOCATE COMP "MIB_RD_WR_N"   SITE "P3";  # DDRCC6.S16
# LOCATE COMP "MIB_START"     SITE "W5";  # DDRCC6.S34
# LOCATE COMP "MIB_TBIT"      SITE "Y4";  # DDRCC6.S35
# LOCATE COMP "MIB_SLAVE_ACK" SITE "W4";  # DDRCC6.S36
# LOCATE COMP "MIB_COUNTER_LOCK" SITE "AC6"; # GPMC.S21 (DDRCC6.S38)

# NOTE: DON'T USE GPMC.S22, IT'S BEING USED AS MIB_MASTER_RESET ABOVE!



################################################################################
#
# ETH, ADC, DAC SLAVE SERIAL PROGRAMMING INTERFACES (FPGACFG2, FPGACFG1, FPGACFG0)
#
################################################################################

IOBUF  PORT "ETH_CFG_PROGN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ETH_CFG_CCLK"  PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ETH_CFG_DI"    PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ETH_CFG_INITN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ETH_CFG_DONE"  PULLMODE=NONE IO_TYPE=LVCMOS15;

IOBUF  PORT "ADC_CFG_PROGN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ADC_CFG_CCLK"  PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ADC_CFG_DI"    PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ADC_CFG_INITN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "ADC_CFG_DONE"  PULLMODE=NONE IO_TYPE=LVCMOS15;

IOBUF  PORT "DAC_CFG_PROGN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "DAC_CFG_CCLK"  PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "DAC_CFG_DI"    PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "DAC_CFG_INITN" PULLMODE=NONE IO_TYPE=LVCMOS15;
IOBUF  PORT "DAC_CFG_DONE"  PULLMODE=NONE IO_TYPE=LVCMOS15;

LOCATE COMP "ETH_CFG_PROGN" SITE "C29";
LOCATE COMP "ETH_CFG_CCLK"  SITE "C32";
LOCATE COMP "ETH_CFG_DI"    SITE "C31";
LOCATE COMP "ETH_CFG_INITN" SITE "F32";
LOCATE COMP "ETH_CFG_DONE"  SITE "C30";

LOCATE COMP "ADC_CFG_PROGN" SITE "F31";
LOCATE COMP "ADC_CFG_CCLK"  SITE "E29";
LOCATE COMP "ADC_CFG_DI"    SITE "F29";
LOCATE COMP "ADC_CFG_INITN" SITE "E30";
LOCATE COMP "ADC_CFG_DONE"  SITE "F30";

LOCATE COMP "DAC_CFG_PROGN" SITE "D29";
LOCATE COMP "DAC_CFG_CCLK"  SITE "E32";
LOCATE COMP "DAC_CFG_DI"    SITE "D32";
LOCATE COMP "DAC_CFG_INITN" SITE "H32";
LOCATE COMP "DAC_CFG_DONE"  SITE "D30";


################################################################################
#
# CONFIG FLASH
#
################################################################################

IOBUF  PORT "CFG_SPI_SN"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CFG_SPI_DQ0" PULLMODE=NONE IO_TYPE=LVCMOS33; 
IOBUF  PORT "CFG_SPI_DQ1" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CFG_SPI_DQ2" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CFG_SPI_DQ3" PULLMODE=NONE IO_TYPE=LVCMOS33;

LOCATE COMP "CFG_SPI_SN"  SITE "AJ3";
LOCATE COMP "CFG_SPI_DQ0" SITE "AK2";
LOCATE COMP "CFG_SPI_DQ1" SITE "AJ2";
LOCATE COMP "CFG_SPI_DQ2" SITE "AM2";
LOCATE COMP "CFG_SPI_DQ3" SITE "AL1";


################################################################################
#
# DAC CTRL
#
################################################################################


IOBUF  PORT "DAC_CTRL_TXENABLE" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_SLEEP"    PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_SDIO"     PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_SDENN"    PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_SCLK"     PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_RESETN"   PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "DAC_CTRL_SDO"      PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "DAC_CTRL_ALARM"    PULLMODE=NONE IO_TYPE=LVCMOS33;

LOCATE COMP "DAC_CTRL_TXENABLE" SITE "U28"; 
LOCATE COMP "DAC_CTRL_SLEEP"    SITE "V27"; 
LOCATE COMP "DAC_CTRL_SDIO"     SITE "U29"; 
LOCATE COMP "DAC_CTRL_SDENN"    SITE "U26"; 
LOCATE COMP "DAC_CTRL_SCLK"     SITE "V26"; 
LOCATE COMP "DAC_CTRL_RESETN"   SITE "V29"; 
#LOCATE COMP "DAC_CTRL_SDO"      SITE "U31"; 
LOCATE COMP "DAC_CTRL_ALARM"    SITE "U30"; 


################################################################################
#
# ADC CTRL 
#
################################################################################


IOBUF  PORT "ADC_CTRL_SEN"   PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "ADC_CTRL_SDATA" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "ADC_CTRL_SCLK"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "ADC_CTRL_RESET" PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "ADC_CTRL_SDOUT" PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "ADC_CTRL_CTRL1" PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "ADC_CTRL_CTRL2" PULLMODE=NONE IO_TYPE=LVCMOS33;

LOCATE COMP "ADC_CTRL_SEN"    SITE "Y28"; 
LOCATE COMP "ADC_CTRL_SDATA"  SITE "U32"; 
LOCATE COMP "ADC_CTRL_SCLK"   SITE "T32"; 
LOCATE COMP "ADC_CTRL_RESET"  SITE "Y30"; 
#LOCATE COMP "ADC_CTRL_SDOUT"  SITE ""; 
#LOCATE COMP "ADC_CTRL_CTRL1"  SITE ""; 
#LOCATE COMP "ADC_CTRL_CTRL2"  SITE ""; 


################################################################################
#
# CLOCK CHIP (LMK04826) CTRL
#
################################################################################


IOBUF  PORT "CLK_CTRL_SEL0"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_SEL1"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_SDIO"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_SCK"   PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_RESET" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_CSN"   PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "CLK_CTRL_SYNC"  PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "CLK_CTRL_LD1"   PULLMODE=NONE IO_TYPE=LVCMOS33;
#IOBUF  PORT "CLK_CTRL_LD2"   PULLMODE=NONE IO_TYPE=LVCMOS33;

LOCATE COMP "CLK_CTRL_SEL0"  SITE "T29"; 
LOCATE COMP "CLK_CTRL_SEL1"  SITE "T30"; 
LOCATE COMP "CLK_CTRL_SDIO"  SITE "R30"; 
LOCATE COMP "CLK_CTRL_SCK"   SITE "R32"; 
LOCATE COMP "CLK_CTRL_RESET" SITE "R29"; 
LOCATE COMP "CLK_CTRL_CSN"   SITE "P32"; 
LOCATE COMP "CLK_CTRL_SYNC"  SITE "W32"; 
#LOCATE COMP "CLK_CTRL_LD1"   SITE "T31"; 
#LOCATE COMP "CLK_CTRL_LD2"   SITE "T28"; 


################################################################################
#
# SYNTH CLOCK CHIP (LMK04133) CTRL
#
################################################################################


IOBUF  PORT "SYNTH_CTRL_LE"   PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "SYNTH_CTRL_DATA" PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "SYNTH_CTRL_CLK"  PULLMODE=NONE IO_TYPE=LVCMOS33;
IOBUF  PORT "SYNTH_CTRL_GOE"  PULLMODE=NONE IO_TYPE=LVCMOS33;

LOCATE COMP "SYNTH_CTRL_LE"   SITE "P30"; 
LOCATE COMP "SYNTH_CTRL_DATA" SITE "N32"; 
LOCATE COMP "SYNTH_CTRL_CLK"  SITE "P31"; 
LOCATE COMP "SYNTH_CTRL_GOE"  SITE "P29";
