;redcode
;assert 1
	SUB @121, 106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, @-124
	SUB @127, 106
	SLT -131, 103
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	MOV -7, <-20
	DJN -1, <-101
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	JMZ <-121, 103
	JMZ <-121, 103
	DJN 0, 0
	SUB 0, 30
	SUB 0, 3
	DJN -1, <-141
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	MOV -7, <-20
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	SLT -131, 103
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	MOV -7, <-20
	DJN -1, <-101
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	JMZ <-121, 103
	JMZ <-121, 103
	DJN 0, 0
	SUB 0, 30
	SUB 0, 3
	DJN -1, <-141
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	MOV -7, <-20
	SLT -131, 103
	DJN -1, <-101
	MOV -7, <-20
	SUB 0, 3
	MOV -7, <-20
	ADD 0, 0
	DJN -1, <-141
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	SUB 0, 3
	SUB @127, 206
	MOV -7, <-20
	SLT -131, 103
	DJN 0, 0
	SUB @127, 106
	SUB <0, 0
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	SUB 0, 3
	SUB @127, 106
	JMZ <-121, 103
	DJN 0, 0
	MOV -7, <-20
	SUB 0, 30
	MOV -7, <-20
	DJN 0, 0
	MOV -7, <-20
	SUB 0, 30
