INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sim_1/new/Processor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_TB
