Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U1$reg0		18	13		#r14
f1_0_stencil$d_reg__U10$reg0		12	13		#r15
f1_0_stencil$d_reg__U11$reg0		12	9		#r16
f1_0_stencil$d_reg__U12$reg0		12	7		#r17
f1_0_stencil$d_reg__U2$reg0		18	11		#r18
f1_0_stencil$d_reg__U3$reg0		20	11		#r19
f1_0_stencil$d_reg__U4$reg0		20	13		#r20
f1_0_stencil$d_reg__U5$reg0		22	11		#r21
f1_0_stencil$d_reg__U6$reg0		22	9		#r22
f1_0_stencil$d_reg__U7$reg0		18	7		#r23
f1_0_stencil$d_reg__U8$reg0		20	7		#r24
f1_0_stencil$d_reg__U9$reg0		14	13		#r25
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		15	12		#m26
f1_temp_blur_unnormalized_stencil_clkwrk_dsa2$ub_f1_temp_blur_unnormalized_stencil_clkwrk_dsa2_BANK_0_garnet		7	4		#m28
f1_temp_stencil$d_reg__U15$reg0		4	13		#r29
f1_temp_stencil$d_reg__U16$reg0		2	13		#r30
f1_temp_stencil$d_reg__U17$reg0		6	11		#r31
f1_temp_stencil$d_reg__U18$reg0		6	9		#r32
f1_temp_stencil$d_reg__U19$reg0		12	11		#r33
f1_temp_stencil$d_reg__U20$reg0		10	11		#r34
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		7	12		#m35
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		15	14		#m48
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		15	4		#m61
f2_temp_blur_unnormalized_stencil_clkwrk_dsa3$ub_f2_temp_blur_unnormalized_stencil_clkwrk_dsa3_BANK_0_garnet		15	8		#m63
f2_temp_stencil$d_reg__U25$reg0		16	3		#r64
f2_temp_stencil$d_reg__U26$reg0		18	3		#r65
f2_temp_stencil$d_reg__U27$reg0		14	1		#r66
f2_temp_stencil$d_reg__U28$reg0		14	3		#r67
f2_temp_stencil$d_reg__U29$reg0		10	7		#r68
f2_temp_stencil$d_reg__U30$reg0		10	9		#r69
f2_temp_stencil$d_reg__U31$reg0		18	9		#r70
f2_temp_stencil$d_reg__U32$reg0		20	9		#r71
f2_temp_stencil$d_reg__U33$reg0		10	13		#r72
f2_temp_stencil$d_reg__U34$reg0		10	15		#r73
f2_temp_stencil$d_reg__U35$reg0		8	15		#r74
f2_temp_stencil$d_reg__U36$reg0		8	13		#r75
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		15	6		#m76
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		15	10		#m78
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		23	8		#m80
hw_input_global_wrapper_stencil$d_reg__U40$reg0		2	11		#r81
hw_input_global_wrapper_stencil$d_reg__U41$reg0		2	9		#r82
hw_input_global_wrapper_stencil$d_reg__U42$reg0		4	7		#r83
hw_input_global_wrapper_stencil$d_reg__U43$reg0		4	5		#r84
hw_input_global_wrapper_stencil$d_reg__U44$reg0		12	15		#r85
hw_input_global_wrapper_stencil$d_reg__U45$reg0		18	15		#r86
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	8		#m87
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		7	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		8	3		#r101
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I103
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		16	1		#r104
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		16	5		#r105
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		8	7		#r106
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		4	9		#r107
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		4	11		#r108
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		8	9		#r109
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r102
io1in_reset		1	0		#i110
io1in_reset$reg10		12	5		#r113
io1in_reset$reg11		12	3		#r114
io1in_reset$reg12		16	11		#r115
io1in_reset$reg13		6	5		#r116
io1in_reset$reg14		8	11		#r117
io1in_reset$reg15		16	13		#r118
io1in_reset$reg16		14	5		#r119
io1in_reset$reg17		16	9		#r120
io1in_reset$reg18		16	7		#r121
io1in_reset$reg19		14	9		#r122
io1in_reset$reg20		14	7		#r123
io1in_reset$reg21		6	7		#r124
io1in_reset$reg22		6	3		#r125
io1in_reset$reg8		8	1		#r111
io1in_reset$reg9		8	5		#r112
op_hcompute_blur_unnormalized_stencil$inner_compute$i2132_i2133_i131		19	16		#p2
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$_join_i2172_i364		9	14		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_0$_join_i2142_i1110		19	14		#p3
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_0$opN_1$_join_i2149_i2127		11	14		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$_join_i2171_i2127		5	6		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_434_452_453_tree$opN_1$opN_0$_join_i2167_i2127		3	6		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$_join_i2164_i1808		1	8		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_0$_join_i2158_i1110		3	8		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_440_443_444_tree$opN_1$_join_i2163_i2127		1	10		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_435_436_i2145_i1461		11	16		#p4
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_435_438_i2153_i1461		3	4		#p9
op_hcompute_f0_up_stencil$inner_compute$add_l0_up_stencil_1_h0_0_stencil_1_833_i2211_i1808		11	4		#p100
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i2216_i2217_i131		11	2		#p49
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$_join_i2256_i364		13	6		#p59
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_0$_join_i2226_i1110		13	2		#p50
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_0$opN_1$_join_i2233_i2127		13	12		#p52
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$_join_i2255_i2127		17	6		#p58
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_543_561_562_tree$opN_1$opN_0$_join_i2251_i2127		19	8		#p57
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$_join_i2248_i1808		19	12		#p55
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_0$_join_i2242_i1110		21	12		#p53
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$add_549_552_553_tree$opN_1$_join_i2247_i2127		19	10		#p54
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_2_544_545_i2229_i1461		11	12		#p51
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$mul_f1_0_stencil_4_544_547_i2237_i1461		21	8		#p56
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i2292_i2293_i131		9	4		#p27
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$_join_i2332_i364		11	8		#p98
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_0$_join_i2302_i1110		9	8		#p89
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_0$opN_1$_join_i2309_i2127		17	10		#p91
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$_join_i2331_i2127		5	8		#p97
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_768_786_787_tree$opN_1$opN_0$_join_i2327_i2127		3	10		#p96
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$_join_i2324_i1808		3	12		#p94
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_0$_join_i2318_i1110		1	12		#p92
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$add_774_777_778_tree$opN_1$_join_i2323_i2127		3	14		#p93
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_2_769_770_i2305_i1461		17	12		#p90
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$mul_f1_temp_stencil_4_769_772_i2313_i1461		5	10		#p95
op_hcompute_f1_up_stencil_1$inner_compute$add_l1_up_stencil_1_h1_0_stencil_1_728_i2373_i1808		17	14		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i2378_i2379_i131		13	8		#p62
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$_join_i2418_i364		11	10		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_0$_join_i2388_i1110		9	10		#p36
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_0$opN_1$_join_i2395_i2127		5	12		#p38
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$_join_i2417_i2127		17	8		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_661_679_680_tree$opN_1$opN_0$_join_i2413_i2127		19	4		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$_join_i2410_i1808		19	2		#p41
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_0$_join_i2404_i1110		17	4		#p39
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$add_667_670_671_tree$opN_1$_join_i2409_i2127		17	2		#p40
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_2_662_663_i2391_i1461		5	14		#p37
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$mul_f2_temp_stencil_4_662_665_i2399_i1461		21	4		#p42
op_hcompute_h0_0_stencil$inner_compute$sub_hw_input_global_wrapper_stencil_10_l0_0_stencil_1_501_i2459_i440		13	10		#p77
op_hcompute_h1_0_stencil$inner_compute$sub_f1_0_stencil_10_l1_0_stencil_1_610_i2465_i440		19	6		#p79
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m88
op_hcompute_l0_0_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_493_494_i2474_i1730		9	12		#p13
op_hcompute_l0_up_stencil$inner_compute$lshr_f1_temp_blur_unnormalized_stencil_2_827_828_i2482_i1730		11	6		#p99
op_hcompute_l1_0_stencil$inner_compute$lshr_f1_blur_unnormalized_stencil_2_602_603_i2490_i1730		13	4		#p60
op_hcompute_l1_up_stencil$inner_compute$lshr_f2_temp_blur_unnormalized_stencil_2_720_721_i2498_i1730		13	14		#p46
