Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jun  3 17:42:59 2024
| Host         : agent-32 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5210 |     0 |          0 |    522720 |  1.00 |
|   LUT as Logic             | 4672 |     0 |          0 |    522720 |  0.89 |
|   LUT as Memory            |  538 |     0 |          0 |    161280 |  0.33 |
|     LUT as Distributed RAM |   60 |     0 |            |           |       |
|     LUT as Shift Register  |  478 |     0 |            |           |       |
| CLB Registers              | 7214 |     0 |          0 |   1045440 |  0.69 |
|   Register as Flip Flop    | 7214 |     0 |          0 |   1045440 |  0.69 |
|   Register as Latch        |    0 |     0 |          0 |   1045440 |  0.00 |
| CARRY8                     |   76 |     0 |          0 |     65340 |  0.12 |
| F7 Muxes                   |  109 |     0 |          0 |    261360 |  0.04 |
| F8 Muxes                   |    1 |     0 |          0 |    130680 | <0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     65340 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 291   |          Yes |           - |        Reset |
| 78    |          Yes |         Set |            - |
| 6769  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1198 |     0 |          0 |     65340 |  1.83 |
|   CLBL                                     |  595 |     0 |            |           |       |
|   CLBM                                     |  603 |     0 |            |           |       |
| LUT as Logic                               | 4672 |     0 |          0 |    522720 |  0.89 |
|   using O5 output only                     |  156 |       |            |           |       |
|   using O6 output only                     | 3422 |       |            |           |       |
|   using O5 and O6                          | 1094 |       |            |           |       |
| LUT as Memory                              |  538 |     0 |          0 |    161280 |  0.33 |
|   LUT as Distributed RAM                   |   60 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   56 |       |            |           |       |
|   LUT as Shift Register                    |  478 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  114 |       |            |           |       |
|     using O5 and O6                        |  364 |       |            |           |       |
| CLB Registers                              | 7214 |     0 |          0 |   1045440 |  0.69 |
|   Register driven from within the CLB      | 3682 |       |            |           |       |
|   Register driven from outside the CLB     | 3532 |       |            |           |       |
|     LUT in front of the register is unused | 2489 |       |            |           |       |
|     LUT in front of the register is used   | 1043 |       |            |           |       |
| Unique Control Sets                        |  380 |       |          0 |    130680 |  0.29 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |          0 |       984 |  0.66 |
|   RAMB36/FIFO*    |    6 |     0 |          0 |       984 |  0.61 |
|     RAMB36E2 only |    6 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      1968 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       128 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1968 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3432 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        44 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       940 |  0.32 |
|   BUFGCE             |    2 |     0 |          0 |       280 |  0.71 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        88 |  0.00 |
| PLL                  |    0 |     0 |          0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        11 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         5 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6769 |            Register |
| LUT6     | 2361 |                 CLB |
| LUT4     |  905 |                 CLB |
| LUT5     |  794 |                 CLB |
| LUT2     |  779 |                 CLB |
| LUT3     |  777 |                 CLB |
| SRL16E   |  496 |                 CLB |
| SRLC32E  |  344 |                 CLB |
| FDCE     |  291 |            Register |
| LUT1     |  150 |                 CLB |
| MUXF7    |  109 |                 CLB |
| RAMD32   |  102 |                 CLB |
| FDSE     |   78 |            Register |
| FDPE     |   76 |            Register |
| CARRY8   |   76 |                 CLB |
| RAMS32   |   14 |                 CLB |
| RAMB36E2 |    6 |            BLOCKRAM |
| SRLC16E  |    2 |                 CLB |
| BUFGCE   |    2 |               Clock |
| RAMB18E2 |    1 |            BLOCKRAM |
| PS8      |    1 |            Advanced |
| MUXF8    |    1 |                 CLB |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_1 |    1 |
| design_1_xbar_0              |    1 |
| design_1_vio_0_0             |    1 |
| design_1_system_ila_0_0      |    1 |
| design_1_smartconnect_0_1    |    1 |
| design_1_proc_sys_reset_0_1  |    1 |
| design_1_debug_bridge_0_1    |    1 |
| design_1_axi_gpio_1_0        |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
| bd_0482_bsip_0               |    1 |
| bd_0482_axi_jtag_0           |    1 |
+------------------------------+------+


