Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\thiag\Documents\New_Ic\IO_contoller.qsys --block-symbol-file --output-directory=C:\Users\thiag\Documents\New_Ic\Arquitetura --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading New_Ic/IO_contoller.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding irq [altera_avalon_pio 23.1]
Progress: Parameterizing module irq
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding rd_data_lsb [altera_avalon_pio 23.1]
Progress: Parameterizing module rd_data_lsb
Progress: Adding rd_data_msb [altera_avalon_pio 23.1]
Progress: Parameterizing module rd_data_msb
Progress: Adding we [altera_avalon_pio 23.1]
Progress: Parameterizing module we
Progress: Adding we_data_lsb [altera_avalon_pio 23.1]
Progress: Parameterizing module we_data_lsb
Progress: Adding we_data_msb [altera_avalon_pio 23.1]
Progress: Parameterizing module we_data_msb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: IO_contoller.irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: IO_contoller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: IO_contoller.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: IO_contoller.rd_data_lsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: IO_contoller.rd_data_msb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\thiag\Documents\New_Ic\IO_contoller.qsys --synthesis=VERILOG --output-directory=C:\Users\thiag\Documents\New_Ic\Arquitetura\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading New_Ic/IO_contoller.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding irq [altera_avalon_pio 23.1]
Progress: Parameterizing module irq
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding rd_data_lsb [altera_avalon_pio 23.1]
Progress: Parameterizing module rd_data_lsb
Progress: Adding rd_data_msb [altera_avalon_pio 23.1]
Progress: Parameterizing module rd_data_msb
Progress: Adding we [altera_avalon_pio 23.1]
Progress: Parameterizing module we
Progress: Adding we_data_lsb [altera_avalon_pio 23.1]
Progress: Parameterizing module we_data_lsb
Progress: Adding we_data_msb [altera_avalon_pio 23.1]
Progress: Parameterizing module we_data_msb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: IO_contoller.irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: IO_contoller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: IO_contoller.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: IO_contoller.rd_data_lsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: IO_contoller.rd_data_msb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: IO_contoller: Generating IO_contoller "IO_contoller" for QUARTUS_SYNTH
Info: irq: Starting RTL generation for module 'IO_contoller_irq'
Info: irq:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=IO_contoller_irq --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0002_irq_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0002_irq_gen//IO_contoller_irq_component_configuration.pl --do_build_sim=0}]
Info: irq: Done RTL generation for module 'IO_contoller_irq'
Info: irq: "IO_contoller" instantiated altera_avalon_pio "irq"
Info: jtag_uart_0: Starting RTL generation for module 'IO_contoller_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IO_contoller_jtag_uart_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0003_jtag_uart_0_gen//IO_contoller_jtag_uart_0_component_configuration.pl --do_build_sim=0}]
Info: jtag_uart_0: Done RTL generation for module 'IO_contoller_jtag_uart_0'
Info: jtag_uart_0: "IO_contoller" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "IO_contoller" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'IO_contoller_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IO_contoller_onchip_memory2_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0004_onchip_memory2_0_gen//IO_contoller_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'IO_contoller_onchip_memory2_0'
Info: onchip_memory2_0: "IO_contoller" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: rd_data_lsb: Starting RTL generation for module 'IO_contoller_rd_data_lsb'
Info: rd_data_lsb:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=IO_contoller_rd_data_lsb --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0005_rd_data_lsb_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0005_rd_data_lsb_gen//IO_contoller_rd_data_lsb_component_configuration.pl --do_build_sim=0}]
Info: rd_data_lsb: Done RTL generation for module 'IO_contoller_rd_data_lsb'
Info: rd_data_lsb: "IO_contoller" instantiated altera_avalon_pio "rd_data_lsb"
Info: we: Starting RTL generation for module 'IO_contoller_we'
Info: we:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=IO_contoller_we --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0006_we_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0006_we_gen//IO_contoller_we_component_configuration.pl --do_build_sim=0}]
Info: we: Done RTL generation for module 'IO_contoller_we'
Info: we: "IO_contoller" instantiated altera_avalon_pio "we"
Info: we_data_lsb: Starting RTL generation for module 'IO_contoller_we_data_lsb'
Info: we_data_lsb:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=IO_contoller_we_data_lsb --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0007_we_data_lsb_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0007_we_data_lsb_gen//IO_contoller_we_data_lsb_component_configuration.pl --do_build_sim=0}]
Info: we_data_lsb: Done RTL generation for module 'IO_contoller_we_data_lsb'
Info: we_data_lsb: "IO_contoller" instantiated altera_avalon_pio "we_data_lsb"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "IO_contoller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "IO_contoller" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "IO_contoller" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'IO_contoller_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=IO_contoller_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0008_5880389156148111914.dir/0010_cpu_gen//IO_contoller_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.12 09:32:52 (*) Starting Nios II generation
Info: cpu: # 2024.10.12 09:32:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.12 09:32:52 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.12 09:32:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.12 09:32:53 (*)   Creating plain-text RTL
Info: cpu: # 2024.10.12 09:32:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'IO_contoller_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/thiag/Documents/New_Ic/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: IO_contoller: Done "IO_contoller" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
