

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_VITIS_LOOP_529_15'
================================================================
* Date:           Mon Dec  8 20:06:24 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       19|       19|  0.190 us|  0.190 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_529_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_8_1_1_U316  |sparsemux_17_3_8_1_1  |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  42|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln529_fu_230_p2     |         +|   0|  0|  13|           5|           1|
    |weight_sum_5_fu_322_p2  |         +|   0|  0|  20|          15|          15|
    |icmp_ln529_fu_224_p2    |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  49|          26|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|    5|         10|
    |j_fu_90                  |   9|          2|    5|         10|
    |weight_sum_fu_86         |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln529_reg_352                |   1|   0|    1|          0|
    |j_fu_90                           |   5|   0|    5|          0|
    |tmp_s_reg_401                     |   8|   0|    8|          0|
    |trunc_ln529_reg_356               |   3|   0|    3|          0|
    |weight_sum_fu_86                  |  15|   0|   15|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  37|   0|   37|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_VITIS_LOOP_529_15|  return value|
|weight_sum_8_reload             |   in|   15|     ap_none|                     weight_sum_8_reload|        scalar|
|weight_sum_10_out               |  out|   15|      ap_vld|                       weight_sum_10_out|       pointer|
|weight_sum_10_out_ap_vld        |  out|    1|      ap_vld|                       weight_sum_10_out|       pointer|
|p_ZL13weight_memory_0_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_1_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_2_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_3_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_4_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_5_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_6_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_7_address0  |  out|    9|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_ce0       |  out|    1|   ap_memory|                   p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_q0        |   in|    8|   ap_memory|                   p_ZL13weight_memory_7|         array|
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_sum = alloca i32 1" [src/snn_top_hls.cpp:526]   --->   Operation 6 'alloca' 'weight_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:529]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_sum_8_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %weight_sum_8_reload"   --->   Operation 16 'read' 'weight_sum_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln529 = store i5 0, i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 17 'store' 'store_ln529' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln526 = store i15 %weight_sum_8_reload_read, i15 %weight_sum" [src/snn_top_hls.cpp:526]   --->   Operation 18 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc226.5"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_5 = load i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 20 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%icmp_ln529 = icmp_eq  i5 %j_5, i5 16" [src/snn_top_hls.cpp:529]   --->   Operation 21 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln529 = add i5 %j_5, i5 1" [src/snn_top_hls.cpp:529]   --->   Operation 22 'add' 'add_ln529' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %for.inc226.5.split, void %for.inc226.6.preheader.exitStub" [src/snn_top_hls.cpp:529]   --->   Operation 23 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln529 = trunc i5 %j_5" [src/snn_top_hls.cpp:529]   --->   Operation 24 'trunc' 'trunc_ln529' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %j_5, i32 3" [src/snn_top_hls.cpp:530]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln530_3 = zext i1 %tmp" [src/snn_top_hls.cpp:530]   --->   Operation 26 'zext' 'zext_ln530_3' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %zext_ln530_3" [src/snn_top_hls.cpp:530]   --->   Operation 27 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i6 %tmp_34_cast" [src/snn_top_hls.cpp:530]   --->   Operation 28 'zext' 'zext_ln530' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 29 'getelementptr' 'p_ZL13weight_memory_0_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 30 'getelementptr' 'p_ZL13weight_memory_1_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 31 'getelementptr' 'p_ZL13weight_memory_2_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 32 'getelementptr' 'p_ZL13weight_memory_3_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 33 'getelementptr' 'p_ZL13weight_memory_4_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 34 'getelementptr' 'p_ZL13weight_memory_5_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 35 'getelementptr' 'p_ZL13weight_memory_6_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln530" [src/snn_top_hls.cpp:530]   --->   Operation 36 'getelementptr' 'p_ZL13weight_memory_7_addr' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:530]   --->   Operation 37 'load' 'p_ZL13weight_memory_0_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:530]   --->   Operation 38 'load' 'p_ZL13weight_memory_1_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:530]   --->   Operation 39 'load' 'p_ZL13weight_memory_2_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:530]   --->   Operation 40 'load' 'p_ZL13weight_memory_3_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:530]   --->   Operation 41 'load' 'p_ZL13weight_memory_4_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:530]   --->   Operation 42 'load' 'p_ZL13weight_memory_5_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:530]   --->   Operation 43 'load' 'p_ZL13weight_memory_6_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:530]   --->   Operation 44 'load' 'p_ZL13weight_memory_7_load' <Predicate = (!icmp_ln529)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln529 = store i5 %add_ln529, i5 %j" [src/snn_top_hls.cpp:529]   --->   Operation 45 'store' 'store_ln529' <Predicate = (!icmp_ln529)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:530]   --->   Operation 46 'load' 'p_ZL13weight_memory_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:530]   --->   Operation 47 'load' 'p_ZL13weight_memory_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:530]   --->   Operation 48 'load' 'p_ZL13weight_memory_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:530]   --->   Operation 49 'load' 'p_ZL13weight_memory_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:530]   --->   Operation 50 'load' 'p_ZL13weight_memory_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:530]   --->   Operation 51 'load' 'p_ZL13weight_memory_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:530]   --->   Operation 52 'load' 'p_ZL13weight_memory_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:530]   --->   Operation 53 'load' 'p_ZL13weight_memory_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 54 [1/1] (2.30ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %trunc_ln529" [src/snn_top_hls.cpp:530]   --->   Operation 54 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%weight_sum_load = load i15 %weight_sum"   --->   Operation 63 'load' 'weight_sum_load' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %weight_sum_10_out, i15 %weight_sum_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln529)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln529)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weight_sum_load_5 = load i15 %weight_sum" [src/snn_top_hls.cpp:530]   --->   Operation 55 'load' 'weight_sum_load_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln526 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:526]   --->   Operation 56 'specpipeline' 'specpipeline_ln526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln526 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/snn_top_hls.cpp:526]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln529 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/snn_top_hls.cpp:529]   --->   Operation 58 'specloopname' 'specloopname_ln529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln530 = sext i8 %tmp_s" [src/snn_top_hls.cpp:530]   --->   Operation 59 'sext' 'sext_ln530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.94ns)   --->   "%weight_sum_5 = add i15 %sext_ln530, i15 %weight_sum_load_5" [src/snn_top_hls.cpp:530]   --->   Operation 60 'add' 'weight_sum_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln526 = store i15 %weight_sum_5, i15 %weight_sum" [src/snn_top_hls.cpp:526]   --->   Operation 61 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln529 = br void %for.inc226.5" [src/snn_top_hls.cpp:529]   --->   Operation 62 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_sum_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_sum_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZL13weight_memory_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL13weight_memory_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_sum                 (alloca           ) [ 0111]
j                          (alloca           ) [ 0100]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
weight_sum_8_reload_read   (read             ) [ 0000]
store_ln529                (store            ) [ 0000]
store_ln526                (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
j_5                        (load             ) [ 0000]
icmp_ln529                 (icmp             ) [ 0110]
add_ln529                  (add              ) [ 0000]
br_ln529                   (br               ) [ 0000]
trunc_ln529                (trunc            ) [ 0110]
tmp                        (bitselect        ) [ 0000]
zext_ln530_3               (zext             ) [ 0000]
tmp_34_cast                (bitconcatenate   ) [ 0000]
zext_ln530                 (zext             ) [ 0000]
p_ZL13weight_memory_0_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_1_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_2_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_3_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_4_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_5_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_6_addr (getelementptr    ) [ 0110]
p_ZL13weight_memory_7_addr (getelementptr    ) [ 0110]
store_ln529                (store            ) [ 0000]
p_ZL13weight_memory_0_load (load             ) [ 0000]
p_ZL13weight_memory_1_load (load             ) [ 0000]
p_ZL13weight_memory_2_load (load             ) [ 0000]
p_ZL13weight_memory_3_load (load             ) [ 0000]
p_ZL13weight_memory_4_load (load             ) [ 0000]
p_ZL13weight_memory_5_load (load             ) [ 0000]
p_ZL13weight_memory_6_load (load             ) [ 0000]
p_ZL13weight_memory_7_load (load             ) [ 0000]
tmp_s                      (sparsemux        ) [ 0101]
weight_sum_load_5          (load             ) [ 0000]
specpipeline_ln526         (specpipeline     ) [ 0000]
speclooptripcount_ln526    (speclooptripcount) [ 0000]
specloopname_ln529         (specloopname     ) [ 0000]
sext_ln530                 (sext             ) [ 0000]
weight_sum_5               (add              ) [ 0000]
store_ln526                (store            ) [ 0000]
br_ln529                   (br               ) [ 0000]
weight_sum_load            (load             ) [ 0000]
write_ln0                  (write            ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_sum_8_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_sum_8_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_sum_10_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_sum_10_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL13weight_memory_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL13weight_memory_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL13weight_memory_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL13weight_memory_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL13weight_memory_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL13weight_memory_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL13weight_memory_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL13weight_memory_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL13weight_memory_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="weight_sum_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_sum/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="weight_sum_8_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_sum_8_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_ZL13weight_memory_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_ZL13weight_memory_1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_1_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_ZL13weight_memory_2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_2_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_ZL13weight_memory_3_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_3_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_ZL13weight_memory_4_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_4_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_ZL13weight_memory_5_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_5_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_ZL13weight_memory_6_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_6_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_ZL13weight_memory_7_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL13weight_memory_7_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_0_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_1_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_2_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_3_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_4_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_5_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_6_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL13weight_memory_7_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln529_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln529/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln526_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_5_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln529_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln529_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln529_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln529/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln530_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_34_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln530_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln529_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln529/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="3" slack="0"/>
<pin id="282" dir="0" index="4" bw="8" slack="0"/>
<pin id="283" dir="0" index="5" bw="3" slack="0"/>
<pin id="284" dir="0" index="6" bw="8" slack="0"/>
<pin id="285" dir="0" index="7" bw="3" slack="0"/>
<pin id="286" dir="0" index="8" bw="8" slack="0"/>
<pin id="287" dir="0" index="9" bw="3" slack="0"/>
<pin id="288" dir="0" index="10" bw="8" slack="0"/>
<pin id="289" dir="0" index="11" bw="3" slack="0"/>
<pin id="290" dir="0" index="12" bw="8" slack="0"/>
<pin id="291" dir="0" index="13" bw="3" slack="0"/>
<pin id="292" dir="0" index="14" bw="8" slack="0"/>
<pin id="293" dir="0" index="15" bw="3" slack="0"/>
<pin id="294" dir="0" index="16" bw="8" slack="0"/>
<pin id="295" dir="0" index="17" bw="8" slack="0"/>
<pin id="296" dir="0" index="18" bw="3" slack="1"/>
<pin id="297" dir="1" index="19" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weight_sum_load_5_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="2"/>
<pin id="318" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_load_5/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln530_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln530/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="weight_sum_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weight_sum_5/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln526_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="0" index="1" bw="15" slack="2"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln526/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="weight_sum_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="1"/>
<pin id="335" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_sum_load/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="weight_sum_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="0"/>
<pin id="339" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="weight_sum "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln529_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln529 "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln529_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln529 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_ZL13weight_memory_0_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="1"/>
<pin id="363" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_0_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_ZL13weight_memory_1_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="1"/>
<pin id="368" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_1_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_ZL13weight_memory_2_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_2_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_ZL13weight_memory_3_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="1"/>
<pin id="378" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_3_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_ZL13weight_memory_4_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_4_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_ZL13weight_memory_5_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="1"/>
<pin id="388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_5_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_ZL13weight_memory_6_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="1"/>
<pin id="393" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_6_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_ZL13weight_memory_7_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="1"/>
<pin id="398" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL13weight_memory_7_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_s_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="84" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="107" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="114" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="121" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="128" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="135" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="142" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="149" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="156" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="94" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="221" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="221" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="276"><net_src comp="230" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="300"><net_src comp="163" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="302"><net_src comp="169" pin="3"/><net_sink comp="277" pin=4"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="277" pin=5"/></net>

<net id="304"><net_src comp="175" pin="3"/><net_sink comp="277" pin=6"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="277" pin=7"/></net>

<net id="306"><net_src comp="181" pin="3"/><net_sink comp="277" pin=8"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="277" pin=9"/></net>

<net id="308"><net_src comp="187" pin="3"/><net_sink comp="277" pin=10"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="277" pin=11"/></net>

<net id="310"><net_src comp="193" pin="3"/><net_sink comp="277" pin=12"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="277" pin=13"/></net>

<net id="312"><net_src comp="199" pin="3"/><net_sink comp="277" pin=14"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="277" pin=15"/></net>

<net id="314"><net_src comp="205" pin="3"/><net_sink comp="277" pin=16"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="277" pin=17"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="340"><net_src comp="86" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="90" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="355"><net_src comp="224" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="236" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="277" pin=18"/></net>

<net id="364"><net_src comp="107" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="369"><net_src comp="114" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="374"><net_src comp="121" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="379"><net_src comp="128" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="384"><net_src comp="135" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="389"><net_src comp="142" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="394"><net_src comp="149" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="399"><net_src comp="156" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="404"><net_src comp="277" pin="19"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_sum_10_out | {2 }
	Port: p_ZL13weight_memory_0 | {}
	Port: p_ZL13weight_memory_1 | {}
	Port: p_ZL13weight_memory_2 | {}
	Port: p_ZL13weight_memory_3 | {}
	Port: p_ZL13weight_memory_4 | {}
	Port: p_ZL13weight_memory_5 | {}
	Port: p_ZL13weight_memory_6 | {}
	Port: p_ZL13weight_memory_7 | {}
 - Input state : 
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : weight_sum_8_reload | {1 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_0 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_1 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_2 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_3 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_4 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_5 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_6 | {1 2 }
	Port: snn_top_hls_Pipeline_VITIS_LOOP_529_15 : p_ZL13weight_memory_7 | {1 2 }
  - Chain level:
	State 1
		store_ln529 : 1
		j_5 : 1
		icmp_ln529 : 2
		add_ln529 : 2
		br_ln529 : 3
		trunc_ln529 : 2
		tmp : 2
		zext_ln530_3 : 3
		tmp_34_cast : 4
		zext_ln530 : 5
		p_ZL13weight_memory_0_addr : 6
		p_ZL13weight_memory_1_addr : 6
		p_ZL13weight_memory_2_addr : 6
		p_ZL13weight_memory_3_addr : 6
		p_ZL13weight_memory_4_addr : 6
		p_ZL13weight_memory_5_addr : 6
		p_ZL13weight_memory_6_addr : 6
		p_ZL13weight_memory_7_addr : 6
		p_ZL13weight_memory_0_load : 7
		p_ZL13weight_memory_1_load : 7
		p_ZL13weight_memory_2_load : 7
		p_ZL13weight_memory_3_load : 7
		p_ZL13weight_memory_4_load : 7
		p_ZL13weight_memory_5_load : 7
		p_ZL13weight_memory_6_load : 7
		p_ZL13weight_memory_7_load : 7
		store_ln529 : 3
	State 2
		tmp_s : 1
		write_ln0 : 1
	State 3
		weight_sum_5 : 1
		store_ln526 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
| sparsemux|             tmp_s_fu_277            |    0    |    42   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln529_fu_230          |    0    |    13   |
|          |         weight_sum_5_fu_322         |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln529_fu_224          |    0    |    13   |
|----------|-------------------------------------|---------|---------|
|   read   | weight_sum_8_reload_read_read_fu_94 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_100       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln529_fu_236         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|              tmp_fu_240             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |         zext_ln530_3_fu_248         |    0    |    0    |
|          |          zext_ln530_fu_260          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|          tmp_34_cast_fu_252         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |          sext_ln530_fu_319          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    88   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        icmp_ln529_reg_352        |    1   |
|             j_reg_345            |    5   |
|p_ZL13weight_memory_0_addr_reg_361|    9   |
|p_ZL13weight_memory_1_addr_reg_366|    9   |
|p_ZL13weight_memory_2_addr_reg_371|    9   |
|p_ZL13weight_memory_3_addr_reg_376|    9   |
|p_ZL13weight_memory_4_addr_reg_381|    9   |
|p_ZL13weight_memory_5_addr_reg_386|    9   |
|p_ZL13weight_memory_6_addr_reg_391|    9   |
|p_ZL13weight_memory_7_addr_reg_396|    9   |
|           tmp_s_reg_401          |    8   |
|        trunc_ln529_reg_356       |    3   |
|        weight_sum_reg_337        |   15   |
+----------------------------------+--------+
|               Total              |   104  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_175 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_181 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_187 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_193 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_199 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_205 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   144  ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   104  |   160  |
+-----------+--------+--------+--------+
