#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 28 19:05:56 2019
# Process ID: 2700
# Current directory: C:/Users/vwsko/Documents/GitHub/Music_box
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4344 C:\Users\vwsko\Documents\GitHub\Music_box\Music_box.xpr
# Log file: C:/Users/vwsko/Documents/GitHub/Music_box/vivado.log
# Journal file: C:/Users/vwsko/Documents/GitHub/Music_box\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.xpr
INFO: [Project 1-313] Project file moved from 'D:/programming/vhdl_projects/Music_box' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 712.258 ; gain = 118.570
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd w ]
add_files -fileset sim_1 C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd
update_compile_order -fileset sim_1
set_property top duration_cntr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top duration_cntr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch arch [get_filesets sim_1]
set_property top_file C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top duration_cntr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top addr_cntr [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'duration_cntr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj duration_cntr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr_tb'
ERROR: [VRFC 10-719] formal port/generic <rst> is not declared in <duration_cntr> [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd:35]
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd:33]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd:10]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 749.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 749.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'duration_cntr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj duration_cntr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot duration_cntr_tb_behav xil_defaultlib.duration_cntr_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 10 elements ; formal 'q' expects 4 [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit duration_cntr_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 749.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 751.078 ; gain = 1.203
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'duration_cntr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj duration_cntr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot duration_cntr_tb_behav xil_defaultlib.duration_cntr_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture behavioral of entity xil_defaultlib.duration_cntr_tb
Built simulation snapshot duration_cntr_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/xsim.dir/duration_cntr_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim/xsim.dir/duration_cntr_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 28 19:23:08 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 84.402 ; gain = 1.070
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 28 19:23:08 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 751.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "duration_cntr_tb_behav -key {Behavioral:sim_1:Functional:duration_cntr_tb} -tclbatch {duration_cntr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source duration_cntr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 776.238 ; gain = 25.160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'duration_cntr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 776.238 ; gain = 25.160
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
Finished Parsing XDC File [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1054.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1177.820 ; gain = 380.320
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim/duration_cntr_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim/duration_cntr_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'duration_cntr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj duration_cntr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim/duration_cntr_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'duration_cntr' [C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd:6]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.srcs/sim_1/new/duration_cntr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr_tb'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot duration_cntr_tb_func_synth xil_defaultlib.duration_cntr_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture behavioral of entity xil_defaultlib.duration_cntr_tb
Built simulation snapshot duration_cntr_tb_func_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim/xsim.dir/duration_cntr_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim/xsim.dir/duration_cntr_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 28 19:25:17 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 84.480 ; gain = 1.043
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 28 19:25:18 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1177.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vwsko/Documents/GitHub/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "duration_cntr_tb_func_synth -key {Post-Synthesis:sim_1:Functional:duration_cntr_tb} -tclbatch {duration_cntr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source duration_cntr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'duration_cntr_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1177.820 ; gain = 380.320
save_wave_config {C:/Users/vwsko/Documents/GitHub/Music_box/duration_cntr_tb_func_synth.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/vwsko/Documents/GitHub/Music_box/duration_cntr_tb_func_synth.wcfg
set_property xsim.view C:/Users/vwsko/Documents/GitHub/Music_box/duration_cntr_tb_func_synth.wcfg [get_filesets sim_1]
