{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594211019536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594211019541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 20:23:39 2020 " "Processing started: Wed Jul 08 20:23:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594211019541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594211019541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_10 -c lijiantao2018114266_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_10 -c lijiantao2018114266_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594211019541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594211019899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594211019899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lijiantao2018114266_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lijiantao2018114266_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lijiantao2018114266_10-RTL " "Found design unit 1: lijiantao2018114266_10-RTL" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594211029861 ""} { "Info" "ISGN_ENTITY_NAME" "1 lijiantao2018114266_10 " "Found entity 1: lijiantao2018114266_10" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594211029861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594211029861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lijiantao2018114266_10 " "Elaborating entity \"lijiantao2018114266_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594211030061 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(27) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(27): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030193 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(27) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(27): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030193 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(30) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(30): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACLK lijiantao2018114266_10.vhd(30) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(30): signal \"ACLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(30) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(30): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(34) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(34): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(34) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(34): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACLK lijiantao2018114266_10.vhd(34) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(34): signal \"ACLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030285 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(38) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(38): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(38) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(38): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACLK lijiantao2018114266_10.vhd(38) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(38): signal \"ACLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(42) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(42): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(42) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(42): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACLK lijiantao2018114266_10.vhd(42) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(42): signal \"ACLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_MIAO lijiantao2018114266_10.vhd(46) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(46): signal \"CLK_MIAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_FEN lijiantao2018114266_10.vhd(46) " "VHDL Process Statement warning at lijiantao2018114266_10.vhd(46): signal \"CLK_FEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_10.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_10/lijiantao2018114266_10.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594211030286 "|lijiantao2018114266_10"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594211033103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594211034766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594211034766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594211036281 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594211036281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594211036281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594211036281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594211036304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 20:23:56 2020 " "Processing ended: Wed Jul 08 20:23:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594211036304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594211036304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594211036304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594211036304 ""}
