#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5dbb6d203d60 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale 0 0;
v0x5dbb6d276ba0_0 .var "addr", 2 0;
v0x5dbb6d276cd0_0 .var "inp", 7 0;
v0x5dbb6d276d90_0 .var "op", 0 0;
RS_0x76c5177d0ae8 .resolv tri, L_0x5dbb6d282850, L_0x5dbb6d2877f0, L_0x5dbb6d28c8e0, L_0x5dbb6d291880, L_0x5dbb6d2968a0, L_0x5dbb6d29bfb0, L_0x5dbb6d2a1650, L_0x5dbb6d2a66a0;
v0x5dbb6d276e30_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  8 drivers
v0x5dbb6d276ed0_0 .var "sel", 0 0;
S_0x5dbb6d205000 .scope module, "ram_inst1" "ram" 2 11, 3 10 0, S_0x5dbb6d203d60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
v0x5dbb6d2761d0_0 .net "addr", 2 0, v0x5dbb6d276ba0_0;  1 drivers
v0x5dbb6d2762b0_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  1 drivers
v0x5dbb6d276460_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  1 drivers
v0x5dbb6d276610_0 .net "op", 0 0, v0x5dbb6d276d90_0;  1 drivers
v0x5dbb6d2767c0_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d2769e0_0 .net "outp_demux", 7 0, L_0x5dbb6d2a8b40;  1 drivers
v0x5dbb6d276aa0_0 .net "sel", 0 0, v0x5dbb6d276ed0_0;  1 drivers
L_0x5dbb6d27c770 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d27c930 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d27cac0 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d27cc50 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d27ce10 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d27cfa0 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d27d140 .part v0x5dbb6d276cd0_0, 6, 1;
LS_0x5dbb6d27d4e0_0_0 .concat8 [ 1 1 1 1], L_0x5dbb6d27c840, L_0x5dbb6d27c9d0, L_0x5dbb6d27cb60, L_0x5dbb6d27cd20;
LS_0x5dbb6d27d4e0_0_4 .concat8 [ 1 1 1 1], L_0x5dbb6d27ceb0, L_0x5dbb6d27d080, L_0x5dbb6d27d3f0, L_0x5dbb6d27d8f0;
L_0x5dbb6d27d4e0 .concat8 [ 4 4 0 0], LS_0x5dbb6d27d4e0_0_0, LS_0x5dbb6d27d4e0_0_4;
L_0x5dbb6d27d850 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d282ba0 .part L_0x5dbb6d2a8b40, 0, 1;
L_0x5dbb6d287b40 .part L_0x5dbb6d2a8b40, 1, 1;
L_0x5dbb6d28cc30 .part L_0x5dbb6d2a8b40, 2, 1;
L_0x5dbb6d291d00 .part L_0x5dbb6d2a8b40, 3, 1;
L_0x5dbb6d296bf0 .part L_0x5dbb6d2a8b40, 4, 1;
L_0x5dbb6d29c300 .part L_0x5dbb6d2a8b40, 5, 1;
L_0x5dbb6d2a1ad0 .part L_0x5dbb6d2a8b40, 6, 1;
L_0x5dbb6d2a69f0 .part L_0x5dbb6d2a8b40, 7, 1;
S_0x5dbb6d206530 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d20b7a0 .param/l "i" 0 3 40, +C4<00>;
S_0x5dbb6d207a60 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d206530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d282940 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2829b0 .functor AND 1, L_0x5dbb6d282ba0, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d282a20 .functor NAND 1, L_0x5dbb6d282ba0, L_0x5dbb6d282940, C4<1>, C4<1>;
L_0x5dbb6d282b30 .functor NOT 1, L_0x5dbb6d282a20, C4<0>, C4<0>, C4<0>;
v0x5dbb6d22df70_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d22e070_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d22e150_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d22e1f0_0 .net "opn", 0 0, L_0x5dbb6d282940;  1 drivers
v0x5dbb6d22e2b0_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d22e390_0 .net "re", 0 0, L_0x5dbb6d282b30;  1 drivers
v0x5dbb6d22e430_0 .net "ren", 0 0, L_0x5dbb6d282a20;  1 drivers
v0x5dbb6d22e4d0_0 .net "sel", 0 0, L_0x5dbb6d282ba0;  1 drivers
v0x5dbb6d22e590_0 .net "we", 0 0, L_0x5dbb6d2829b0;  1 drivers
L_0x5dbb6d27e0f0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d27e190 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d27e970 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d27ea10 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d27f1f0 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d27f290 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d27fcc0 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d27fd60 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d280590 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d280630 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d280de0 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d280e80 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d281720 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d2817c0 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d282630 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d2826d0 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177cf1f8 .resolv tri, L_0x5dbb6d27df10, L_0x5dbb6d27df80;
RS_0x76c5177cf5b8 .resolv tri, L_0x5dbb6d27e790, L_0x5dbb6d27e800;
RS_0x76c5177cf8e8 .resolv tri, L_0x5dbb6d27f010, L_0x5dbb6d27f080;
RS_0x76c5177cfc18 .resolv tri, L_0x5dbb6d27fae0, L_0x5dbb6d27fb50;
LS_0x5dbb6d282850_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177cf1f8, RS_0x76c5177cf5b8, RS_0x76c5177cf8e8, RS_0x76c5177cfc18;
RS_0x76c5177cff48 .resolv tri, L_0x5dbb6d2803b0, L_0x5dbb6d280420;
RS_0x76c5177d0278 .resolv tri, L_0x5dbb6d280c00, L_0x5dbb6d280c70;
RS_0x76c5177d05a8 .resolv tri, L_0x5dbb6d281540, L_0x5dbb6d2815b0;
RS_0x76c5177d08d8 .resolv tri, L_0x5dbb6d282030, L_0x5dbb6d2822b0;
LS_0x5dbb6d282850_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177cff48, RS_0x76c5177d0278, RS_0x76c5177d05a8, RS_0x76c5177d08d8;
L_0x5dbb6d282850 .concat8 [ 4 4 0 0], LS_0x5dbb6d282850_0_0, LS_0x5dbb6d282850_0_4;
S_0x5dbb6d208f90 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d208d40 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d20a4c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d208f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d27da00 .functor NAND 1, L_0x5dbb6d27e0f0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27da70 .functor NAND 1, L_0x5dbb6d27e190, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27dae0 .functor NAND 1, L_0x5dbb6d27da00, L_0x5dbb6d27dba0, C4<1>, C4<1>;
L_0x5dbb6d27dba0 .functor NAND 1, L_0x5dbb6d27da70, L_0x5dbb6d27dae0, C4<1>, C4<1>;
L_0x5dbb6d2770a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27dd40 .functor PMOS 1, L_0x5dbb6d2770a0, L_0x5dbb6d27dba0, C4<0>, C4<0>;
L_0x5dbb6d277010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27de00 .functor NMOS 1, L_0x5dbb6d277010, L_0x5dbb6d27dba0, C4<0>, C4<0>;
L_0x5dbb6d27df10 .functor PMOS 1, L_0x5dbb6d27dd40, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d27df80 .functor NMOS 1, L_0x5dbb6d27de00, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d210340_0 .net8 "GND", 0 0, L_0x5dbb6d277010;  1 drivers, strength-aware
v0x5dbb6d205600_0 .net "Q0", 0 0, L_0x5dbb6d27da00;  1 drivers
v0x5dbb6d2260e0_0 .net "Q0n", 0 0, L_0x5dbb6d27da70;  1 drivers
v0x5dbb6d226180_0 .net "Q1", 0 0, L_0x5dbb6d27dae0;  1 drivers
v0x5dbb6d226240_0 .net "Q1n", 0 0, L_0x5dbb6d27dba0;  1 drivers
v0x5dbb6d226350_0 .net8 "T0", 0 0, L_0x5dbb6d27dd40;  1 drivers, strength-aware
v0x5dbb6d226410_0 .net8 "T1", 0 0, L_0x5dbb6d27de00;  1 drivers, strength-aware
v0x5dbb6d2264d0_0 .net8 "VDD", 0 0, L_0x5dbb6d2770a0;  1 drivers, strength-aware
v0x5dbb6d226590_0 .net "inp", 0 0, L_0x5dbb6d27e0f0;  1 drivers
v0x5dbb6d226650_0 .net "inpn", 0 0, L_0x5dbb6d27e190;  1 drivers
v0x5dbb6d226710_0 .net8 "outp", 0 0, RS_0x76c5177cf1f8;  2 drivers, strength-aware
v0x5dbb6d2267d0_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d226890_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d226950_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d20b9f0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d226b10 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d20cf20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d20b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d27e280 .functor NAND 1, L_0x5dbb6d27e970, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27e2f0 .functor NAND 1, L_0x5dbb6d27ea10, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27e360 .functor NAND 1, L_0x5dbb6d27e280, L_0x5dbb6d27e420, C4<1>, C4<1>;
L_0x5dbb6d27e420 .functor NAND 1, L_0x5dbb6d27e2f0, L_0x5dbb6d27e360, C4<1>, C4<1>;
L_0x5dbb6d2771a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27e5c0 .functor PMOS 1, L_0x5dbb6d2771a0, L_0x5dbb6d27e420, C4<0>, C4<0>;
L_0x5dbb6d277130 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27e680 .functor NMOS 1, L_0x5dbb6d277130, L_0x5dbb6d27e420, C4<0>, C4<0>;
L_0x5dbb6d27e790 .functor PMOS 1, L_0x5dbb6d27e5c0, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d27e800 .functor NMOS 1, L_0x5dbb6d27e680, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d226cc0_0 .net8 "GND", 0 0, L_0x5dbb6d277130;  1 drivers, strength-aware
v0x5dbb6d226da0_0 .net "Q0", 0 0, L_0x5dbb6d27e280;  1 drivers
v0x5dbb6d226e60_0 .net "Q0n", 0 0, L_0x5dbb6d27e2f0;  1 drivers
v0x5dbb6d226f00_0 .net "Q1", 0 0, L_0x5dbb6d27e360;  1 drivers
v0x5dbb6d226fc0_0 .net "Q1n", 0 0, L_0x5dbb6d27e420;  1 drivers
v0x5dbb6d2270d0_0 .net8 "T0", 0 0, L_0x5dbb6d27e5c0;  1 drivers, strength-aware
v0x5dbb6d227190_0 .net8 "T1", 0 0, L_0x5dbb6d27e680;  1 drivers, strength-aware
v0x5dbb6d227250_0 .net8 "VDD", 0 0, L_0x5dbb6d2771a0;  1 drivers, strength-aware
v0x5dbb6d227310_0 .net "inp", 0 0, L_0x5dbb6d27e970;  1 drivers
v0x5dbb6d2273d0_0 .net "inpn", 0 0, L_0x5dbb6d27ea10;  1 drivers
v0x5dbb6d227490_0 .net8 "outp", 0 0, RS_0x76c5177cf5b8;  2 drivers, strength-aware
v0x5dbb6d227550_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d2275f0_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d227690_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d227790 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d227970 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d227a30 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d227790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d27eb00 .functor NAND 1, L_0x5dbb6d27f1f0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27eb70 .functor NAND 1, L_0x5dbb6d27f290, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27ebe0 .functor NAND 1, L_0x5dbb6d27eb00, L_0x5dbb6d27eca0, C4<1>, C4<1>;
L_0x5dbb6d27eca0 .functor NAND 1, L_0x5dbb6d27eb70, L_0x5dbb6d27ebe0, C4<1>, C4<1>;
L_0x5dbb6d2772d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27ee40 .functor PMOS 1, L_0x5dbb6d2772d0, L_0x5dbb6d27eca0, C4<0>, C4<0>;
L_0x5dbb6d277230 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27ef00 .functor NMOS 1, L_0x5dbb6d277230, L_0x5dbb6d27eca0, C4<0>, C4<0>;
L_0x5dbb6d27f010 .functor PMOS 1, L_0x5dbb6d27ee40, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d27f080 .functor NMOS 1, L_0x5dbb6d27ef00, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d227cb0_0 .net8 "GND", 0 0, L_0x5dbb6d277230;  1 drivers, strength-aware
v0x5dbb6d227d90_0 .net "Q0", 0 0, L_0x5dbb6d27eb00;  1 drivers
v0x5dbb6d227e50_0 .net "Q0n", 0 0, L_0x5dbb6d27eb70;  1 drivers
v0x5dbb6d227f20_0 .net "Q1", 0 0, L_0x5dbb6d27ebe0;  1 drivers
v0x5dbb6d227fe0_0 .net "Q1n", 0 0, L_0x5dbb6d27eca0;  1 drivers
v0x5dbb6d2280f0_0 .net8 "T0", 0 0, L_0x5dbb6d27ee40;  1 drivers, strength-aware
v0x5dbb6d2281b0_0 .net8 "T1", 0 0, L_0x5dbb6d27ef00;  1 drivers, strength-aware
v0x5dbb6d228270_0 .net8 "VDD", 0 0, L_0x5dbb6d2772d0;  1 drivers, strength-aware
v0x5dbb6d228330_0 .net "inp", 0 0, L_0x5dbb6d27f1f0;  1 drivers
v0x5dbb6d228480_0 .net "inpn", 0 0, L_0x5dbb6d27f290;  1 drivers
v0x5dbb6d228540_0 .net8 "outp", 0 0, RS_0x76c5177cf8e8;  2 drivers, strength-aware
v0x5dbb6d228600_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d2286a0_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d228790_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d228940 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d228b40 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d228c20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d228940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d27f3c0 .functor NAND 1, L_0x5dbb6d27fcc0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27f430 .functor NAND 1, L_0x5dbb6d27fd60, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27f6b0 .functor NAND 1, L_0x5dbb6d27f3c0, L_0x5dbb6d27f770, C4<1>, C4<1>;
L_0x5dbb6d27f770 .functor NAND 1, L_0x5dbb6d27f430, L_0x5dbb6d27f6b0, C4<1>, C4<1>;
L_0x5dbb6d277430 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27f910 .functor PMOS 1, L_0x5dbb6d277430, L_0x5dbb6d27f770, C4<0>, C4<0>;
L_0x5dbb6d277390 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d27f9d0 .functor NMOS 1, L_0x5dbb6d277390, L_0x5dbb6d27f770, C4<0>, C4<0>;
L_0x5dbb6d27fae0 .functor PMOS 1, L_0x5dbb6d27f910, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d27fb50 .functor NMOS 1, L_0x5dbb6d27f9d0, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d228ea0_0 .net8 "GND", 0 0, L_0x5dbb6d277390;  1 drivers, strength-aware
v0x5dbb6d228f80_0 .net "Q0", 0 0, L_0x5dbb6d27f3c0;  1 drivers
v0x5dbb6d229040_0 .net "Q0n", 0 0, L_0x5dbb6d27f430;  1 drivers
v0x5dbb6d2290e0_0 .net "Q1", 0 0, L_0x5dbb6d27f6b0;  1 drivers
v0x5dbb6d2291a0_0 .net "Q1n", 0 0, L_0x5dbb6d27f770;  1 drivers
v0x5dbb6d2292b0_0 .net8 "T0", 0 0, L_0x5dbb6d27f910;  1 drivers, strength-aware
v0x5dbb6d229370_0 .net8 "T1", 0 0, L_0x5dbb6d27f9d0;  1 drivers, strength-aware
v0x5dbb6d229430_0 .net8 "VDD", 0 0, L_0x5dbb6d277430;  1 drivers, strength-aware
v0x5dbb6d2294f0_0 .net "inp", 0 0, L_0x5dbb6d27fcc0;  1 drivers
v0x5dbb6d229640_0 .net "inpn", 0 0, L_0x5dbb6d27fd60;  1 drivers
v0x5dbb6d229700_0 .net8 "outp", 0 0, RS_0x76c5177cfc18;  2 drivers, strength-aware
v0x5dbb6d2297c0_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d229860_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d229900_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d229a60 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d229c60 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d229d40 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d229a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d27fea0 .functor NAND 1, L_0x5dbb6d280590, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27ff10 .functor NAND 1, L_0x5dbb6d280630, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d27ff80 .functor NAND 1, L_0x5dbb6d27fea0, L_0x5dbb6d280040, C4<1>, C4<1>;
L_0x5dbb6d280040 .functor NAND 1, L_0x5dbb6d27ff10, L_0x5dbb6d27ff80, C4<1>, C4<1>;
L_0x5dbb6d277590 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2801e0 .functor PMOS 1, L_0x5dbb6d277590, L_0x5dbb6d280040, C4<0>, C4<0>;
L_0x5dbb6d2774f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2802a0 .functor NMOS 1, L_0x5dbb6d2774f0, L_0x5dbb6d280040, C4<0>, C4<0>;
L_0x5dbb6d2803b0 .functor PMOS 1, L_0x5dbb6d2801e0, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d280420 .functor NMOS 1, L_0x5dbb6d2802a0, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d229fc0_0 .net8 "GND", 0 0, L_0x5dbb6d2774f0;  1 drivers, strength-aware
v0x5dbb6d22a0a0_0 .net "Q0", 0 0, L_0x5dbb6d27fea0;  1 drivers
v0x5dbb6d22a160_0 .net "Q0n", 0 0, L_0x5dbb6d27ff10;  1 drivers
v0x5dbb6d22a200_0 .net "Q1", 0 0, L_0x5dbb6d27ff80;  1 drivers
v0x5dbb6d22a2c0_0 .net "Q1n", 0 0, L_0x5dbb6d280040;  1 drivers
v0x5dbb6d22a3d0_0 .net8 "T0", 0 0, L_0x5dbb6d2801e0;  1 drivers, strength-aware
v0x5dbb6d22a490_0 .net8 "T1", 0 0, L_0x5dbb6d2802a0;  1 drivers, strength-aware
v0x5dbb6d22a550_0 .net8 "VDD", 0 0, L_0x5dbb6d277590;  1 drivers, strength-aware
v0x5dbb6d22a610_0 .net "inp", 0 0, L_0x5dbb6d280590;  1 drivers
v0x5dbb6d22a760_0 .net "inpn", 0 0, L_0x5dbb6d280630;  1 drivers
v0x5dbb6d22a820_0 .net8 "outp", 0 0, RS_0x76c5177cff48;  2 drivers, strength-aware
v0x5dbb6d22a8e0_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d22aa10_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d22ab40_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d22ad30 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d228740 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d22af70 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d22ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d280780 .functor NAND 1, L_0x5dbb6d280de0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d2807f0 .functor NAND 1, L_0x5dbb6d280e80, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d280860 .functor NAND 1, L_0x5dbb6d280780, L_0x5dbb6d2808d0, C4<1>, C4<1>;
L_0x5dbb6d2808d0 .functor NAND 1, L_0x5dbb6d2807f0, L_0x5dbb6d280860, C4<1>, C4<1>;
L_0x5dbb6d2776f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d280a30 .functor PMOS 1, L_0x5dbb6d2776f0, L_0x5dbb6d2808d0, C4<0>, C4<0>;
L_0x5dbb6d277650 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d280af0 .functor NMOS 1, L_0x5dbb6d277650, L_0x5dbb6d2808d0, C4<0>, C4<0>;
L_0x5dbb6d280c00 .functor PMOS 1, L_0x5dbb6d280a30, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d280c70 .functor NMOS 1, L_0x5dbb6d280af0, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d22b1a0_0 .net8 "GND", 0 0, L_0x5dbb6d277650;  1 drivers, strength-aware
v0x5dbb6d22b280_0 .net "Q0", 0 0, L_0x5dbb6d280780;  1 drivers
v0x5dbb6d22b340_0 .net "Q0n", 0 0, L_0x5dbb6d2807f0;  1 drivers
v0x5dbb6d22b3e0_0 .net "Q1", 0 0, L_0x5dbb6d280860;  1 drivers
v0x5dbb6d22b4a0_0 .net "Q1n", 0 0, L_0x5dbb6d2808d0;  1 drivers
v0x5dbb6d22b560_0 .net8 "T0", 0 0, L_0x5dbb6d280a30;  1 drivers, strength-aware
v0x5dbb6d22b620_0 .net8 "T1", 0 0, L_0x5dbb6d280af0;  1 drivers, strength-aware
v0x5dbb6d22b6e0_0 .net8 "VDD", 0 0, L_0x5dbb6d2776f0;  1 drivers, strength-aware
v0x5dbb6d22b7a0_0 .net "inp", 0 0, L_0x5dbb6d280de0;  1 drivers
v0x5dbb6d22b8f0_0 .net "inpn", 0 0, L_0x5dbb6d280e80;  1 drivers
v0x5dbb6d22b9b0_0 .net8 "outp", 0 0, RS_0x76c5177d0278;  2 drivers, strength-aware
v0x5dbb6d22ba70_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d22bb10_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d22bbb0_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d22bd50 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d22bf00 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d22bfe0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d22bd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d280fe0 .functor NAND 1, L_0x5dbb6d281720, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d281050 .functor NAND 1, L_0x5dbb6d2817c0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d2810c0 .functor NAND 1, L_0x5dbb6d280fe0, L_0x5dbb6d281180, C4<1>, C4<1>;
L_0x5dbb6d281180 .functor NAND 1, L_0x5dbb6d281050, L_0x5dbb6d2810c0, C4<1>, C4<1>;
L_0x5dbb6d277850 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2812e0 .functor PMOS 1, L_0x5dbb6d277850, L_0x5dbb6d281180, C4<0>, C4<0>;
L_0x5dbb6d2777b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2813a0 .functor NMOS 1, L_0x5dbb6d2777b0, L_0x5dbb6d281180, C4<0>, C4<0>;
L_0x5dbb6d281540 .functor PMOS 1, L_0x5dbb6d2812e0, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d2815b0 .functor NMOS 1, L_0x5dbb6d2813a0, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d22c260_0 .net8 "GND", 0 0, L_0x5dbb6d2777b0;  1 drivers, strength-aware
v0x5dbb6d22c340_0 .net "Q0", 0 0, L_0x5dbb6d280fe0;  1 drivers
v0x5dbb6d22c400_0 .net "Q0n", 0 0, L_0x5dbb6d281050;  1 drivers
v0x5dbb6d22c4a0_0 .net "Q1", 0 0, L_0x5dbb6d2810c0;  1 drivers
v0x5dbb6d22c560_0 .net "Q1n", 0 0, L_0x5dbb6d281180;  1 drivers
v0x5dbb6d22c670_0 .net8 "T0", 0 0, L_0x5dbb6d2812e0;  1 drivers, strength-aware
v0x5dbb6d22c730_0 .net8 "T1", 0 0, L_0x5dbb6d2813a0;  1 drivers, strength-aware
v0x5dbb6d22c7f0_0 .net8 "VDD", 0 0, L_0x5dbb6d277850;  1 drivers, strength-aware
v0x5dbb6d22c8b0_0 .net "inp", 0 0, L_0x5dbb6d281720;  1 drivers
v0x5dbb6d22ca00_0 .net "inpn", 0 0, L_0x5dbb6d2817c0;  1 drivers
v0x5dbb6d22cac0_0 .net8 "outp", 0 0, RS_0x76c5177d05a8;  2 drivers, strength-aware
v0x5dbb6d22cb80_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d22cc20_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d22ccc0_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d22ce60 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d207a60;
 .timescale 0 0;
P_0x5dbb6d22d010 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d22d0f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d22ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d280f70 .functor NAND 1, L_0x5dbb6d282630, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d281b40 .functor NAND 1, L_0x5dbb6d2826d0, L_0x5dbb6d2829b0, C4<1>, C4<1>;
L_0x5dbb6d281bb0 .functor NAND 1, L_0x5dbb6d280f70, L_0x5dbb6d281c70, C4<1>, C4<1>;
L_0x5dbb6d281c70 .functor NAND 1, L_0x5dbb6d281b40, L_0x5dbb6d281bb0, C4<1>, C4<1>;
L_0x5dbb6d2779b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d281dd0 .functor PMOS 1, L_0x5dbb6d2779b0, L_0x5dbb6d281c70, C4<0>, C4<0>;
L_0x5dbb6d277910 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d281e90 .functor NMOS 1, L_0x5dbb6d277910, L_0x5dbb6d281c70, C4<0>, C4<0>;
L_0x5dbb6d282030 .functor PMOS 1, L_0x5dbb6d281dd0, L_0x5dbb6d282a20, C4<0>, C4<0>;
L_0x5dbb6d2822b0 .functor NMOS 1, L_0x5dbb6d281e90, L_0x5dbb6d282b30, C4<0>, C4<0>;
v0x5dbb6d22d370_0 .net8 "GND", 0 0, L_0x5dbb6d277910;  1 drivers, strength-aware
v0x5dbb6d22d450_0 .net "Q0", 0 0, L_0x5dbb6d280f70;  1 drivers
v0x5dbb6d22d510_0 .net "Q0n", 0 0, L_0x5dbb6d281b40;  1 drivers
v0x5dbb6d22d5b0_0 .net "Q1", 0 0, L_0x5dbb6d281bb0;  1 drivers
v0x5dbb6d22d670_0 .net "Q1n", 0 0, L_0x5dbb6d281c70;  1 drivers
v0x5dbb6d22d780_0 .net8 "T0", 0 0, L_0x5dbb6d281dd0;  1 drivers, strength-aware
v0x5dbb6d22d840_0 .net8 "T1", 0 0, L_0x5dbb6d281e90;  1 drivers, strength-aware
v0x5dbb6d22d900_0 .net8 "VDD", 0 0, L_0x5dbb6d2779b0;  1 drivers, strength-aware
v0x5dbb6d22d9c0_0 .net "inp", 0 0, L_0x5dbb6d282630;  1 drivers
v0x5dbb6d22db10_0 .net "inpn", 0 0, L_0x5dbb6d2826d0;  1 drivers
v0x5dbb6d22dbd0_0 .net8 "outp", 0 0, RS_0x76c5177d08d8;  2 drivers, strength-aware
v0x5dbb6d22dc90_0 .net "re", 0 0, L_0x5dbb6d282b30;  alias, 1 drivers
v0x5dbb6d22dd30_0 .net "ren", 0 0, L_0x5dbb6d282a20;  alias, 1 drivers
v0x5dbb6d22ddd0_0 .net "we", 0 0, L_0x5dbb6d2829b0;  alias, 1 drivers
S_0x5dbb6d22e7e0 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d22e9b0 .param/l "i" 0 3 40, +C4<01>;
S_0x5dbb6d22ea70 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d22e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d2878e0 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d287950 .functor AND 1, L_0x5dbb6d287b40, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d2879c0 .functor NAND 1, L_0x5dbb6d287b40, L_0x5dbb6d2878e0, C4<1>, C4<1>;
L_0x5dbb6d287ad0 .functor NOT 1, L_0x5dbb6d2879c0, C4<0>, C4<0>, C4<0>;
v0x5dbb6d237630_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d237710_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d2377b0_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d237850_0 .net "opn", 0 0, L_0x5dbb6d2878e0;  1 drivers
v0x5dbb6d2378f0_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d237990_0 .net "re", 0 0, L_0x5dbb6d287ad0;  1 drivers
v0x5dbb6d237b40_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  1 drivers
v0x5dbb6d237cf0_0 .net "sel", 0 0, L_0x5dbb6d287b40;  1 drivers
v0x5dbb6d237d90_0 .net "we", 0 0, L_0x5dbb6d287950;  1 drivers
L_0x5dbb6d2833e0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d283480 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d283cb0 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d283d50 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d284580 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d284620 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d2850a0 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d285140 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d2859c0 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d285a60 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d2862a0 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d286340 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d286be0 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d286c80 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d237a90 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d287670 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d0e18 .resolv tri, L_0x5dbb6d283200, L_0x5dbb6d283270;
RS_0x76c5177d11d8 .resolv tri, L_0x5dbb6d283ad0, L_0x5dbb6d283b40;
RS_0x76c5177d1508 .resolv tri, L_0x5dbb6d2843a0, L_0x5dbb6d284410;
RS_0x76c5177d1838 .resolv tri, L_0x5dbb6d284ec0, L_0x5dbb6d284f30;
LS_0x5dbb6d2877f0_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d0e18, RS_0x76c5177d11d8, RS_0x76c5177d1508, RS_0x76c5177d1838;
RS_0x76c5177d1b68 .resolv tri, L_0x5dbb6d2857e0, L_0x5dbb6d285850;
RS_0x76c5177d1e98 .resolv tri, L_0x5dbb6d2860c0, L_0x5dbb6d286130;
RS_0x76c5177d21c8 .resolv tri, L_0x5dbb6d286a00, L_0x5dbb6d286a70;
RS_0x76c5177d24f8 .resolv tri, L_0x5dbb6d2872e0, L_0x5dbb6d287350;
LS_0x5dbb6d2877f0_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177d1b68, RS_0x76c5177d1e98, RS_0x76c5177d21c8, RS_0x76c5177d24f8;
L_0x5dbb6d2877f0 .concat8 [ 4 4 0 0], LS_0x5dbb6d2877f0_0_0, LS_0x5dbb6d2877f0_0_4;
S_0x5dbb6d22ec50 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d22ee70 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d22ef50 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d22ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d282cf0 .functor NAND 1, L_0x5dbb6d2833e0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d282d60 .functor NAND 1, L_0x5dbb6d283480, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d282dd0 .functor NAND 1, L_0x5dbb6d282cf0, L_0x5dbb6d282e40, C4<1>, C4<1>;
L_0x5dbb6d282e40 .functor NAND 1, L_0x5dbb6d282d60, L_0x5dbb6d282dd0, C4<1>, C4<1>;
L_0x5dbb6d277b10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d282fa0 .functor PMOS 1, L_0x5dbb6d277b10, L_0x5dbb6d282e40, C4<0>, C4<0>;
L_0x5dbb6d277a70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d283060 .functor NMOS 1, L_0x5dbb6d277a70, L_0x5dbb6d282e40, C4<0>, C4<0>;
L_0x5dbb6d283200 .functor PMOS 1, L_0x5dbb6d282fa0, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d283270 .functor NMOS 1, L_0x5dbb6d283060, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d22f1d0_0 .net8 "GND", 0 0, L_0x5dbb6d277a70;  1 drivers, strength-aware
v0x5dbb6d22f2b0_0 .net "Q0", 0 0, L_0x5dbb6d282cf0;  1 drivers
v0x5dbb6d22f370_0 .net "Q0n", 0 0, L_0x5dbb6d282d60;  1 drivers
v0x5dbb6d22f410_0 .net "Q1", 0 0, L_0x5dbb6d282dd0;  1 drivers
v0x5dbb6d22f4d0_0 .net "Q1n", 0 0, L_0x5dbb6d282e40;  1 drivers
v0x5dbb6d22f5e0_0 .net8 "T0", 0 0, L_0x5dbb6d282fa0;  1 drivers, strength-aware
v0x5dbb6d22f6a0_0 .net8 "T1", 0 0, L_0x5dbb6d283060;  1 drivers, strength-aware
v0x5dbb6d22f760_0 .net8 "VDD", 0 0, L_0x5dbb6d277b10;  1 drivers, strength-aware
v0x5dbb6d22f820_0 .net "inp", 0 0, L_0x5dbb6d2833e0;  1 drivers
v0x5dbb6d22f8e0_0 .net "inpn", 0 0, L_0x5dbb6d283480;  1 drivers
v0x5dbb6d22f9a0_0 .net8 "outp", 0 0, RS_0x76c5177d0e18;  2 drivers, strength-aware
v0x5dbb6d22fa60_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d22fb20_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d22fbe0_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d22fda0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d22ff70 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d230030 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d22fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d283570 .functor NAND 1, L_0x5dbb6d283cb0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d2835e0 .functor NAND 1, L_0x5dbb6d283d50, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d283650 .functor NAND 1, L_0x5dbb6d283570, L_0x5dbb6d283710, C4<1>, C4<1>;
L_0x5dbb6d283710 .functor NAND 1, L_0x5dbb6d2835e0, L_0x5dbb6d283650, C4<1>, C4<1>;
L_0x5dbb6d277c70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d283870 .functor PMOS 1, L_0x5dbb6d277c70, L_0x5dbb6d283710, C4<0>, C4<0>;
L_0x5dbb6d277bd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d283930 .functor NMOS 1, L_0x5dbb6d277bd0, L_0x5dbb6d283710, C4<0>, C4<0>;
L_0x5dbb6d283ad0 .functor PMOS 1, L_0x5dbb6d283870, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d283b40 .functor NMOS 1, L_0x5dbb6d283930, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d2302b0_0 .net8 "GND", 0 0, L_0x5dbb6d277bd0;  1 drivers, strength-aware
v0x5dbb6d230390_0 .net "Q0", 0 0, L_0x5dbb6d283570;  1 drivers
v0x5dbb6d230450_0 .net "Q0n", 0 0, L_0x5dbb6d2835e0;  1 drivers
v0x5dbb6d2304f0_0 .net "Q1", 0 0, L_0x5dbb6d283650;  1 drivers
v0x5dbb6d2305b0_0 .net "Q1n", 0 0, L_0x5dbb6d283710;  1 drivers
v0x5dbb6d2306c0_0 .net8 "T0", 0 0, L_0x5dbb6d283870;  1 drivers, strength-aware
v0x5dbb6d230780_0 .net8 "T1", 0 0, L_0x5dbb6d283930;  1 drivers, strength-aware
v0x5dbb6d230840_0 .net8 "VDD", 0 0, L_0x5dbb6d277c70;  1 drivers, strength-aware
v0x5dbb6d230900_0 .net "inp", 0 0, L_0x5dbb6d283cb0;  1 drivers
v0x5dbb6d2309c0_0 .net "inpn", 0 0, L_0x5dbb6d283d50;  1 drivers
v0x5dbb6d230a80_0 .net8 "outp", 0 0, RS_0x76c5177d11d8;  2 drivers, strength-aware
v0x5dbb6d230b40_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d230be0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d230c80_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d230dc0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d230f70 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d231030 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d230dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d283e40 .functor NAND 1, L_0x5dbb6d284580, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d283eb0 .functor NAND 1, L_0x5dbb6d284620, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d283f20 .functor NAND 1, L_0x5dbb6d283e40, L_0x5dbb6d283fe0, C4<1>, C4<1>;
L_0x5dbb6d283fe0 .functor NAND 1, L_0x5dbb6d283eb0, L_0x5dbb6d283f20, C4<1>, C4<1>;
L_0x5dbb6d277dd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d284140 .functor PMOS 1, L_0x5dbb6d277dd0, L_0x5dbb6d283fe0, C4<0>, C4<0>;
L_0x5dbb6d277d30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d284200 .functor NMOS 1, L_0x5dbb6d277d30, L_0x5dbb6d283fe0, C4<0>, C4<0>;
L_0x5dbb6d2843a0 .functor PMOS 1, L_0x5dbb6d284140, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d284410 .functor NMOS 1, L_0x5dbb6d284200, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d2312b0_0 .net8 "GND", 0 0, L_0x5dbb6d277d30;  1 drivers, strength-aware
v0x5dbb6d231390_0 .net "Q0", 0 0, L_0x5dbb6d283e40;  1 drivers
v0x5dbb6d231450_0 .net "Q0n", 0 0, L_0x5dbb6d283eb0;  1 drivers
v0x5dbb6d231520_0 .net "Q1", 0 0, L_0x5dbb6d283f20;  1 drivers
v0x5dbb6d2315e0_0 .net "Q1n", 0 0, L_0x5dbb6d283fe0;  1 drivers
v0x5dbb6d2316f0_0 .net8 "T0", 0 0, L_0x5dbb6d284140;  1 drivers, strength-aware
v0x5dbb6d2317b0_0 .net8 "T1", 0 0, L_0x5dbb6d284200;  1 drivers, strength-aware
v0x5dbb6d231870_0 .net8 "VDD", 0 0, L_0x5dbb6d277dd0;  1 drivers, strength-aware
v0x5dbb6d231930_0 .net "inp", 0 0, L_0x5dbb6d284580;  1 drivers
v0x5dbb6d231a80_0 .net "inpn", 0 0, L_0x5dbb6d284620;  1 drivers
v0x5dbb6d231b40_0 .net8 "outp", 0 0, RS_0x76c5177d1508;  2 drivers, strength-aware
v0x5dbb6d231c00_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d231ca0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d231d90_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d231f80 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d232180 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d232260 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d231f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d284710 .functor NAND 1, L_0x5dbb6d2850a0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d284780 .functor NAND 1, L_0x5dbb6d285140, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d284a00 .functor NAND 1, L_0x5dbb6d284710, L_0x5dbb6d284ac0, C4<1>, C4<1>;
L_0x5dbb6d284ac0 .functor NAND 1, L_0x5dbb6d284780, L_0x5dbb6d284a00, C4<1>, C4<1>;
L_0x5dbb6d277f30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d284c60 .functor PMOS 1, L_0x5dbb6d277f30, L_0x5dbb6d284ac0, C4<0>, C4<0>;
L_0x5dbb6d277e90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d284d20 .functor NMOS 1, L_0x5dbb6d277e90, L_0x5dbb6d284ac0, C4<0>, C4<0>;
L_0x5dbb6d284ec0 .functor PMOS 1, L_0x5dbb6d284c60, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d284f30 .functor NMOS 1, L_0x5dbb6d284d20, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d2324e0_0 .net8 "GND", 0 0, L_0x5dbb6d277e90;  1 drivers, strength-aware
v0x5dbb6d2325c0_0 .net "Q0", 0 0, L_0x5dbb6d284710;  1 drivers
v0x5dbb6d232680_0 .net "Q0n", 0 0, L_0x5dbb6d284780;  1 drivers
v0x5dbb6d232720_0 .net "Q1", 0 0, L_0x5dbb6d284a00;  1 drivers
v0x5dbb6d2327e0_0 .net "Q1n", 0 0, L_0x5dbb6d284ac0;  1 drivers
v0x5dbb6d2328f0_0 .net8 "T0", 0 0, L_0x5dbb6d284c60;  1 drivers, strength-aware
v0x5dbb6d2329b0_0 .net8 "T1", 0 0, L_0x5dbb6d284d20;  1 drivers, strength-aware
v0x5dbb6d232a70_0 .net8 "VDD", 0 0, L_0x5dbb6d277f30;  1 drivers, strength-aware
v0x5dbb6d232b30_0 .net "inp", 0 0, L_0x5dbb6d2850a0;  1 drivers
v0x5dbb6d232c80_0 .net "inpn", 0 0, L_0x5dbb6d285140;  1 drivers
v0x5dbb6d232d40_0 .net8 "outp", 0 0, RS_0x76c5177d1838;  2 drivers, strength-aware
v0x5dbb6d232e00_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d232ea0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d232f40_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d2330e0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d2332e0 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d2333c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d285280 .functor NAND 1, L_0x5dbb6d2859c0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d2852f0 .functor NAND 1, L_0x5dbb6d285a60, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d285360 .functor NAND 1, L_0x5dbb6d285280, L_0x5dbb6d285420, C4<1>, C4<1>;
L_0x5dbb6d285420 .functor NAND 1, L_0x5dbb6d2852f0, L_0x5dbb6d285360, C4<1>, C4<1>;
L_0x5dbb6d278090 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d285580 .functor PMOS 1, L_0x5dbb6d278090, L_0x5dbb6d285420, C4<0>, C4<0>;
L_0x5dbb6d277ff0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d285640 .functor NMOS 1, L_0x5dbb6d277ff0, L_0x5dbb6d285420, C4<0>, C4<0>;
L_0x5dbb6d2857e0 .functor PMOS 1, L_0x5dbb6d285580, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d285850 .functor NMOS 1, L_0x5dbb6d285640, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d233640_0 .net8 "GND", 0 0, L_0x5dbb6d277ff0;  1 drivers, strength-aware
v0x5dbb6d233720_0 .net "Q0", 0 0, L_0x5dbb6d285280;  1 drivers
v0x5dbb6d2337e0_0 .net "Q0n", 0 0, L_0x5dbb6d2852f0;  1 drivers
v0x5dbb6d233880_0 .net "Q1", 0 0, L_0x5dbb6d285360;  1 drivers
v0x5dbb6d233940_0 .net "Q1n", 0 0, L_0x5dbb6d285420;  1 drivers
v0x5dbb6d233a50_0 .net8 "T0", 0 0, L_0x5dbb6d285580;  1 drivers, strength-aware
v0x5dbb6d233b10_0 .net8 "T1", 0 0, L_0x5dbb6d285640;  1 drivers, strength-aware
v0x5dbb6d233bd0_0 .net8 "VDD", 0 0, L_0x5dbb6d278090;  1 drivers, strength-aware
v0x5dbb6d233c90_0 .net "inp", 0 0, L_0x5dbb6d2859c0;  1 drivers
v0x5dbb6d233de0_0 .net "inpn", 0 0, L_0x5dbb6d285a60;  1 drivers
v0x5dbb6d233ea0_0 .net8 "outp", 0 0, RS_0x76c5177d1b68;  2 drivers, strength-aware
v0x5dbb6d233f60_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d234090_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d2341c0_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d2343f0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d231d40 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d234630 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2343f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d285bb0 .functor NAND 1, L_0x5dbb6d2862a0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d285c20 .functor NAND 1, L_0x5dbb6d286340, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d285c90 .functor NAND 1, L_0x5dbb6d285bb0, L_0x5dbb6d285d00, C4<1>, C4<1>;
L_0x5dbb6d285d00 .functor NAND 1, L_0x5dbb6d285c20, L_0x5dbb6d285c90, C4<1>, C4<1>;
L_0x5dbb6d2781f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d285e60 .functor PMOS 1, L_0x5dbb6d2781f0, L_0x5dbb6d285d00, C4<0>, C4<0>;
L_0x5dbb6d278150 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d285f20 .functor NMOS 1, L_0x5dbb6d278150, L_0x5dbb6d285d00, C4<0>, C4<0>;
L_0x5dbb6d2860c0 .functor PMOS 1, L_0x5dbb6d285e60, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d286130 .functor NMOS 1, L_0x5dbb6d285f20, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d234860_0 .net8 "GND", 0 0, L_0x5dbb6d278150;  1 drivers, strength-aware
v0x5dbb6d234940_0 .net "Q0", 0 0, L_0x5dbb6d285bb0;  1 drivers
v0x5dbb6d234a00_0 .net "Q0n", 0 0, L_0x5dbb6d285c20;  1 drivers
v0x5dbb6d234aa0_0 .net "Q1", 0 0, L_0x5dbb6d285c90;  1 drivers
v0x5dbb6d234b60_0 .net "Q1n", 0 0, L_0x5dbb6d285d00;  1 drivers
v0x5dbb6d234c20_0 .net8 "T0", 0 0, L_0x5dbb6d285e60;  1 drivers, strength-aware
v0x5dbb6d234ce0_0 .net8 "T1", 0 0, L_0x5dbb6d285f20;  1 drivers, strength-aware
v0x5dbb6d234da0_0 .net8 "VDD", 0 0, L_0x5dbb6d2781f0;  1 drivers, strength-aware
v0x5dbb6d234e60_0 .net "inp", 0 0, L_0x5dbb6d2862a0;  1 drivers
v0x5dbb6d234fb0_0 .net "inpn", 0 0, L_0x5dbb6d286340;  1 drivers
v0x5dbb6d235070_0 .net8 "outp", 0 0, RS_0x76c5177d1e98;  2 drivers, strength-aware
v0x5dbb6d235130_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d2351d0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d235270_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d235410 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d2355c0 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d2356a0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d235410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2864a0 .functor NAND 1, L_0x5dbb6d286be0, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d286510 .functor NAND 1, L_0x5dbb6d286c80, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d286580 .functor NAND 1, L_0x5dbb6d2864a0, L_0x5dbb6d286640, C4<1>, C4<1>;
L_0x5dbb6d286640 .functor NAND 1, L_0x5dbb6d286510, L_0x5dbb6d286580, C4<1>, C4<1>;
L_0x5dbb6d278350 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2867a0 .functor PMOS 1, L_0x5dbb6d278350, L_0x5dbb6d286640, C4<0>, C4<0>;
L_0x5dbb6d2782b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d286860 .functor NMOS 1, L_0x5dbb6d2782b0, L_0x5dbb6d286640, C4<0>, C4<0>;
L_0x5dbb6d286a00 .functor PMOS 1, L_0x5dbb6d2867a0, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d286a70 .functor NMOS 1, L_0x5dbb6d286860, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d235920_0 .net8 "GND", 0 0, L_0x5dbb6d2782b0;  1 drivers, strength-aware
v0x5dbb6d235a00_0 .net "Q0", 0 0, L_0x5dbb6d2864a0;  1 drivers
v0x5dbb6d235ac0_0 .net "Q0n", 0 0, L_0x5dbb6d286510;  1 drivers
v0x5dbb6d235b60_0 .net "Q1", 0 0, L_0x5dbb6d286580;  1 drivers
v0x5dbb6d235c20_0 .net "Q1n", 0 0, L_0x5dbb6d286640;  1 drivers
v0x5dbb6d235d30_0 .net8 "T0", 0 0, L_0x5dbb6d2867a0;  1 drivers, strength-aware
v0x5dbb6d235df0_0 .net8 "T1", 0 0, L_0x5dbb6d286860;  1 drivers, strength-aware
v0x5dbb6d235eb0_0 .net8 "VDD", 0 0, L_0x5dbb6d278350;  1 drivers, strength-aware
v0x5dbb6d235f70_0 .net "inp", 0 0, L_0x5dbb6d286be0;  1 drivers
v0x5dbb6d2360c0_0 .net "inpn", 0 0, L_0x5dbb6d286c80;  1 drivers
v0x5dbb6d236180_0 .net8 "outp", 0 0, RS_0x76c5177d21c8;  2 drivers, strength-aware
v0x5dbb6d236240_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d2362e0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d236380_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d236520 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d22ea70;
 .timescale 0 0;
P_0x5dbb6d2366d0 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d2367b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d236520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d286430 .functor NAND 1, L_0x5dbb6d237a90, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d286df0 .functor NAND 1, L_0x5dbb6d287670, L_0x5dbb6d287950, C4<1>, C4<1>;
L_0x5dbb6d286e60 .functor NAND 1, L_0x5dbb6d286430, L_0x5dbb6d286f20, C4<1>, C4<1>;
L_0x5dbb6d286f20 .functor NAND 1, L_0x5dbb6d286df0, L_0x5dbb6d286e60, C4<1>, C4<1>;
L_0x5dbb6d2784b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d287080 .functor PMOS 1, L_0x5dbb6d2784b0, L_0x5dbb6d286f20, C4<0>, C4<0>;
L_0x5dbb6d278410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d287140 .functor NMOS 1, L_0x5dbb6d278410, L_0x5dbb6d286f20, C4<0>, C4<0>;
L_0x5dbb6d2872e0 .functor PMOS 1, L_0x5dbb6d287080, L_0x5dbb6d2879c0, C4<0>, C4<0>;
L_0x5dbb6d287350 .functor NMOS 1, L_0x5dbb6d287140, L_0x5dbb6d287ad0, C4<0>, C4<0>;
v0x5dbb6d236a30_0 .net8 "GND", 0 0, L_0x5dbb6d278410;  1 drivers, strength-aware
v0x5dbb6d236b10_0 .net "Q0", 0 0, L_0x5dbb6d286430;  1 drivers
v0x5dbb6d236bd0_0 .net "Q0n", 0 0, L_0x5dbb6d286df0;  1 drivers
v0x5dbb6d236c70_0 .net "Q1", 0 0, L_0x5dbb6d286e60;  1 drivers
v0x5dbb6d236d30_0 .net "Q1n", 0 0, L_0x5dbb6d286f20;  1 drivers
v0x5dbb6d236e40_0 .net8 "T0", 0 0, L_0x5dbb6d287080;  1 drivers, strength-aware
v0x5dbb6d236f00_0 .net8 "T1", 0 0, L_0x5dbb6d287140;  1 drivers, strength-aware
v0x5dbb6d236fc0_0 .net8 "VDD", 0 0, L_0x5dbb6d2784b0;  1 drivers, strength-aware
v0x5dbb6d237080_0 .net "inp", 0 0, L_0x5dbb6d237a90;  1 drivers
v0x5dbb6d2371d0_0 .net "inpn", 0 0, L_0x5dbb6d287670;  1 drivers
v0x5dbb6d237290_0 .net8 "outp", 0 0, RS_0x76c5177d24f8;  2 drivers, strength-aware
v0x5dbb6d237350_0 .net "re", 0 0, L_0x5dbb6d287ad0;  alias, 1 drivers
v0x5dbb6d2373f0_0 .net "ren", 0 0, L_0x5dbb6d2879c0;  alias, 1 drivers
v0x5dbb6d237490_0 .net "we", 0 0, L_0x5dbb6d287950;  alias, 1 drivers
S_0x5dbb6d237fc0 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d238170 .param/l "i" 0 3 40, +C4<010>;
S_0x5dbb6d238230 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d237fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d28c9d0 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28ca40 .functor AND 1, L_0x5dbb6d28cc30, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d28cab0 .functor NAND 1, L_0x5dbb6d28cc30, L_0x5dbb6d28c9d0, C4<1>, C4<1>;
L_0x5dbb6d28cbc0 .functor NOT 1, L_0x5dbb6d28cab0, C4<0>, C4<0>, C4<0>;
v0x5dbb6d240ee0_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d240fc0_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d2410d0_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d2411c0_0 .net "opn", 0 0, L_0x5dbb6d28c9d0;  1 drivers
v0x5dbb6d241260_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d2413c0_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  1 drivers
v0x5dbb6d241570_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  1 drivers
v0x5dbb6d241720_0 .net "sel", 0 0, L_0x5dbb6d28cc30;  1 drivers
v0x5dbb6d2417e0_0 .net "we", 0 0, L_0x5dbb6d28ca40;  1 drivers
L_0x5dbb6d288320 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d2883c0 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d288bf0 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d288c90 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d2894c0 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d289560 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d289e90 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d289f30 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d28a7b0 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d28a850 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d28b090 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d28b130 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d28b9d0 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d28ba70 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d2414c0 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d28c760 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d2978 .resolv tri, L_0x5dbb6d288140, L_0x5dbb6d2881b0;
RS_0x76c5177d2d38 .resolv tri, L_0x5dbb6d288a10, L_0x5dbb6d288a80;
RS_0x76c5177d3068 .resolv tri, L_0x5dbb6d2892e0, L_0x5dbb6d289350;
RS_0x76c5177d3398 .resolv tri, L_0x5dbb6d289cb0, L_0x5dbb6d289d20;
LS_0x5dbb6d28c8e0_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d2978, RS_0x76c5177d2d38, RS_0x76c5177d3068, RS_0x76c5177d3398;
RS_0x76c5177d36c8 .resolv tri, L_0x5dbb6d28a5d0, L_0x5dbb6d28a640;
RS_0x76c5177d39f8 .resolv tri, L_0x5dbb6d28aeb0, L_0x5dbb6d28af20;
RS_0x76c5177d3d28 .resolv tri, L_0x5dbb6d28b7f0, L_0x5dbb6d28b860;
RS_0x76c5177d4058 .resolv tri, L_0x5dbb6d28c4e0, L_0x5dbb6d241610;
LS_0x5dbb6d28c8e0_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177d36c8, RS_0x76c5177d39f8, RS_0x76c5177d3d28, RS_0x76c5177d4058;
L_0x5dbb6d28c8e0 .concat8 [ 4 4 0 0], LS_0x5dbb6d28c8e0_0_0, LS_0x5dbb6d28c8e0_0_4;
S_0x5dbb6d238440 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d238660 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d238740 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d238440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d287be0 .functor NAND 1, L_0x5dbb6d288320, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d287c50 .functor NAND 1, L_0x5dbb6d2883c0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d287cc0 .functor NAND 1, L_0x5dbb6d287be0, L_0x5dbb6d287d80, C4<1>, C4<1>;
L_0x5dbb6d287d80 .functor NAND 1, L_0x5dbb6d287c50, L_0x5dbb6d287cc0, C4<1>, C4<1>;
L_0x5dbb6d278610 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d287ee0 .functor PMOS 1, L_0x5dbb6d278610, L_0x5dbb6d287d80, C4<0>, C4<0>;
L_0x5dbb6d278570 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d287fa0 .functor NMOS 1, L_0x5dbb6d278570, L_0x5dbb6d287d80, C4<0>, C4<0>;
L_0x5dbb6d288140 .functor PMOS 1, L_0x5dbb6d287ee0, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d2881b0 .functor NMOS 1, L_0x5dbb6d287fa0, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d2389c0_0 .net8 "GND", 0 0, L_0x5dbb6d278570;  1 drivers, strength-aware
v0x5dbb6d238aa0_0 .net "Q0", 0 0, L_0x5dbb6d287be0;  1 drivers
v0x5dbb6d238b60_0 .net "Q0n", 0 0, L_0x5dbb6d287c50;  1 drivers
v0x5dbb6d238c30_0 .net "Q1", 0 0, L_0x5dbb6d287cc0;  1 drivers
v0x5dbb6d238cf0_0 .net "Q1n", 0 0, L_0x5dbb6d287d80;  1 drivers
v0x5dbb6d238e00_0 .net8 "T0", 0 0, L_0x5dbb6d287ee0;  1 drivers, strength-aware
v0x5dbb6d238ec0_0 .net8 "T1", 0 0, L_0x5dbb6d287fa0;  1 drivers, strength-aware
v0x5dbb6d238f80_0 .net8 "VDD", 0 0, L_0x5dbb6d278610;  1 drivers, strength-aware
v0x5dbb6d239040_0 .net "inp", 0 0, L_0x5dbb6d288320;  1 drivers
v0x5dbb6d239100_0 .net "inpn", 0 0, L_0x5dbb6d2883c0;  1 drivers
v0x5dbb6d2391c0_0 .net8 "outp", 0 0, RS_0x76c5177d2978;  2 drivers, strength-aware
v0x5dbb6d239280_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d239340_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d239400_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d2395c0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d239790 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d239850 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2395c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2884b0 .functor NAND 1, L_0x5dbb6d288bf0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d288520 .functor NAND 1, L_0x5dbb6d288c90, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d288590 .functor NAND 1, L_0x5dbb6d2884b0, L_0x5dbb6d288650, C4<1>, C4<1>;
L_0x5dbb6d288650 .functor NAND 1, L_0x5dbb6d288520, L_0x5dbb6d288590, C4<1>, C4<1>;
L_0x5dbb6d278770 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2887b0 .functor PMOS 1, L_0x5dbb6d278770, L_0x5dbb6d288650, C4<0>, C4<0>;
L_0x5dbb6d2786d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d288870 .functor NMOS 1, L_0x5dbb6d2786d0, L_0x5dbb6d288650, C4<0>, C4<0>;
L_0x5dbb6d288a10 .functor PMOS 1, L_0x5dbb6d2887b0, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d288a80 .functor NMOS 1, L_0x5dbb6d288870, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d239ad0_0 .net8 "GND", 0 0, L_0x5dbb6d2786d0;  1 drivers, strength-aware
v0x5dbb6d239bb0_0 .net "Q0", 0 0, L_0x5dbb6d2884b0;  1 drivers
v0x5dbb6d239c70_0 .net "Q0n", 0 0, L_0x5dbb6d288520;  1 drivers
v0x5dbb6d239d10_0 .net "Q1", 0 0, L_0x5dbb6d288590;  1 drivers
v0x5dbb6d239dd0_0 .net "Q1n", 0 0, L_0x5dbb6d288650;  1 drivers
v0x5dbb6d239ee0_0 .net8 "T0", 0 0, L_0x5dbb6d2887b0;  1 drivers, strength-aware
v0x5dbb6d239fa0_0 .net8 "T1", 0 0, L_0x5dbb6d288870;  1 drivers, strength-aware
v0x5dbb6d23a060_0 .net8 "VDD", 0 0, L_0x5dbb6d278770;  1 drivers, strength-aware
v0x5dbb6d23a120_0 .net "inp", 0 0, L_0x5dbb6d288bf0;  1 drivers
v0x5dbb6d23a1e0_0 .net "inpn", 0 0, L_0x5dbb6d288c90;  1 drivers
v0x5dbb6d23a2a0_0 .net8 "outp", 0 0, RS_0x76c5177d2d38;  2 drivers, strength-aware
v0x5dbb6d23a360_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23a400_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23a4d0_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23a640 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23a820 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d23a8e0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d288d80 .functor NAND 1, L_0x5dbb6d2894c0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d288df0 .functor NAND 1, L_0x5dbb6d289560, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d288e60 .functor NAND 1, L_0x5dbb6d288d80, L_0x5dbb6d288f20, C4<1>, C4<1>;
L_0x5dbb6d288f20 .functor NAND 1, L_0x5dbb6d288df0, L_0x5dbb6d288e60, C4<1>, C4<1>;
L_0x5dbb6d2788d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d289080 .functor PMOS 1, L_0x5dbb6d2788d0, L_0x5dbb6d288f20, C4<0>, C4<0>;
L_0x5dbb6d278830 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d289140 .functor NMOS 1, L_0x5dbb6d278830, L_0x5dbb6d288f20, C4<0>, C4<0>;
L_0x5dbb6d2892e0 .functor PMOS 1, L_0x5dbb6d289080, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d289350 .functor NMOS 1, L_0x5dbb6d289140, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d23ab60_0 .net8 "GND", 0 0, L_0x5dbb6d278830;  1 drivers, strength-aware
v0x5dbb6d23ac40_0 .net "Q0", 0 0, L_0x5dbb6d288d80;  1 drivers
v0x5dbb6d23ad00_0 .net "Q0n", 0 0, L_0x5dbb6d288df0;  1 drivers
v0x5dbb6d23add0_0 .net "Q1", 0 0, L_0x5dbb6d288e60;  1 drivers
v0x5dbb6d23ae90_0 .net "Q1n", 0 0, L_0x5dbb6d288f20;  1 drivers
v0x5dbb6d23afa0_0 .net8 "T0", 0 0, L_0x5dbb6d289080;  1 drivers, strength-aware
v0x5dbb6d23b060_0 .net8 "T1", 0 0, L_0x5dbb6d289140;  1 drivers, strength-aware
v0x5dbb6d23b120_0 .net8 "VDD", 0 0, L_0x5dbb6d2788d0;  1 drivers, strength-aware
v0x5dbb6d23b1e0_0 .net "inp", 0 0, L_0x5dbb6d2894c0;  1 drivers
v0x5dbb6d23b330_0 .net "inpn", 0 0, L_0x5dbb6d289560;  1 drivers
v0x5dbb6d23b3f0_0 .net8 "outp", 0 0, RS_0x76c5177d3068;  2 drivers, strength-aware
v0x5dbb6d23b4b0_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23b550_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23b640_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23b830 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23ba30 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d23bb10 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d289650 .functor NAND 1, L_0x5dbb6d289e90, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d2896c0 .functor NAND 1, L_0x5dbb6d289f30, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d241880 .functor NAND 1, L_0x5dbb6d289650, L_0x5dbb6d289940, C4<1>, C4<1>;
L_0x5dbb6d289940 .functor NAND 1, L_0x5dbb6d2896c0, L_0x5dbb6d241880, C4<1>, C4<1>;
L_0x5dbb6d278a30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d289a50 .functor PMOS 1, L_0x5dbb6d278a30, L_0x5dbb6d289940, C4<0>, C4<0>;
L_0x5dbb6d278990 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d289b10 .functor NMOS 1, L_0x5dbb6d278990, L_0x5dbb6d289940, C4<0>, C4<0>;
L_0x5dbb6d289cb0 .functor PMOS 1, L_0x5dbb6d289a50, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d289d20 .functor NMOS 1, L_0x5dbb6d289b10, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d23bd90_0 .net8 "GND", 0 0, L_0x5dbb6d278990;  1 drivers, strength-aware
v0x5dbb6d23be70_0 .net "Q0", 0 0, L_0x5dbb6d289650;  1 drivers
v0x5dbb6d23bf30_0 .net "Q0n", 0 0, L_0x5dbb6d2896c0;  1 drivers
v0x5dbb6d23bfd0_0 .net "Q1", 0 0, L_0x5dbb6d241880;  1 drivers
v0x5dbb6d23c090_0 .net "Q1n", 0 0, L_0x5dbb6d289940;  1 drivers
v0x5dbb6d23c1a0_0 .net8 "T0", 0 0, L_0x5dbb6d289a50;  1 drivers, strength-aware
v0x5dbb6d23c260_0 .net8 "T1", 0 0, L_0x5dbb6d289b10;  1 drivers, strength-aware
v0x5dbb6d23c320_0 .net8 "VDD", 0 0, L_0x5dbb6d278a30;  1 drivers, strength-aware
v0x5dbb6d23c3e0_0 .net "inp", 0 0, L_0x5dbb6d289e90;  1 drivers
v0x5dbb6d23c530_0 .net "inpn", 0 0, L_0x5dbb6d289f30;  1 drivers
v0x5dbb6d23c5f0_0 .net8 "outp", 0 0, RS_0x76c5177d3398;  2 drivers, strength-aware
v0x5dbb6d23c6b0_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23c750_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23c7f0_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23c990 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23cb90 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d23cc70 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28a070 .functor NAND 1, L_0x5dbb6d28a7b0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28a0e0 .functor NAND 1, L_0x5dbb6d28a850, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28a150 .functor NAND 1, L_0x5dbb6d28a070, L_0x5dbb6d28a210, C4<1>, C4<1>;
L_0x5dbb6d28a210 .functor NAND 1, L_0x5dbb6d28a0e0, L_0x5dbb6d28a150, C4<1>, C4<1>;
L_0x5dbb6d278b90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28a370 .functor PMOS 1, L_0x5dbb6d278b90, L_0x5dbb6d28a210, C4<0>, C4<0>;
L_0x5dbb6d278af0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28a430 .functor NMOS 1, L_0x5dbb6d278af0, L_0x5dbb6d28a210, C4<0>, C4<0>;
L_0x5dbb6d28a5d0 .functor PMOS 1, L_0x5dbb6d28a370, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d28a640 .functor NMOS 1, L_0x5dbb6d28a430, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d23cef0_0 .net8 "GND", 0 0, L_0x5dbb6d278af0;  1 drivers, strength-aware
v0x5dbb6d23cfd0_0 .net "Q0", 0 0, L_0x5dbb6d28a070;  1 drivers
v0x5dbb6d23d090_0 .net "Q0n", 0 0, L_0x5dbb6d28a0e0;  1 drivers
v0x5dbb6d23d130_0 .net "Q1", 0 0, L_0x5dbb6d28a150;  1 drivers
v0x5dbb6d23d1f0_0 .net "Q1n", 0 0, L_0x5dbb6d28a210;  1 drivers
v0x5dbb6d23d300_0 .net8 "T0", 0 0, L_0x5dbb6d28a370;  1 drivers, strength-aware
v0x5dbb6d23d3c0_0 .net8 "T1", 0 0, L_0x5dbb6d28a430;  1 drivers, strength-aware
v0x5dbb6d23d480_0 .net8 "VDD", 0 0, L_0x5dbb6d278b90;  1 drivers, strength-aware
v0x5dbb6d23d540_0 .net "inp", 0 0, L_0x5dbb6d28a7b0;  1 drivers
v0x5dbb6d23d690_0 .net "inpn", 0 0, L_0x5dbb6d28a850;  1 drivers
v0x5dbb6d23d750_0 .net8 "outp", 0 0, RS_0x76c5177d36c8;  2 drivers, strength-aware
v0x5dbb6d23d810_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23d940_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23da70_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23dca0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23b5f0 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d23dee0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28a9a0 .functor NAND 1, L_0x5dbb6d28b090, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28aa10 .functor NAND 1, L_0x5dbb6d28b130, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28aa80 .functor NAND 1, L_0x5dbb6d28a9a0, L_0x5dbb6d28aaf0, C4<1>, C4<1>;
L_0x5dbb6d28aaf0 .functor NAND 1, L_0x5dbb6d28aa10, L_0x5dbb6d28aa80, C4<1>, C4<1>;
L_0x5dbb6d278cf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28ac50 .functor PMOS 1, L_0x5dbb6d278cf0, L_0x5dbb6d28aaf0, C4<0>, C4<0>;
L_0x5dbb6d278c50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28ad10 .functor NMOS 1, L_0x5dbb6d278c50, L_0x5dbb6d28aaf0, C4<0>, C4<0>;
L_0x5dbb6d28aeb0 .functor PMOS 1, L_0x5dbb6d28ac50, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d28af20 .functor NMOS 1, L_0x5dbb6d28ad10, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d23e110_0 .net8 "GND", 0 0, L_0x5dbb6d278c50;  1 drivers, strength-aware
v0x5dbb6d23e1f0_0 .net "Q0", 0 0, L_0x5dbb6d28a9a0;  1 drivers
v0x5dbb6d23e2b0_0 .net "Q0n", 0 0, L_0x5dbb6d28aa10;  1 drivers
v0x5dbb6d23e350_0 .net "Q1", 0 0, L_0x5dbb6d28aa80;  1 drivers
v0x5dbb6d23e410_0 .net "Q1n", 0 0, L_0x5dbb6d28aaf0;  1 drivers
v0x5dbb6d23e4d0_0 .net8 "T0", 0 0, L_0x5dbb6d28ac50;  1 drivers, strength-aware
v0x5dbb6d23e590_0 .net8 "T1", 0 0, L_0x5dbb6d28ad10;  1 drivers, strength-aware
v0x5dbb6d23e650_0 .net8 "VDD", 0 0, L_0x5dbb6d278cf0;  1 drivers, strength-aware
v0x5dbb6d23e710_0 .net "inp", 0 0, L_0x5dbb6d28b090;  1 drivers
v0x5dbb6d23e860_0 .net "inpn", 0 0, L_0x5dbb6d28b130;  1 drivers
v0x5dbb6d23e920_0 .net8 "outp", 0 0, RS_0x76c5177d39f8;  2 drivers, strength-aware
v0x5dbb6d23e9e0_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23ea80_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23eb20_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23ecc0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23ee70 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d23ef50 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28b290 .functor NAND 1, L_0x5dbb6d28b9d0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28b300 .functor NAND 1, L_0x5dbb6d28ba70, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28b370 .functor NAND 1, L_0x5dbb6d28b290, L_0x5dbb6d28b430, C4<1>, C4<1>;
L_0x5dbb6d28b430 .functor NAND 1, L_0x5dbb6d28b300, L_0x5dbb6d28b370, C4<1>, C4<1>;
L_0x5dbb6d278e50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28b590 .functor PMOS 1, L_0x5dbb6d278e50, L_0x5dbb6d28b430, C4<0>, C4<0>;
L_0x5dbb6d278db0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28b650 .functor NMOS 1, L_0x5dbb6d278db0, L_0x5dbb6d28b430, C4<0>, C4<0>;
L_0x5dbb6d28b7f0 .functor PMOS 1, L_0x5dbb6d28b590, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d28b860 .functor NMOS 1, L_0x5dbb6d28b650, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d23f1d0_0 .net8 "GND", 0 0, L_0x5dbb6d278db0;  1 drivers, strength-aware
v0x5dbb6d23f2b0_0 .net "Q0", 0 0, L_0x5dbb6d28b290;  1 drivers
v0x5dbb6d23f370_0 .net "Q0n", 0 0, L_0x5dbb6d28b300;  1 drivers
v0x5dbb6d23f410_0 .net "Q1", 0 0, L_0x5dbb6d28b370;  1 drivers
v0x5dbb6d23f4d0_0 .net "Q1n", 0 0, L_0x5dbb6d28b430;  1 drivers
v0x5dbb6d23f5e0_0 .net8 "T0", 0 0, L_0x5dbb6d28b590;  1 drivers, strength-aware
v0x5dbb6d23f6a0_0 .net8 "T1", 0 0, L_0x5dbb6d28b650;  1 drivers, strength-aware
v0x5dbb6d23f760_0 .net8 "VDD", 0 0, L_0x5dbb6d278e50;  1 drivers, strength-aware
v0x5dbb6d23f820_0 .net "inp", 0 0, L_0x5dbb6d28b9d0;  1 drivers
v0x5dbb6d23f970_0 .net "inpn", 0 0, L_0x5dbb6d28ba70;  1 drivers
v0x5dbb6d23fa30_0 .net8 "outp", 0 0, RS_0x76c5177d3d28;  2 drivers, strength-aware
v0x5dbb6d23faf0_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d23fb90_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d23fc30_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d23fdd0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d238230;
 .timescale 0 0;
P_0x5dbb6d23ff80 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d240060 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d23fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28b220 .functor NAND 1, L_0x5dbb6d2414c0, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28bff0 .functor NAND 1, L_0x5dbb6d28c760, L_0x5dbb6d28ca40, C4<1>, C4<1>;
L_0x5dbb6d28c060 .functor NAND 1, L_0x5dbb6d28b220, L_0x5dbb6d28c120, C4<1>, C4<1>;
L_0x5dbb6d28c120 .functor NAND 1, L_0x5dbb6d28bff0, L_0x5dbb6d28c060, C4<1>, C4<1>;
L_0x5dbb6d278fb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28c280 .functor PMOS 1, L_0x5dbb6d278fb0, L_0x5dbb6d28c120, C4<0>, C4<0>;
L_0x5dbb6d278f10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28c340 .functor NMOS 1, L_0x5dbb6d278f10, L_0x5dbb6d28c120, C4<0>, C4<0>;
L_0x5dbb6d28c4e0 .functor PMOS 1, L_0x5dbb6d28c280, L_0x5dbb6d28cab0, C4<0>, C4<0>;
L_0x5dbb6d241610 .functor NMOS 1, L_0x5dbb6d28c340, L_0x5dbb6d28cbc0, C4<0>, C4<0>;
v0x5dbb6d2402e0_0 .net8 "GND", 0 0, L_0x5dbb6d278f10;  1 drivers, strength-aware
v0x5dbb6d2403c0_0 .net "Q0", 0 0, L_0x5dbb6d28b220;  1 drivers
v0x5dbb6d240480_0 .net "Q0n", 0 0, L_0x5dbb6d28bff0;  1 drivers
v0x5dbb6d240520_0 .net "Q1", 0 0, L_0x5dbb6d28c060;  1 drivers
v0x5dbb6d2405e0_0 .net "Q1n", 0 0, L_0x5dbb6d28c120;  1 drivers
v0x5dbb6d2406f0_0 .net8 "T0", 0 0, L_0x5dbb6d28c280;  1 drivers, strength-aware
v0x5dbb6d2407b0_0 .net8 "T1", 0 0, L_0x5dbb6d28c340;  1 drivers, strength-aware
v0x5dbb6d240870_0 .net8 "VDD", 0 0, L_0x5dbb6d278fb0;  1 drivers, strength-aware
v0x5dbb6d240930_0 .net "inp", 0 0, L_0x5dbb6d2414c0;  1 drivers
v0x5dbb6d240a80_0 .net "inpn", 0 0, L_0x5dbb6d28c760;  1 drivers
v0x5dbb6d240b40_0 .net8 "outp", 0 0, RS_0x76c5177d4058;  2 drivers, strength-aware
v0x5dbb6d240c00_0 .net "re", 0 0, L_0x5dbb6d28cbc0;  alias, 1 drivers
v0x5dbb6d240ca0_0 .net "ren", 0 0, L_0x5dbb6d28cab0;  alias, 1 drivers
v0x5dbb6d240d40_0 .net "we", 0 0, L_0x5dbb6d28ca40;  alias, 1 drivers
S_0x5dbb6d241a30 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d241be0 .param/l "i" 0 3 40, +C4<011>;
S_0x5dbb6d241cc0 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d241a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d291970 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2766b0 .functor AND 1, L_0x5dbb6d291d00, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d276720 .functor NAND 1, L_0x5dbb6d291d00, L_0x5dbb6d291970, C4<1>, C4<1>;
L_0x5dbb6d291c90 .functor NOT 1, L_0x5dbb6d276720, C4<0>, C4<0>, C4<0>;
v0x5dbb6d24a850_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d24a930_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d24a9f0_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d24aa90_0 .net "opn", 0 0, L_0x5dbb6d291970;  1 drivers
v0x5dbb6d24ab30_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d24abf0_0 .net "re", 0 0, L_0x5dbb6d291c90;  1 drivers
v0x5dbb6d24ada0_0 .net "ren", 0 0, L_0x5dbb6d276720;  1 drivers
v0x5dbb6d24af50_0 .net "sel", 0 0, L_0x5dbb6d291d00;  1 drivers
v0x5dbb6d24b010_0 .net "we", 0 0, L_0x5dbb6d2766b0;  1 drivers
L_0x5dbb6d28d4c0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d28d560 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d28dd90 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d28de30 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d28e660 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d28e700 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d28f030 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d28f0d0 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d28f950 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d28f9f0 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d290230 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d2902d0 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d290b70 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d290c10 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d24acf0 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d291700 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d44d8 .resolv tri, L_0x5dbb6d28d2e0, L_0x5dbb6d28d350;
RS_0x76c5177d4898 .resolv tri, L_0x5dbb6d28dbb0, L_0x5dbb6d28dc20;
RS_0x76c5177d4bc8 .resolv tri, L_0x5dbb6d28e480, L_0x5dbb6d28e4f0;
RS_0x76c5177d4ef8 .resolv tri, L_0x5dbb6d28ee50, L_0x5dbb6d28eec0;
LS_0x5dbb6d291880_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d44d8, RS_0x76c5177d4898, RS_0x76c5177d4bc8, RS_0x76c5177d4ef8;
RS_0x76c5177d5228 .resolv tri, L_0x5dbb6d28f770, L_0x5dbb6d28f7e0;
RS_0x76c5177d5558 .resolv tri, L_0x5dbb6d290050, L_0x5dbb6d2900c0;
RS_0x76c5177d5888 .resolv tri, L_0x5dbb6d290990, L_0x5dbb6d290a00;
RS_0x76c5177d5bb8 .resolv tri, L_0x5dbb6d291270, L_0x5dbb6d24ae40;
LS_0x5dbb6d291880_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177d5228, RS_0x76c5177d5558, RS_0x76c5177d5888, RS_0x76c5177d5bb8;
L_0x5dbb6d291880 .concat8 [ 4 4 0 0], LS_0x5dbb6d291880_0_0, LS_0x5dbb6d291880_0_4;
S_0x5dbb6d241ea0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2420c0 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d2421a0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d241ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28cdd0 .functor NAND 1, L_0x5dbb6d28d4c0, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28ce40 .functor NAND 1, L_0x5dbb6d28d560, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28ceb0 .functor NAND 1, L_0x5dbb6d28cdd0, L_0x5dbb6d28cf20, C4<1>, C4<1>;
L_0x5dbb6d28cf20 .functor NAND 1, L_0x5dbb6d28ce40, L_0x5dbb6d28ceb0, C4<1>, C4<1>;
L_0x5dbb6d279110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28d080 .functor PMOS 1, L_0x5dbb6d279110, L_0x5dbb6d28cf20, C4<0>, C4<0>;
L_0x5dbb6d279070 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28d140 .functor NMOS 1, L_0x5dbb6d279070, L_0x5dbb6d28cf20, C4<0>, C4<0>;
L_0x5dbb6d28d2e0 .functor PMOS 1, L_0x5dbb6d28d080, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d28d350 .functor NMOS 1, L_0x5dbb6d28d140, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d242420_0 .net8 "GND", 0 0, L_0x5dbb6d279070;  1 drivers, strength-aware
v0x5dbb6d242500_0 .net "Q0", 0 0, L_0x5dbb6d28cdd0;  1 drivers
v0x5dbb6d2425c0_0 .net "Q0n", 0 0, L_0x5dbb6d28ce40;  1 drivers
v0x5dbb6d242660_0 .net "Q1", 0 0, L_0x5dbb6d28ceb0;  1 drivers
v0x5dbb6d242720_0 .net "Q1n", 0 0, L_0x5dbb6d28cf20;  1 drivers
v0x5dbb6d242830_0 .net8 "T0", 0 0, L_0x5dbb6d28d080;  1 drivers, strength-aware
v0x5dbb6d2428f0_0 .net8 "T1", 0 0, L_0x5dbb6d28d140;  1 drivers, strength-aware
v0x5dbb6d2429b0_0 .net8 "VDD", 0 0, L_0x5dbb6d279110;  1 drivers, strength-aware
v0x5dbb6d242a70_0 .net "inp", 0 0, L_0x5dbb6d28d4c0;  1 drivers
v0x5dbb6d242b30_0 .net "inpn", 0 0, L_0x5dbb6d28d560;  1 drivers
v0x5dbb6d242bf0_0 .net8 "outp", 0 0, RS_0x76c5177d44d8;  2 drivers, strength-aware
v0x5dbb6d242cb0_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d242d70_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d242e30_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d242ff0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2431c0 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d243280 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d242ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28d650 .functor NAND 1, L_0x5dbb6d28dd90, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28d6c0 .functor NAND 1, L_0x5dbb6d28de30, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28d730 .functor NAND 1, L_0x5dbb6d28d650, L_0x5dbb6d28d7f0, C4<1>, C4<1>;
L_0x5dbb6d28d7f0 .functor NAND 1, L_0x5dbb6d28d6c0, L_0x5dbb6d28d730, C4<1>, C4<1>;
L_0x5dbb6d279270 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28d950 .functor PMOS 1, L_0x5dbb6d279270, L_0x5dbb6d28d7f0, C4<0>, C4<0>;
L_0x5dbb6d2791d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28da10 .functor NMOS 1, L_0x5dbb6d2791d0, L_0x5dbb6d28d7f0, C4<0>, C4<0>;
L_0x5dbb6d28dbb0 .functor PMOS 1, L_0x5dbb6d28d950, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d28dc20 .functor NMOS 1, L_0x5dbb6d28da10, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d243500_0 .net8 "GND", 0 0, L_0x5dbb6d2791d0;  1 drivers, strength-aware
v0x5dbb6d2435e0_0 .net "Q0", 0 0, L_0x5dbb6d28d650;  1 drivers
v0x5dbb6d2436a0_0 .net "Q0n", 0 0, L_0x5dbb6d28d6c0;  1 drivers
v0x5dbb6d243740_0 .net "Q1", 0 0, L_0x5dbb6d28d730;  1 drivers
v0x5dbb6d243800_0 .net "Q1n", 0 0, L_0x5dbb6d28d7f0;  1 drivers
v0x5dbb6d243910_0 .net8 "T0", 0 0, L_0x5dbb6d28d950;  1 drivers, strength-aware
v0x5dbb6d2439d0_0 .net8 "T1", 0 0, L_0x5dbb6d28da10;  1 drivers, strength-aware
v0x5dbb6d243a90_0 .net8 "VDD", 0 0, L_0x5dbb6d279270;  1 drivers, strength-aware
v0x5dbb6d243b50_0 .net "inp", 0 0, L_0x5dbb6d28dd90;  1 drivers
v0x5dbb6d243c10_0 .net "inpn", 0 0, L_0x5dbb6d28de30;  1 drivers
v0x5dbb6d243cd0_0 .net8 "outp", 0 0, RS_0x76c5177d4898;  2 drivers, strength-aware
v0x5dbb6d243d90_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d243e30_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d243ed0_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d244010 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2441c0 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d244280 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d244010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28df20 .functor NAND 1, L_0x5dbb6d28e660, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28df90 .functor NAND 1, L_0x5dbb6d28e700, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28e000 .functor NAND 1, L_0x5dbb6d28df20, L_0x5dbb6d28e0c0, C4<1>, C4<1>;
L_0x5dbb6d28e0c0 .functor NAND 1, L_0x5dbb6d28df90, L_0x5dbb6d28e000, C4<1>, C4<1>;
L_0x5dbb6d2793d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28e220 .functor PMOS 1, L_0x5dbb6d2793d0, L_0x5dbb6d28e0c0, C4<0>, C4<0>;
L_0x5dbb6d279330 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28e2e0 .functor NMOS 1, L_0x5dbb6d279330, L_0x5dbb6d28e0c0, C4<0>, C4<0>;
L_0x5dbb6d28e480 .functor PMOS 1, L_0x5dbb6d28e220, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d28e4f0 .functor NMOS 1, L_0x5dbb6d28e2e0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d244500_0 .net8 "GND", 0 0, L_0x5dbb6d279330;  1 drivers, strength-aware
v0x5dbb6d2445e0_0 .net "Q0", 0 0, L_0x5dbb6d28df20;  1 drivers
v0x5dbb6d2446a0_0 .net "Q0n", 0 0, L_0x5dbb6d28df90;  1 drivers
v0x5dbb6d244740_0 .net "Q1", 0 0, L_0x5dbb6d28e000;  1 drivers
v0x5dbb6d244800_0 .net "Q1n", 0 0, L_0x5dbb6d28e0c0;  1 drivers
v0x5dbb6d244910_0 .net8 "T0", 0 0, L_0x5dbb6d28e220;  1 drivers, strength-aware
v0x5dbb6d2449d0_0 .net8 "T1", 0 0, L_0x5dbb6d28e2e0;  1 drivers, strength-aware
v0x5dbb6d244a90_0 .net8 "VDD", 0 0, L_0x5dbb6d2793d0;  1 drivers, strength-aware
v0x5dbb6d244b50_0 .net "inp", 0 0, L_0x5dbb6d28e660;  1 drivers
v0x5dbb6d244ca0_0 .net "inpn", 0 0, L_0x5dbb6d28e700;  1 drivers
v0x5dbb6d244d60_0 .net8 "outp", 0 0, RS_0x76c5177d4bc8;  2 drivers, strength-aware
v0x5dbb6d244e20_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d244ec0_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d244fb0_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d2451a0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2453a0 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d245480 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2451a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28e7f0 .functor NAND 1, L_0x5dbb6d28f030, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28e860 .functor NAND 1, L_0x5dbb6d28f0d0, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d24b0b0 .functor NAND 1, L_0x5dbb6d28e7f0, L_0x5dbb6d28eae0, C4<1>, C4<1>;
L_0x5dbb6d28eae0 .functor NAND 1, L_0x5dbb6d28e860, L_0x5dbb6d24b0b0, C4<1>, C4<1>;
L_0x5dbb6d279530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28ebf0 .functor PMOS 1, L_0x5dbb6d279530, L_0x5dbb6d28eae0, C4<0>, C4<0>;
L_0x5dbb6d279490 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28ecb0 .functor NMOS 1, L_0x5dbb6d279490, L_0x5dbb6d28eae0, C4<0>, C4<0>;
L_0x5dbb6d28ee50 .functor PMOS 1, L_0x5dbb6d28ebf0, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d28eec0 .functor NMOS 1, L_0x5dbb6d28ecb0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d245700_0 .net8 "GND", 0 0, L_0x5dbb6d279490;  1 drivers, strength-aware
v0x5dbb6d2457e0_0 .net "Q0", 0 0, L_0x5dbb6d28e7f0;  1 drivers
v0x5dbb6d2458a0_0 .net "Q0n", 0 0, L_0x5dbb6d28e860;  1 drivers
v0x5dbb6d245940_0 .net "Q1", 0 0, L_0x5dbb6d24b0b0;  1 drivers
v0x5dbb6d245a00_0 .net "Q1n", 0 0, L_0x5dbb6d28eae0;  1 drivers
v0x5dbb6d245b10_0 .net8 "T0", 0 0, L_0x5dbb6d28ebf0;  1 drivers, strength-aware
v0x5dbb6d245bd0_0 .net8 "T1", 0 0, L_0x5dbb6d28ecb0;  1 drivers, strength-aware
v0x5dbb6d245c90_0 .net8 "VDD", 0 0, L_0x5dbb6d279530;  1 drivers, strength-aware
v0x5dbb6d245d50_0 .net "inp", 0 0, L_0x5dbb6d28f030;  1 drivers
v0x5dbb6d245ea0_0 .net "inpn", 0 0, L_0x5dbb6d28f0d0;  1 drivers
v0x5dbb6d245f60_0 .net8 "outp", 0 0, RS_0x76c5177d4ef8;  2 drivers, strength-aware
v0x5dbb6d246020_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d2460c0_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d246160_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d246300 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d246500 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d2465e0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d246300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28f210 .functor NAND 1, L_0x5dbb6d28f950, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28f280 .functor NAND 1, L_0x5dbb6d28f9f0, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28f2f0 .functor NAND 1, L_0x5dbb6d28f210, L_0x5dbb6d28f3b0, C4<1>, C4<1>;
L_0x5dbb6d28f3b0 .functor NAND 1, L_0x5dbb6d28f280, L_0x5dbb6d28f2f0, C4<1>, C4<1>;
L_0x5dbb6d279690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28f510 .functor PMOS 1, L_0x5dbb6d279690, L_0x5dbb6d28f3b0, C4<0>, C4<0>;
L_0x5dbb6d2795f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28f5d0 .functor NMOS 1, L_0x5dbb6d2795f0, L_0x5dbb6d28f3b0, C4<0>, C4<0>;
L_0x5dbb6d28f770 .functor PMOS 1, L_0x5dbb6d28f510, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d28f7e0 .functor NMOS 1, L_0x5dbb6d28f5d0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d246860_0 .net8 "GND", 0 0, L_0x5dbb6d2795f0;  1 drivers, strength-aware
v0x5dbb6d246940_0 .net "Q0", 0 0, L_0x5dbb6d28f210;  1 drivers
v0x5dbb6d246a00_0 .net "Q0n", 0 0, L_0x5dbb6d28f280;  1 drivers
v0x5dbb6d246aa0_0 .net "Q1", 0 0, L_0x5dbb6d28f2f0;  1 drivers
v0x5dbb6d246b60_0 .net "Q1n", 0 0, L_0x5dbb6d28f3b0;  1 drivers
v0x5dbb6d246c70_0 .net8 "T0", 0 0, L_0x5dbb6d28f510;  1 drivers, strength-aware
v0x5dbb6d246d30_0 .net8 "T1", 0 0, L_0x5dbb6d28f5d0;  1 drivers, strength-aware
v0x5dbb6d246df0_0 .net8 "VDD", 0 0, L_0x5dbb6d279690;  1 drivers, strength-aware
v0x5dbb6d246eb0_0 .net "inp", 0 0, L_0x5dbb6d28f950;  1 drivers
v0x5dbb6d247000_0 .net "inpn", 0 0, L_0x5dbb6d28f9f0;  1 drivers
v0x5dbb6d2470c0_0 .net8 "outp", 0 0, RS_0x76c5177d5228;  2 drivers, strength-aware
v0x5dbb6d247180_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d2472b0_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d2473e0_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d247610 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d244f60 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d247850 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d247610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28fb40 .functor NAND 1, L_0x5dbb6d290230, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28fbb0 .functor NAND 1, L_0x5dbb6d2902d0, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d28fc20 .functor NAND 1, L_0x5dbb6d28fb40, L_0x5dbb6d28fc90, C4<1>, C4<1>;
L_0x5dbb6d28fc90 .functor NAND 1, L_0x5dbb6d28fbb0, L_0x5dbb6d28fc20, C4<1>, C4<1>;
L_0x5dbb6d2797f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28fdf0 .functor PMOS 1, L_0x5dbb6d2797f0, L_0x5dbb6d28fc90, C4<0>, C4<0>;
L_0x5dbb6d279750 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d28feb0 .functor NMOS 1, L_0x5dbb6d279750, L_0x5dbb6d28fc90, C4<0>, C4<0>;
L_0x5dbb6d290050 .functor PMOS 1, L_0x5dbb6d28fdf0, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d2900c0 .functor NMOS 1, L_0x5dbb6d28feb0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d247a80_0 .net8 "GND", 0 0, L_0x5dbb6d279750;  1 drivers, strength-aware
v0x5dbb6d247b60_0 .net "Q0", 0 0, L_0x5dbb6d28fb40;  1 drivers
v0x5dbb6d247c20_0 .net "Q0n", 0 0, L_0x5dbb6d28fbb0;  1 drivers
v0x5dbb6d247cc0_0 .net "Q1", 0 0, L_0x5dbb6d28fc20;  1 drivers
v0x5dbb6d247d80_0 .net "Q1n", 0 0, L_0x5dbb6d28fc90;  1 drivers
v0x5dbb6d247e40_0 .net8 "T0", 0 0, L_0x5dbb6d28fdf0;  1 drivers, strength-aware
v0x5dbb6d247f00_0 .net8 "T1", 0 0, L_0x5dbb6d28feb0;  1 drivers, strength-aware
v0x5dbb6d247fc0_0 .net8 "VDD", 0 0, L_0x5dbb6d2797f0;  1 drivers, strength-aware
v0x5dbb6d248080_0 .net "inp", 0 0, L_0x5dbb6d290230;  1 drivers
v0x5dbb6d2481d0_0 .net "inpn", 0 0, L_0x5dbb6d2902d0;  1 drivers
v0x5dbb6d248290_0 .net8 "outp", 0 0, RS_0x76c5177d5558;  2 drivers, strength-aware
v0x5dbb6d248350_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d2483f0_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d248490_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d248630 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2487e0 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d2488c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d248630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d290430 .functor NAND 1, L_0x5dbb6d290b70, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d2904a0 .functor NAND 1, L_0x5dbb6d290c10, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d290510 .functor NAND 1, L_0x5dbb6d290430, L_0x5dbb6d2905d0, C4<1>, C4<1>;
L_0x5dbb6d2905d0 .functor NAND 1, L_0x5dbb6d2904a0, L_0x5dbb6d290510, C4<1>, C4<1>;
L_0x5dbb6d279950 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d290730 .functor PMOS 1, L_0x5dbb6d279950, L_0x5dbb6d2905d0, C4<0>, C4<0>;
L_0x5dbb6d2798b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2907f0 .functor NMOS 1, L_0x5dbb6d2798b0, L_0x5dbb6d2905d0, C4<0>, C4<0>;
L_0x5dbb6d290990 .functor PMOS 1, L_0x5dbb6d290730, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d290a00 .functor NMOS 1, L_0x5dbb6d2907f0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d248b40_0 .net8 "GND", 0 0, L_0x5dbb6d2798b0;  1 drivers, strength-aware
v0x5dbb6d248c20_0 .net "Q0", 0 0, L_0x5dbb6d290430;  1 drivers
v0x5dbb6d248ce0_0 .net "Q0n", 0 0, L_0x5dbb6d2904a0;  1 drivers
v0x5dbb6d248d80_0 .net "Q1", 0 0, L_0x5dbb6d290510;  1 drivers
v0x5dbb6d248e40_0 .net "Q1n", 0 0, L_0x5dbb6d2905d0;  1 drivers
v0x5dbb6d248f50_0 .net8 "T0", 0 0, L_0x5dbb6d290730;  1 drivers, strength-aware
v0x5dbb6d249010_0 .net8 "T1", 0 0, L_0x5dbb6d2907f0;  1 drivers, strength-aware
v0x5dbb6d2490d0_0 .net8 "VDD", 0 0, L_0x5dbb6d279950;  1 drivers, strength-aware
v0x5dbb6d249190_0 .net "inp", 0 0, L_0x5dbb6d290b70;  1 drivers
v0x5dbb6d2492e0_0 .net "inpn", 0 0, L_0x5dbb6d290c10;  1 drivers
v0x5dbb6d2493a0_0 .net8 "outp", 0 0, RS_0x76c5177d5888;  2 drivers, strength-aware
v0x5dbb6d249460_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d249500_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d2495a0_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d249740 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d241cc0;
 .timescale 0 0;
P_0x5dbb6d2498f0 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d2499d0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d249740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2903c0 .functor NAND 1, L_0x5dbb6d24acf0, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d290d80 .functor NAND 1, L_0x5dbb6d291700, L_0x5dbb6d2766b0, C4<1>, C4<1>;
L_0x5dbb6d290df0 .functor NAND 1, L_0x5dbb6d2903c0, L_0x5dbb6d290eb0, C4<1>, C4<1>;
L_0x5dbb6d290eb0 .functor NAND 1, L_0x5dbb6d290d80, L_0x5dbb6d290df0, C4<1>, C4<1>;
L_0x5dbb6d279ab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d291010 .functor PMOS 1, L_0x5dbb6d279ab0, L_0x5dbb6d290eb0, C4<0>, C4<0>;
L_0x5dbb6d279a10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2910d0 .functor NMOS 1, L_0x5dbb6d279a10, L_0x5dbb6d290eb0, C4<0>, C4<0>;
L_0x5dbb6d291270 .functor PMOS 1, L_0x5dbb6d291010, L_0x5dbb6d276720, C4<0>, C4<0>;
L_0x5dbb6d24ae40 .functor NMOS 1, L_0x5dbb6d2910d0, L_0x5dbb6d291c90, C4<0>, C4<0>;
v0x5dbb6d249c50_0 .net8 "GND", 0 0, L_0x5dbb6d279a10;  1 drivers, strength-aware
v0x5dbb6d249d30_0 .net "Q0", 0 0, L_0x5dbb6d2903c0;  1 drivers
v0x5dbb6d249df0_0 .net "Q0n", 0 0, L_0x5dbb6d290d80;  1 drivers
v0x5dbb6d249e90_0 .net "Q1", 0 0, L_0x5dbb6d290df0;  1 drivers
v0x5dbb6d249f50_0 .net "Q1n", 0 0, L_0x5dbb6d290eb0;  1 drivers
v0x5dbb6d24a060_0 .net8 "T0", 0 0, L_0x5dbb6d291010;  1 drivers, strength-aware
v0x5dbb6d24a120_0 .net8 "T1", 0 0, L_0x5dbb6d2910d0;  1 drivers, strength-aware
v0x5dbb6d24a1e0_0 .net8 "VDD", 0 0, L_0x5dbb6d279ab0;  1 drivers, strength-aware
v0x5dbb6d24a2a0_0 .net "inp", 0 0, L_0x5dbb6d24acf0;  1 drivers
v0x5dbb6d24a3f0_0 .net "inpn", 0 0, L_0x5dbb6d291700;  1 drivers
v0x5dbb6d24a4b0_0 .net8 "outp", 0 0, RS_0x76c5177d5bb8;  2 drivers, strength-aware
v0x5dbb6d24a570_0 .net "re", 0 0, L_0x5dbb6d291c90;  alias, 1 drivers
v0x5dbb6d24a610_0 .net "ren", 0 0, L_0x5dbb6d276720;  alias, 1 drivers
v0x5dbb6d24a6b0_0 .net "we", 0 0, L_0x5dbb6d2766b0;  alias, 1 drivers
S_0x5dbb6d24b260 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d24b460 .param/l "i" 0 3 40, +C4<0100>;
S_0x5dbb6d24b540 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d24b260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d296990 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d296a00 .functor AND 1, L_0x5dbb6d296bf0, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d296a70 .functor NAND 1, L_0x5dbb6d296bf0, L_0x5dbb6d296990, C4<1>, C4<1>;
L_0x5dbb6d296b80 .functor NOT 1, L_0x5dbb6d296a70, C4<0>, C4<0>, C4<0>;
v0x5dbb6d254090_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d254200_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d254350_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d254480_0 .net "opn", 0 0, L_0x5dbb6d296990;  1 drivers
v0x5dbb6d254520_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d254670_0 .net "re", 0 0, L_0x5dbb6d296b80;  1 drivers
v0x5dbb6d254820_0 .net "ren", 0 0, L_0x5dbb6d296a70;  1 drivers
v0x5dbb6d2549d0_0 .net "sel", 0 0, L_0x5dbb6d296bf0;  1 drivers
v0x5dbb6d254a90_0 .net "we", 0 0, L_0x5dbb6d296a00;  1 drivers
L_0x5dbb6d2924e0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d292580 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d292db0 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d292e50 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d293680 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d293720 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d294050 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d2940f0 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d294970 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d294a10 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d295250 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d2952f0 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d295b90 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d295c30 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d254770 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d296720 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d6038 .resolv tri, L_0x5dbb6d292300, L_0x5dbb6d292370;
RS_0x76c5177d63f8 .resolv tri, L_0x5dbb6d292bd0, L_0x5dbb6d292c40;
RS_0x76c5177d6728 .resolv tri, L_0x5dbb6d2934a0, L_0x5dbb6d293510;
RS_0x76c5177d6a58 .resolv tri, L_0x5dbb6d293e70, L_0x5dbb6d293ee0;
LS_0x5dbb6d2968a0_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d6038, RS_0x76c5177d63f8, RS_0x76c5177d6728, RS_0x76c5177d6a58;
RS_0x76c5177d6d88 .resolv tri, L_0x5dbb6d294790, L_0x5dbb6d294800;
RS_0x76c5177d70b8 .resolv tri, L_0x5dbb6d295070, L_0x5dbb6d2950e0;
RS_0x76c5177d73e8 .resolv tri, L_0x5dbb6d2959b0, L_0x5dbb6d295a20;
RS_0x76c5177d7718 .resolv tri, L_0x5dbb6d296290, L_0x5dbb6d2548c0;
LS_0x5dbb6d2968a0_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177d6d88, RS_0x76c5177d70b8, RS_0x76c5177d73e8, RS_0x76c5177d7718;
L_0x5dbb6d2968a0 .concat8 [ 4 4 0 0], LS_0x5dbb6d2968a0_0_0, LS_0x5dbb6d2968a0_0_4;
S_0x5dbb6d24b720 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24b940 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d24ba20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d24b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d291da0 .functor NAND 1, L_0x5dbb6d2924e0, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d291e10 .functor NAND 1, L_0x5dbb6d292580, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d291e80 .functor NAND 1, L_0x5dbb6d291da0, L_0x5dbb6d291f40, C4<1>, C4<1>;
L_0x5dbb6d291f40 .functor NAND 1, L_0x5dbb6d291e10, L_0x5dbb6d291e80, C4<1>, C4<1>;
L_0x5dbb6d279c10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2920a0 .functor PMOS 1, L_0x5dbb6d279c10, L_0x5dbb6d291f40, C4<0>, C4<0>;
L_0x5dbb6d279b70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d292160 .functor NMOS 1, L_0x5dbb6d279b70, L_0x5dbb6d291f40, C4<0>, C4<0>;
L_0x5dbb6d292300 .functor PMOS 1, L_0x5dbb6d2920a0, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d292370 .functor NMOS 1, L_0x5dbb6d292160, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d24bca0_0 .net8 "GND", 0 0, L_0x5dbb6d279b70;  1 drivers, strength-aware
v0x5dbb6d24bd80_0 .net "Q0", 0 0, L_0x5dbb6d291da0;  1 drivers
v0x5dbb6d24be40_0 .net "Q0n", 0 0, L_0x5dbb6d291e10;  1 drivers
v0x5dbb6d24bee0_0 .net "Q1", 0 0, L_0x5dbb6d291e80;  1 drivers
v0x5dbb6d24bfa0_0 .net "Q1n", 0 0, L_0x5dbb6d291f40;  1 drivers
v0x5dbb6d24c0b0_0 .net8 "T0", 0 0, L_0x5dbb6d2920a0;  1 drivers, strength-aware
v0x5dbb6d24c170_0 .net8 "T1", 0 0, L_0x5dbb6d292160;  1 drivers, strength-aware
v0x5dbb6d24c230_0 .net8 "VDD", 0 0, L_0x5dbb6d279c10;  1 drivers, strength-aware
v0x5dbb6d24c2f0_0 .net "inp", 0 0, L_0x5dbb6d2924e0;  1 drivers
v0x5dbb6d24c3b0_0 .net "inpn", 0 0, L_0x5dbb6d292580;  1 drivers
v0x5dbb6d24c470_0 .net8 "outp", 0 0, RS_0x76c5177d6038;  2 drivers, strength-aware
v0x5dbb6d24c530_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d24c5f0_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d24c6b0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d24c870 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24ca40 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d24cb00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d24c870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d292670 .functor NAND 1, L_0x5dbb6d292db0, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d2926e0 .functor NAND 1, L_0x5dbb6d292e50, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d292750 .functor NAND 1, L_0x5dbb6d292670, L_0x5dbb6d292810, C4<1>, C4<1>;
L_0x5dbb6d292810 .functor NAND 1, L_0x5dbb6d2926e0, L_0x5dbb6d292750, C4<1>, C4<1>;
L_0x5dbb6d279d70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d292970 .functor PMOS 1, L_0x5dbb6d279d70, L_0x5dbb6d292810, C4<0>, C4<0>;
L_0x5dbb6d279cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d292a30 .functor NMOS 1, L_0x5dbb6d279cd0, L_0x5dbb6d292810, C4<0>, C4<0>;
L_0x5dbb6d292bd0 .functor PMOS 1, L_0x5dbb6d292970, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d292c40 .functor NMOS 1, L_0x5dbb6d292a30, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d24cd80_0 .net8 "GND", 0 0, L_0x5dbb6d279cd0;  1 drivers, strength-aware
v0x5dbb6d24ce60_0 .net "Q0", 0 0, L_0x5dbb6d292670;  1 drivers
v0x5dbb6d24cf20_0 .net "Q0n", 0 0, L_0x5dbb6d2926e0;  1 drivers
v0x5dbb6d24cfc0_0 .net "Q1", 0 0, L_0x5dbb6d292750;  1 drivers
v0x5dbb6d24d060_0 .net "Q1n", 0 0, L_0x5dbb6d292810;  1 drivers
v0x5dbb6d24d150_0 .net8 "T0", 0 0, L_0x5dbb6d292970;  1 drivers, strength-aware
v0x5dbb6d24d210_0 .net8 "T1", 0 0, L_0x5dbb6d292a30;  1 drivers, strength-aware
v0x5dbb6d24d2d0_0 .net8 "VDD", 0 0, L_0x5dbb6d279d70;  1 drivers, strength-aware
v0x5dbb6d24d390_0 .net "inp", 0 0, L_0x5dbb6d292db0;  1 drivers
v0x5dbb6d24d450_0 .net "inpn", 0 0, L_0x5dbb6d292e50;  1 drivers
v0x5dbb6d24d510_0 .net8 "outp", 0 0, RS_0x76c5177d63f8;  2 drivers, strength-aware
v0x5dbb6d24d5d0_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d24d670_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d24d710_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d24d850 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24da00 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d24dac0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d24d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d292f40 .functor NAND 1, L_0x5dbb6d293680, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d292fb0 .functor NAND 1, L_0x5dbb6d293720, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d293020 .functor NAND 1, L_0x5dbb6d292f40, L_0x5dbb6d2930e0, C4<1>, C4<1>;
L_0x5dbb6d2930e0 .functor NAND 1, L_0x5dbb6d292fb0, L_0x5dbb6d293020, C4<1>, C4<1>;
L_0x5dbb6d279ed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d293240 .functor PMOS 1, L_0x5dbb6d279ed0, L_0x5dbb6d2930e0, C4<0>, C4<0>;
L_0x5dbb6d279e30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d293300 .functor NMOS 1, L_0x5dbb6d279e30, L_0x5dbb6d2930e0, C4<0>, C4<0>;
L_0x5dbb6d2934a0 .functor PMOS 1, L_0x5dbb6d293240, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d293510 .functor NMOS 1, L_0x5dbb6d293300, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d24dd40_0 .net8 "GND", 0 0, L_0x5dbb6d279e30;  1 drivers, strength-aware
v0x5dbb6d24de20_0 .net "Q0", 0 0, L_0x5dbb6d292f40;  1 drivers
v0x5dbb6d24dee0_0 .net "Q0n", 0 0, L_0x5dbb6d292fb0;  1 drivers
v0x5dbb6d24df80_0 .net "Q1", 0 0, L_0x5dbb6d293020;  1 drivers
v0x5dbb6d24e040_0 .net "Q1n", 0 0, L_0x5dbb6d2930e0;  1 drivers
v0x5dbb6d24e150_0 .net8 "T0", 0 0, L_0x5dbb6d293240;  1 drivers, strength-aware
v0x5dbb6d24e210_0 .net8 "T1", 0 0, L_0x5dbb6d293300;  1 drivers, strength-aware
v0x5dbb6d24e2d0_0 .net8 "VDD", 0 0, L_0x5dbb6d279ed0;  1 drivers, strength-aware
v0x5dbb6d24e390_0 .net "inp", 0 0, L_0x5dbb6d293680;  1 drivers
v0x5dbb6d24e4e0_0 .net "inpn", 0 0, L_0x5dbb6d293720;  1 drivers
v0x5dbb6d24e5a0_0 .net8 "outp", 0 0, RS_0x76c5177d6728;  2 drivers, strength-aware
v0x5dbb6d24e660_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d24e700_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d24e7f0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d24e9e0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24ebe0 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d24ecc0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d24e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d293810 .functor NAND 1, L_0x5dbb6d294050, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d293880 .functor NAND 1, L_0x5dbb6d2940f0, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d254b30 .functor NAND 1, L_0x5dbb6d293810, L_0x5dbb6d293b00, C4<1>, C4<1>;
L_0x5dbb6d293b00 .functor NAND 1, L_0x5dbb6d293880, L_0x5dbb6d254b30, C4<1>, C4<1>;
L_0x5dbb6d27a030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d293c10 .functor PMOS 1, L_0x5dbb6d27a030, L_0x5dbb6d293b00, C4<0>, C4<0>;
L_0x5dbb6d279f90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d293cd0 .functor NMOS 1, L_0x5dbb6d279f90, L_0x5dbb6d293b00, C4<0>, C4<0>;
L_0x5dbb6d293e70 .functor PMOS 1, L_0x5dbb6d293c10, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d293ee0 .functor NMOS 1, L_0x5dbb6d293cd0, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d24ef40_0 .net8 "GND", 0 0, L_0x5dbb6d279f90;  1 drivers, strength-aware
v0x5dbb6d24f020_0 .net "Q0", 0 0, L_0x5dbb6d293810;  1 drivers
v0x5dbb6d24f0e0_0 .net "Q0n", 0 0, L_0x5dbb6d293880;  1 drivers
v0x5dbb6d24f180_0 .net "Q1", 0 0, L_0x5dbb6d254b30;  1 drivers
v0x5dbb6d24f240_0 .net "Q1n", 0 0, L_0x5dbb6d293b00;  1 drivers
v0x5dbb6d24f350_0 .net8 "T0", 0 0, L_0x5dbb6d293c10;  1 drivers, strength-aware
v0x5dbb6d24f410_0 .net8 "T1", 0 0, L_0x5dbb6d293cd0;  1 drivers, strength-aware
v0x5dbb6d24f4d0_0 .net8 "VDD", 0 0, L_0x5dbb6d27a030;  1 drivers, strength-aware
v0x5dbb6d24f590_0 .net "inp", 0 0, L_0x5dbb6d294050;  1 drivers
v0x5dbb6d24f6e0_0 .net "inpn", 0 0, L_0x5dbb6d2940f0;  1 drivers
v0x5dbb6d24f7a0_0 .net8 "outp", 0 0, RS_0x76c5177d6a58;  2 drivers, strength-aware
v0x5dbb6d24f860_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d24f900_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d24f9a0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d24fb40 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24fd40 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d24fe20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d24fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d294230 .functor NAND 1, L_0x5dbb6d294970, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d2942a0 .functor NAND 1, L_0x5dbb6d294a10, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d294310 .functor NAND 1, L_0x5dbb6d294230, L_0x5dbb6d2943d0, C4<1>, C4<1>;
L_0x5dbb6d2943d0 .functor NAND 1, L_0x5dbb6d2942a0, L_0x5dbb6d294310, C4<1>, C4<1>;
L_0x5dbb6d27a190 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d294530 .functor PMOS 1, L_0x5dbb6d27a190, L_0x5dbb6d2943d0, C4<0>, C4<0>;
L_0x5dbb6d27a0f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2945f0 .functor NMOS 1, L_0x5dbb6d27a0f0, L_0x5dbb6d2943d0, C4<0>, C4<0>;
L_0x5dbb6d294790 .functor PMOS 1, L_0x5dbb6d294530, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d294800 .functor NMOS 1, L_0x5dbb6d2945f0, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d2500a0_0 .net8 "GND", 0 0, L_0x5dbb6d27a0f0;  1 drivers, strength-aware
v0x5dbb6d250180_0 .net "Q0", 0 0, L_0x5dbb6d294230;  1 drivers
v0x5dbb6d250240_0 .net "Q0n", 0 0, L_0x5dbb6d2942a0;  1 drivers
v0x5dbb6d2502e0_0 .net "Q1", 0 0, L_0x5dbb6d294310;  1 drivers
v0x5dbb6d2503a0_0 .net "Q1n", 0 0, L_0x5dbb6d2943d0;  1 drivers
v0x5dbb6d2504b0_0 .net8 "T0", 0 0, L_0x5dbb6d294530;  1 drivers, strength-aware
v0x5dbb6d250570_0 .net8 "T1", 0 0, L_0x5dbb6d2945f0;  1 drivers, strength-aware
v0x5dbb6d250630_0 .net8 "VDD", 0 0, L_0x5dbb6d27a190;  1 drivers, strength-aware
v0x5dbb6d2506f0_0 .net "inp", 0 0, L_0x5dbb6d294970;  1 drivers
v0x5dbb6d250840_0 .net "inpn", 0 0, L_0x5dbb6d294a10;  1 drivers
v0x5dbb6d250900_0 .net8 "outp", 0 0, RS_0x76c5177d6d88;  2 drivers, strength-aware
v0x5dbb6d2509c0_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d250af0_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d250c20_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d250e50 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d24e7a0 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d251090 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d250e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d294b60 .functor NAND 1, L_0x5dbb6d295250, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d294bd0 .functor NAND 1, L_0x5dbb6d2952f0, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d294c40 .functor NAND 1, L_0x5dbb6d294b60, L_0x5dbb6d294cb0, C4<1>, C4<1>;
L_0x5dbb6d294cb0 .functor NAND 1, L_0x5dbb6d294bd0, L_0x5dbb6d294c40, C4<1>, C4<1>;
L_0x5dbb6d27a2f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d294e10 .functor PMOS 1, L_0x5dbb6d27a2f0, L_0x5dbb6d294cb0, C4<0>, C4<0>;
L_0x5dbb6d27a250 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d294ed0 .functor NMOS 1, L_0x5dbb6d27a250, L_0x5dbb6d294cb0, C4<0>, C4<0>;
L_0x5dbb6d295070 .functor PMOS 1, L_0x5dbb6d294e10, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d2950e0 .functor NMOS 1, L_0x5dbb6d294ed0, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d2512c0_0 .net8 "GND", 0 0, L_0x5dbb6d27a250;  1 drivers, strength-aware
v0x5dbb6d2513a0_0 .net "Q0", 0 0, L_0x5dbb6d294b60;  1 drivers
v0x5dbb6d251460_0 .net "Q0n", 0 0, L_0x5dbb6d294bd0;  1 drivers
v0x5dbb6d251500_0 .net "Q1", 0 0, L_0x5dbb6d294c40;  1 drivers
v0x5dbb6d2515c0_0 .net "Q1n", 0 0, L_0x5dbb6d294cb0;  1 drivers
v0x5dbb6d251680_0 .net8 "T0", 0 0, L_0x5dbb6d294e10;  1 drivers, strength-aware
v0x5dbb6d251740_0 .net8 "T1", 0 0, L_0x5dbb6d294ed0;  1 drivers, strength-aware
v0x5dbb6d251800_0 .net8 "VDD", 0 0, L_0x5dbb6d27a2f0;  1 drivers, strength-aware
v0x5dbb6d2518c0_0 .net "inp", 0 0, L_0x5dbb6d295250;  1 drivers
v0x5dbb6d251a10_0 .net "inpn", 0 0, L_0x5dbb6d2952f0;  1 drivers
v0x5dbb6d251ad0_0 .net8 "outp", 0 0, RS_0x76c5177d70b8;  2 drivers, strength-aware
v0x5dbb6d251b90_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d251c30_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d251cd0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d251e70 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d252020 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d252100 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d251e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d295450 .functor NAND 1, L_0x5dbb6d295b90, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d2954c0 .functor NAND 1, L_0x5dbb6d295c30, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d295530 .functor NAND 1, L_0x5dbb6d295450, L_0x5dbb6d2955f0, C4<1>, C4<1>;
L_0x5dbb6d2955f0 .functor NAND 1, L_0x5dbb6d2954c0, L_0x5dbb6d295530, C4<1>, C4<1>;
L_0x5dbb6d27a450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d295750 .functor PMOS 1, L_0x5dbb6d27a450, L_0x5dbb6d2955f0, C4<0>, C4<0>;
L_0x5dbb6d27a3b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d295810 .functor NMOS 1, L_0x5dbb6d27a3b0, L_0x5dbb6d2955f0, C4<0>, C4<0>;
L_0x5dbb6d2959b0 .functor PMOS 1, L_0x5dbb6d295750, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d295a20 .functor NMOS 1, L_0x5dbb6d295810, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d252380_0 .net8 "GND", 0 0, L_0x5dbb6d27a3b0;  1 drivers, strength-aware
v0x5dbb6d252460_0 .net "Q0", 0 0, L_0x5dbb6d295450;  1 drivers
v0x5dbb6d252520_0 .net "Q0n", 0 0, L_0x5dbb6d2954c0;  1 drivers
v0x5dbb6d2525c0_0 .net "Q1", 0 0, L_0x5dbb6d295530;  1 drivers
v0x5dbb6d252680_0 .net "Q1n", 0 0, L_0x5dbb6d2955f0;  1 drivers
v0x5dbb6d252790_0 .net8 "T0", 0 0, L_0x5dbb6d295750;  1 drivers, strength-aware
v0x5dbb6d252850_0 .net8 "T1", 0 0, L_0x5dbb6d295810;  1 drivers, strength-aware
v0x5dbb6d252910_0 .net8 "VDD", 0 0, L_0x5dbb6d27a450;  1 drivers, strength-aware
v0x5dbb6d2529d0_0 .net "inp", 0 0, L_0x5dbb6d295b90;  1 drivers
v0x5dbb6d252b20_0 .net "inpn", 0 0, L_0x5dbb6d295c30;  1 drivers
v0x5dbb6d252be0_0 .net8 "outp", 0 0, RS_0x76c5177d73e8;  2 drivers, strength-aware
v0x5dbb6d252ca0_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d252d40_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d252de0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d252f80 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d24b540;
 .timescale 0 0;
P_0x5dbb6d253130 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d253210 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d252f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2953e0 .functor NAND 1, L_0x5dbb6d254770, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d295da0 .functor NAND 1, L_0x5dbb6d296720, L_0x5dbb6d296a00, C4<1>, C4<1>;
L_0x5dbb6d295e10 .functor NAND 1, L_0x5dbb6d2953e0, L_0x5dbb6d295ed0, C4<1>, C4<1>;
L_0x5dbb6d295ed0 .functor NAND 1, L_0x5dbb6d295da0, L_0x5dbb6d295e10, C4<1>, C4<1>;
L_0x5dbb6d27a5b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d296030 .functor PMOS 1, L_0x5dbb6d27a5b0, L_0x5dbb6d295ed0, C4<0>, C4<0>;
L_0x5dbb6d27a510 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2960f0 .functor NMOS 1, L_0x5dbb6d27a510, L_0x5dbb6d295ed0, C4<0>, C4<0>;
L_0x5dbb6d296290 .functor PMOS 1, L_0x5dbb6d296030, L_0x5dbb6d296a70, C4<0>, C4<0>;
L_0x5dbb6d2548c0 .functor NMOS 1, L_0x5dbb6d2960f0, L_0x5dbb6d296b80, C4<0>, C4<0>;
v0x5dbb6d253490_0 .net8 "GND", 0 0, L_0x5dbb6d27a510;  1 drivers, strength-aware
v0x5dbb6d253570_0 .net "Q0", 0 0, L_0x5dbb6d2953e0;  1 drivers
v0x5dbb6d253630_0 .net "Q0n", 0 0, L_0x5dbb6d295da0;  1 drivers
v0x5dbb6d2536d0_0 .net "Q1", 0 0, L_0x5dbb6d295e10;  1 drivers
v0x5dbb6d253790_0 .net "Q1n", 0 0, L_0x5dbb6d295ed0;  1 drivers
v0x5dbb6d2538a0_0 .net8 "T0", 0 0, L_0x5dbb6d296030;  1 drivers, strength-aware
v0x5dbb6d253960_0 .net8 "T1", 0 0, L_0x5dbb6d2960f0;  1 drivers, strength-aware
v0x5dbb6d253a20_0 .net8 "VDD", 0 0, L_0x5dbb6d27a5b0;  1 drivers, strength-aware
v0x5dbb6d253ae0_0 .net "inp", 0 0, L_0x5dbb6d254770;  1 drivers
v0x5dbb6d253c30_0 .net "inpn", 0 0, L_0x5dbb6d296720;  1 drivers
v0x5dbb6d253cf0_0 .net8 "outp", 0 0, RS_0x76c5177d7718;  2 drivers, strength-aware
v0x5dbb6d253db0_0 .net "re", 0 0, L_0x5dbb6d296b80;  alias, 1 drivers
v0x5dbb6d253e50_0 .net "ren", 0 0, L_0x5dbb6d296a70;  alias, 1 drivers
v0x5dbb6d253ef0_0 .net "we", 0 0, L_0x5dbb6d296a00;  alias, 1 drivers
S_0x5dbb6d254ce0 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d241370 .param/l "i" 0 3 40, +C4<0101>;
S_0x5dbb6d254f20 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d254ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d29c0a0 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29c110 .functor AND 1, L_0x5dbb6d29c300, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d29c180 .functor NAND 1, L_0x5dbb6d29c300, L_0x5dbb6d29c0a0, C4<1>, C4<1>;
L_0x5dbb6d29c290 .functor NOT 1, L_0x5dbb6d29c180, C4<0>, C4<0>, C4<0>;
v0x5dbb6d25d9c0_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d25daa0_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d25db60_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d25dc00_0 .net "opn", 0 0, L_0x5dbb6d29c0a0;  1 drivers
v0x5dbb6d25dca0_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d25dd60_0 .net "re", 0 0, L_0x5dbb6d29c290;  1 drivers
v0x5dbb6d25df10_0 .net "ren", 0 0, L_0x5dbb6d29c180;  1 drivers
v0x5dbb6d25e0c0_0 .net "sel", 0 0, L_0x5dbb6d29c300;  1 drivers
v0x5dbb6d25e180_0 .net "we", 0 0, L_0x5dbb6d29c110;  1 drivers
L_0x5dbb6d2973e0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d297480 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d297cb0 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d297d50 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d298580 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d298620 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d298f50 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d298ff0 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d299870 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d299910 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d29a150 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d29a1f0 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d29aa90 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d29b340 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d25de60 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d29be30 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d7b98 .resolv tri, L_0x5dbb6d297200, L_0x5dbb6d297270;
RS_0x76c5177d7f58 .resolv tri, L_0x5dbb6d297ad0, L_0x5dbb6d297b40;
RS_0x76c5177d8288 .resolv tri, L_0x5dbb6d2983a0, L_0x5dbb6d298410;
RS_0x76c5177d85b8 .resolv tri, L_0x5dbb6d298d70, L_0x5dbb6d298de0;
LS_0x5dbb6d29bfb0_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d7b98, RS_0x76c5177d7f58, RS_0x76c5177d8288, RS_0x76c5177d85b8;
RS_0x76c5177d88e8 .resolv tri, L_0x5dbb6d299690, L_0x5dbb6d299700;
RS_0x76c5177d8c18 .resolv tri, L_0x5dbb6d299f70, L_0x5dbb6d299fe0;
RS_0x76c5177d8f48 .resolv tri, L_0x5dbb6d29a8b0, L_0x5dbb6d29a920;
RS_0x76c5177d9278 .resolv tri, L_0x5dbb6d29b9a0, L_0x5dbb6d25dfb0;
LS_0x5dbb6d29bfb0_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177d88e8, RS_0x76c5177d8c18, RS_0x76c5177d8f48, RS_0x76c5177d9278;
L_0x5dbb6d29bfb0 .concat8 [ 4 4 0 0], LS_0x5dbb6d29bfb0_0_0, LS_0x5dbb6d29bfb0_0_4;
S_0x5dbb6d2550b0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d253830 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d255310 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2550b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d28cd60 .functor NAND 1, L_0x5dbb6d2973e0, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d296d10 .functor NAND 1, L_0x5dbb6d297480, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d296d80 .functor NAND 1, L_0x5dbb6d28cd60, L_0x5dbb6d296e40, C4<1>, C4<1>;
L_0x5dbb6d296e40 .functor NAND 1, L_0x5dbb6d296d10, L_0x5dbb6d296d80, C4<1>, C4<1>;
L_0x5dbb6d27a710 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d296fa0 .functor PMOS 1, L_0x5dbb6d27a710, L_0x5dbb6d296e40, C4<0>, C4<0>;
L_0x5dbb6d27a670 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d297060 .functor NMOS 1, L_0x5dbb6d27a670, L_0x5dbb6d296e40, C4<0>, C4<0>;
L_0x5dbb6d297200 .functor PMOS 1, L_0x5dbb6d296fa0, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d297270 .functor NMOS 1, L_0x5dbb6d297060, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d255590_0 .net8 "GND", 0 0, L_0x5dbb6d27a670;  1 drivers, strength-aware
v0x5dbb6d255670_0 .net "Q0", 0 0, L_0x5dbb6d28cd60;  1 drivers
v0x5dbb6d255730_0 .net "Q0n", 0 0, L_0x5dbb6d296d10;  1 drivers
v0x5dbb6d2557d0_0 .net "Q1", 0 0, L_0x5dbb6d296d80;  1 drivers
v0x5dbb6d255890_0 .net "Q1n", 0 0, L_0x5dbb6d296e40;  1 drivers
v0x5dbb6d2559a0_0 .net8 "T0", 0 0, L_0x5dbb6d296fa0;  1 drivers, strength-aware
v0x5dbb6d255a60_0 .net8 "T1", 0 0, L_0x5dbb6d297060;  1 drivers, strength-aware
v0x5dbb6d255b20_0 .net8 "VDD", 0 0, L_0x5dbb6d27a710;  1 drivers, strength-aware
v0x5dbb6d255be0_0 .net "inp", 0 0, L_0x5dbb6d2973e0;  1 drivers
v0x5dbb6d255ca0_0 .net "inpn", 0 0, L_0x5dbb6d297480;  1 drivers
v0x5dbb6d255d60_0 .net8 "outp", 0 0, RS_0x76c5177d7b98;  2 drivers, strength-aware
v0x5dbb6d255e20_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d255ee0_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d255fa0_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d256160 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d256330 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d2563f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d256160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d297570 .functor NAND 1, L_0x5dbb6d297cb0, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d2975e0 .functor NAND 1, L_0x5dbb6d297d50, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d297650 .functor NAND 1, L_0x5dbb6d297570, L_0x5dbb6d297710, C4<1>, C4<1>;
L_0x5dbb6d297710 .functor NAND 1, L_0x5dbb6d2975e0, L_0x5dbb6d297650, C4<1>, C4<1>;
L_0x5dbb6d27a870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d297870 .functor PMOS 1, L_0x5dbb6d27a870, L_0x5dbb6d297710, C4<0>, C4<0>;
L_0x5dbb6d27a7d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d297930 .functor NMOS 1, L_0x5dbb6d27a7d0, L_0x5dbb6d297710, C4<0>, C4<0>;
L_0x5dbb6d297ad0 .functor PMOS 1, L_0x5dbb6d297870, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d297b40 .functor NMOS 1, L_0x5dbb6d297930, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d256670_0 .net8 "GND", 0 0, L_0x5dbb6d27a7d0;  1 drivers, strength-aware
v0x5dbb6d256750_0 .net "Q0", 0 0, L_0x5dbb6d297570;  1 drivers
v0x5dbb6d256810_0 .net "Q0n", 0 0, L_0x5dbb6d2975e0;  1 drivers
v0x5dbb6d2568b0_0 .net "Q1", 0 0, L_0x5dbb6d297650;  1 drivers
v0x5dbb6d256970_0 .net "Q1n", 0 0, L_0x5dbb6d297710;  1 drivers
v0x5dbb6d256a80_0 .net8 "T0", 0 0, L_0x5dbb6d297870;  1 drivers, strength-aware
v0x5dbb6d256b40_0 .net8 "T1", 0 0, L_0x5dbb6d297930;  1 drivers, strength-aware
v0x5dbb6d256c00_0 .net8 "VDD", 0 0, L_0x5dbb6d27a870;  1 drivers, strength-aware
v0x5dbb6d256cc0_0 .net "inp", 0 0, L_0x5dbb6d297cb0;  1 drivers
v0x5dbb6d256d80_0 .net "inpn", 0 0, L_0x5dbb6d297d50;  1 drivers
v0x5dbb6d256e40_0 .net8 "outp", 0 0, RS_0x76c5177d7f58;  2 drivers, strength-aware
v0x5dbb6d256f00_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d256fa0_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d257040_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d257180 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d257330 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d2573f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d257180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d297e40 .functor NAND 1, L_0x5dbb6d298580, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d297eb0 .functor NAND 1, L_0x5dbb6d298620, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d297f20 .functor NAND 1, L_0x5dbb6d297e40, L_0x5dbb6d297fe0, C4<1>, C4<1>;
L_0x5dbb6d297fe0 .functor NAND 1, L_0x5dbb6d297eb0, L_0x5dbb6d297f20, C4<1>, C4<1>;
L_0x5dbb6d27a9d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d298140 .functor PMOS 1, L_0x5dbb6d27a9d0, L_0x5dbb6d297fe0, C4<0>, C4<0>;
L_0x5dbb6d27a930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d298200 .functor NMOS 1, L_0x5dbb6d27a930, L_0x5dbb6d297fe0, C4<0>, C4<0>;
L_0x5dbb6d2983a0 .functor PMOS 1, L_0x5dbb6d298140, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d298410 .functor NMOS 1, L_0x5dbb6d298200, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d257670_0 .net8 "GND", 0 0, L_0x5dbb6d27a930;  1 drivers, strength-aware
v0x5dbb6d257750_0 .net "Q0", 0 0, L_0x5dbb6d297e40;  1 drivers
v0x5dbb6d257810_0 .net "Q0n", 0 0, L_0x5dbb6d297eb0;  1 drivers
v0x5dbb6d2578b0_0 .net "Q1", 0 0, L_0x5dbb6d297f20;  1 drivers
v0x5dbb6d257970_0 .net "Q1n", 0 0, L_0x5dbb6d297fe0;  1 drivers
v0x5dbb6d257a80_0 .net8 "T0", 0 0, L_0x5dbb6d298140;  1 drivers, strength-aware
v0x5dbb6d257b40_0 .net8 "T1", 0 0, L_0x5dbb6d298200;  1 drivers, strength-aware
v0x5dbb6d257c00_0 .net8 "VDD", 0 0, L_0x5dbb6d27a9d0;  1 drivers, strength-aware
v0x5dbb6d257cc0_0 .net "inp", 0 0, L_0x5dbb6d298580;  1 drivers
v0x5dbb6d257e10_0 .net "inpn", 0 0, L_0x5dbb6d298620;  1 drivers
v0x5dbb6d257ed0_0 .net8 "outp", 0 0, RS_0x76c5177d8288;  2 drivers, strength-aware
v0x5dbb6d257f90_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d258030_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d258120_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d258310 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d258510 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d2585f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d258310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d298710 .functor NAND 1, L_0x5dbb6d298f50, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d298780 .functor NAND 1, L_0x5dbb6d298ff0, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d25e220 .functor NAND 1, L_0x5dbb6d298710, L_0x5dbb6d298a00, C4<1>, C4<1>;
L_0x5dbb6d298a00 .functor NAND 1, L_0x5dbb6d298780, L_0x5dbb6d25e220, C4<1>, C4<1>;
L_0x5dbb6d27ab30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d298b10 .functor PMOS 1, L_0x5dbb6d27ab30, L_0x5dbb6d298a00, C4<0>, C4<0>;
L_0x5dbb6d27aa90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d298bd0 .functor NMOS 1, L_0x5dbb6d27aa90, L_0x5dbb6d298a00, C4<0>, C4<0>;
L_0x5dbb6d298d70 .functor PMOS 1, L_0x5dbb6d298b10, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d298de0 .functor NMOS 1, L_0x5dbb6d298bd0, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d258870_0 .net8 "GND", 0 0, L_0x5dbb6d27aa90;  1 drivers, strength-aware
v0x5dbb6d258950_0 .net "Q0", 0 0, L_0x5dbb6d298710;  1 drivers
v0x5dbb6d258a10_0 .net "Q0n", 0 0, L_0x5dbb6d298780;  1 drivers
v0x5dbb6d258ab0_0 .net "Q1", 0 0, L_0x5dbb6d25e220;  1 drivers
v0x5dbb6d258b70_0 .net "Q1n", 0 0, L_0x5dbb6d298a00;  1 drivers
v0x5dbb6d258c80_0 .net8 "T0", 0 0, L_0x5dbb6d298b10;  1 drivers, strength-aware
v0x5dbb6d258d40_0 .net8 "T1", 0 0, L_0x5dbb6d298bd0;  1 drivers, strength-aware
v0x5dbb6d258e00_0 .net8 "VDD", 0 0, L_0x5dbb6d27ab30;  1 drivers, strength-aware
v0x5dbb6d258ec0_0 .net "inp", 0 0, L_0x5dbb6d298f50;  1 drivers
v0x5dbb6d259010_0 .net "inpn", 0 0, L_0x5dbb6d298ff0;  1 drivers
v0x5dbb6d2590d0_0 .net8 "outp", 0 0, RS_0x76c5177d85b8;  2 drivers, strength-aware
v0x5dbb6d259190_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d259230_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d2592d0_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d259470 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d259670 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d259750 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d259470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d299130 .functor NAND 1, L_0x5dbb6d299870, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d2991a0 .functor NAND 1, L_0x5dbb6d299910, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d299210 .functor NAND 1, L_0x5dbb6d299130, L_0x5dbb6d2992d0, C4<1>, C4<1>;
L_0x5dbb6d2992d0 .functor NAND 1, L_0x5dbb6d2991a0, L_0x5dbb6d299210, C4<1>, C4<1>;
L_0x5dbb6d27ac90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d299430 .functor PMOS 1, L_0x5dbb6d27ac90, L_0x5dbb6d2992d0, C4<0>, C4<0>;
L_0x5dbb6d27abf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2994f0 .functor NMOS 1, L_0x5dbb6d27abf0, L_0x5dbb6d2992d0, C4<0>, C4<0>;
L_0x5dbb6d299690 .functor PMOS 1, L_0x5dbb6d299430, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d299700 .functor NMOS 1, L_0x5dbb6d2994f0, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d2599d0_0 .net8 "GND", 0 0, L_0x5dbb6d27abf0;  1 drivers, strength-aware
v0x5dbb6d259ab0_0 .net "Q0", 0 0, L_0x5dbb6d299130;  1 drivers
v0x5dbb6d259b70_0 .net "Q0n", 0 0, L_0x5dbb6d2991a0;  1 drivers
v0x5dbb6d259c10_0 .net "Q1", 0 0, L_0x5dbb6d299210;  1 drivers
v0x5dbb6d259cd0_0 .net "Q1n", 0 0, L_0x5dbb6d2992d0;  1 drivers
v0x5dbb6d259de0_0 .net8 "T0", 0 0, L_0x5dbb6d299430;  1 drivers, strength-aware
v0x5dbb6d259ea0_0 .net8 "T1", 0 0, L_0x5dbb6d2994f0;  1 drivers, strength-aware
v0x5dbb6d259f60_0 .net8 "VDD", 0 0, L_0x5dbb6d27ac90;  1 drivers, strength-aware
v0x5dbb6d25a020_0 .net "inp", 0 0, L_0x5dbb6d299870;  1 drivers
v0x5dbb6d25a170_0 .net "inpn", 0 0, L_0x5dbb6d299910;  1 drivers
v0x5dbb6d25a230_0 .net8 "outp", 0 0, RS_0x76c5177d88e8;  2 drivers, strength-aware
v0x5dbb6d25a2f0_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d25a420_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d25a550_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d25a780 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d2580d0 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d25a9c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d25a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d299a60 .functor NAND 1, L_0x5dbb6d29a150, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d299ad0 .functor NAND 1, L_0x5dbb6d29a1f0, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d299b40 .functor NAND 1, L_0x5dbb6d299a60, L_0x5dbb6d299bb0, C4<1>, C4<1>;
L_0x5dbb6d299bb0 .functor NAND 1, L_0x5dbb6d299ad0, L_0x5dbb6d299b40, C4<1>, C4<1>;
L_0x5dbb6d27adf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d299d10 .functor PMOS 1, L_0x5dbb6d27adf0, L_0x5dbb6d299bb0, C4<0>, C4<0>;
L_0x5dbb6d27ad50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d299dd0 .functor NMOS 1, L_0x5dbb6d27ad50, L_0x5dbb6d299bb0, C4<0>, C4<0>;
L_0x5dbb6d299f70 .functor PMOS 1, L_0x5dbb6d299d10, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d299fe0 .functor NMOS 1, L_0x5dbb6d299dd0, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d25abf0_0 .net8 "GND", 0 0, L_0x5dbb6d27ad50;  1 drivers, strength-aware
v0x5dbb6d25acd0_0 .net "Q0", 0 0, L_0x5dbb6d299a60;  1 drivers
v0x5dbb6d25ad90_0 .net "Q0n", 0 0, L_0x5dbb6d299ad0;  1 drivers
v0x5dbb6d25ae30_0 .net "Q1", 0 0, L_0x5dbb6d299b40;  1 drivers
v0x5dbb6d25aef0_0 .net "Q1n", 0 0, L_0x5dbb6d299bb0;  1 drivers
v0x5dbb6d25afb0_0 .net8 "T0", 0 0, L_0x5dbb6d299d10;  1 drivers, strength-aware
v0x5dbb6d25b070_0 .net8 "T1", 0 0, L_0x5dbb6d299dd0;  1 drivers, strength-aware
v0x5dbb6d25b130_0 .net8 "VDD", 0 0, L_0x5dbb6d27adf0;  1 drivers, strength-aware
v0x5dbb6d25b1f0_0 .net "inp", 0 0, L_0x5dbb6d29a150;  1 drivers
v0x5dbb6d25b340_0 .net "inpn", 0 0, L_0x5dbb6d29a1f0;  1 drivers
v0x5dbb6d25b400_0 .net8 "outp", 0 0, RS_0x76c5177d8c18;  2 drivers, strength-aware
v0x5dbb6d25b4c0_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d25b560_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d25b600_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d25b7a0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d25b950 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d25ba30 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d25b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29a350 .functor NAND 1, L_0x5dbb6d29aa90, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d29a3c0 .functor NAND 1, L_0x5dbb6d29b340, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d29a430 .functor NAND 1, L_0x5dbb6d29a350, L_0x5dbb6d29a4f0, C4<1>, C4<1>;
L_0x5dbb6d29a4f0 .functor NAND 1, L_0x5dbb6d29a3c0, L_0x5dbb6d29a430, C4<1>, C4<1>;
L_0x5dbb6d27af50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29a650 .functor PMOS 1, L_0x5dbb6d27af50, L_0x5dbb6d29a4f0, C4<0>, C4<0>;
L_0x5dbb6d27aeb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29a710 .functor NMOS 1, L_0x5dbb6d27aeb0, L_0x5dbb6d29a4f0, C4<0>, C4<0>;
L_0x5dbb6d29a8b0 .functor PMOS 1, L_0x5dbb6d29a650, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d29a920 .functor NMOS 1, L_0x5dbb6d29a710, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d25bcb0_0 .net8 "GND", 0 0, L_0x5dbb6d27aeb0;  1 drivers, strength-aware
v0x5dbb6d25bd90_0 .net "Q0", 0 0, L_0x5dbb6d29a350;  1 drivers
v0x5dbb6d25be50_0 .net "Q0n", 0 0, L_0x5dbb6d29a3c0;  1 drivers
v0x5dbb6d25bef0_0 .net "Q1", 0 0, L_0x5dbb6d29a430;  1 drivers
v0x5dbb6d25bfb0_0 .net "Q1n", 0 0, L_0x5dbb6d29a4f0;  1 drivers
v0x5dbb6d25c0c0_0 .net8 "T0", 0 0, L_0x5dbb6d29a650;  1 drivers, strength-aware
v0x5dbb6d25c180_0 .net8 "T1", 0 0, L_0x5dbb6d29a710;  1 drivers, strength-aware
v0x5dbb6d25c240_0 .net8 "VDD", 0 0, L_0x5dbb6d27af50;  1 drivers, strength-aware
v0x5dbb6d25c300_0 .net "inp", 0 0, L_0x5dbb6d29aa90;  1 drivers
v0x5dbb6d25c450_0 .net "inpn", 0 0, L_0x5dbb6d29b340;  1 drivers
v0x5dbb6d25c510_0 .net8 "outp", 0 0, RS_0x76c5177d8f48;  2 drivers, strength-aware
v0x5dbb6d25c5d0_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d25c670_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d25c710_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d25c8b0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d254f20;
 .timescale 0 0;
P_0x5dbb6d25ca60 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d25cb40 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d25c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29a2e0 .functor NAND 1, L_0x5dbb6d25de60, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d29b4b0 .functor NAND 1, L_0x5dbb6d29be30, L_0x5dbb6d29c110, C4<1>, C4<1>;
L_0x5dbb6d29b520 .functor NAND 1, L_0x5dbb6d29a2e0, L_0x5dbb6d29b5e0, C4<1>, C4<1>;
L_0x5dbb6d29b5e0 .functor NAND 1, L_0x5dbb6d29b4b0, L_0x5dbb6d29b520, C4<1>, C4<1>;
L_0x5dbb6d27b0b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29b740 .functor PMOS 1, L_0x5dbb6d27b0b0, L_0x5dbb6d29b5e0, C4<0>, C4<0>;
L_0x5dbb6d27b010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29b800 .functor NMOS 1, L_0x5dbb6d27b010, L_0x5dbb6d29b5e0, C4<0>, C4<0>;
L_0x5dbb6d29b9a0 .functor PMOS 1, L_0x5dbb6d29b740, L_0x5dbb6d29c180, C4<0>, C4<0>;
L_0x5dbb6d25dfb0 .functor NMOS 1, L_0x5dbb6d29b800, L_0x5dbb6d29c290, C4<0>, C4<0>;
v0x5dbb6d25cdc0_0 .net8 "GND", 0 0, L_0x5dbb6d27b010;  1 drivers, strength-aware
v0x5dbb6d25cea0_0 .net "Q0", 0 0, L_0x5dbb6d29a2e0;  1 drivers
v0x5dbb6d25cf60_0 .net "Q0n", 0 0, L_0x5dbb6d29b4b0;  1 drivers
v0x5dbb6d25d000_0 .net "Q1", 0 0, L_0x5dbb6d29b520;  1 drivers
v0x5dbb6d25d0c0_0 .net "Q1n", 0 0, L_0x5dbb6d29b5e0;  1 drivers
v0x5dbb6d25d1d0_0 .net8 "T0", 0 0, L_0x5dbb6d29b740;  1 drivers, strength-aware
v0x5dbb6d25d290_0 .net8 "T1", 0 0, L_0x5dbb6d29b800;  1 drivers, strength-aware
v0x5dbb6d25d350_0 .net8 "VDD", 0 0, L_0x5dbb6d27b0b0;  1 drivers, strength-aware
v0x5dbb6d25d410_0 .net "inp", 0 0, L_0x5dbb6d25de60;  1 drivers
v0x5dbb6d25d560_0 .net "inpn", 0 0, L_0x5dbb6d29be30;  1 drivers
v0x5dbb6d25d620_0 .net8 "outp", 0 0, RS_0x76c5177d9278;  2 drivers, strength-aware
v0x5dbb6d25d6e0_0 .net "re", 0 0, L_0x5dbb6d29c290;  alias, 1 drivers
v0x5dbb6d25d780_0 .net "ren", 0 0, L_0x5dbb6d29c180;  alias, 1 drivers
v0x5dbb6d25d820_0 .net "we", 0 0, L_0x5dbb6d29c110;  alias, 1 drivers
S_0x5dbb6d25e3d0 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d25e580 .param/l "i" 0 3 40, +C4<0110>;
S_0x5dbb6d25e660 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d25e3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d2768d0 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d276940 .functor AND 1, L_0x5dbb6d2a1ad0, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d2a1950 .functor NAND 1, L_0x5dbb6d2a1ad0, L_0x5dbb6d2768d0, C4<1>, C4<1>;
L_0x5dbb6d2a1a60 .functor NOT 1, L_0x5dbb6d2a1950, C4<0>, C4<0>, C4<0>;
v0x5dbb6d267220_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d267300_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d2673c0_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d267460_0 .net "opn", 0 0, L_0x5dbb6d2768d0;  1 drivers
v0x5dbb6d267500_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d2675c0_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  1 drivers
v0x5dbb6d267770_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  1 drivers
v0x5dbb6d267920_0 .net "sel", 0 0, L_0x5dbb6d2a1ad0;  1 drivers
v0x5dbb6d2679e0_0 .net "we", 0 0, L_0x5dbb6d276940;  1 drivers
L_0x5dbb6d29cae0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d29cb80 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d29d3b0 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d29d450 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d29dc80 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d29dd20 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d29e650 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d29e6f0 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d29ef70 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d29f010 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d29f850 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d29f8f0 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d2a0130 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d2a01d0 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d2676c0 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d2a14d0 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177d96f8 .resolv tri, L_0x5dbb6d29c900, L_0x5dbb6d29c970;
RS_0x76c5177d9ab8 .resolv tri, L_0x5dbb6d29d1d0, L_0x5dbb6d29d240;
RS_0x76c5177d9de8 .resolv tri, L_0x5dbb6d29daa0, L_0x5dbb6d29db10;
RS_0x76c5177da118 .resolv tri, L_0x5dbb6d29e470, L_0x5dbb6d29e4e0;
LS_0x5dbb6d2a1650_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177d96f8, RS_0x76c5177d9ab8, RS_0x76c5177d9de8, RS_0x76c5177da118;
RS_0x76c5177da448 .resolv tri, L_0x5dbb6d29ed90, L_0x5dbb6d29ee00;
RS_0x76c5177da778 .resolv tri, L_0x5dbb6d29f670, L_0x5dbb6d29f6e0;
RS_0x76c5177daaa8 .resolv tri, L_0x5dbb6d29ffb0, L_0x5dbb6d2a0020;
RS_0x76c5177dadd8 .resolv tri, L_0x5dbb6d2a1040, L_0x5dbb6d267810;
LS_0x5dbb6d2a1650_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177da448, RS_0x76c5177da778, RS_0x76c5177daaa8, RS_0x76c5177dadd8;
L_0x5dbb6d2a1650 .concat8 [ 4 4 0 0], LS_0x5dbb6d2a1650_0_0, LS_0x5dbb6d2a1650_0_4;
S_0x5dbb6d25e840 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d25ea60 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d25eb40 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d25e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29c3a0 .functor NAND 1, L_0x5dbb6d29cae0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29c410 .functor NAND 1, L_0x5dbb6d29cb80, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29c480 .functor NAND 1, L_0x5dbb6d29c3a0, L_0x5dbb6d29c540, C4<1>, C4<1>;
L_0x5dbb6d29c540 .functor NAND 1, L_0x5dbb6d29c410, L_0x5dbb6d29c480, C4<1>, C4<1>;
L_0x5dbb6d27b210 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29c6a0 .functor PMOS 1, L_0x5dbb6d27b210, L_0x5dbb6d29c540, C4<0>, C4<0>;
L_0x5dbb6d27b170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29c760 .functor NMOS 1, L_0x5dbb6d27b170, L_0x5dbb6d29c540, C4<0>, C4<0>;
L_0x5dbb6d29c900 .functor PMOS 1, L_0x5dbb6d29c6a0, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29c970 .functor NMOS 1, L_0x5dbb6d29c760, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d25edc0_0 .net8 "GND", 0 0, L_0x5dbb6d27b170;  1 drivers, strength-aware
v0x5dbb6d25eea0_0 .net "Q0", 0 0, L_0x5dbb6d29c3a0;  1 drivers
v0x5dbb6d25ef60_0 .net "Q0n", 0 0, L_0x5dbb6d29c410;  1 drivers
v0x5dbb6d25f000_0 .net "Q1", 0 0, L_0x5dbb6d29c480;  1 drivers
v0x5dbb6d25f0c0_0 .net "Q1n", 0 0, L_0x5dbb6d29c540;  1 drivers
v0x5dbb6d25f1d0_0 .net8 "T0", 0 0, L_0x5dbb6d29c6a0;  1 drivers, strength-aware
v0x5dbb6d25f290_0 .net8 "T1", 0 0, L_0x5dbb6d29c760;  1 drivers, strength-aware
v0x5dbb6d25f350_0 .net8 "VDD", 0 0, L_0x5dbb6d27b210;  1 drivers, strength-aware
v0x5dbb6d25f410_0 .net "inp", 0 0, L_0x5dbb6d29cae0;  1 drivers
v0x5dbb6d25f4d0_0 .net "inpn", 0 0, L_0x5dbb6d29cb80;  1 drivers
v0x5dbb6d25f590_0 .net8 "outp", 0 0, RS_0x76c5177d96f8;  2 drivers, strength-aware
v0x5dbb6d25f650_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d25f710_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d25f7d0_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d25f990 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d25fb60 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d25fc20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d25f990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29cc70 .functor NAND 1, L_0x5dbb6d29d3b0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29cce0 .functor NAND 1, L_0x5dbb6d29d450, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29cd50 .functor NAND 1, L_0x5dbb6d29cc70, L_0x5dbb6d29ce10, C4<1>, C4<1>;
L_0x5dbb6d29ce10 .functor NAND 1, L_0x5dbb6d29cce0, L_0x5dbb6d29cd50, C4<1>, C4<1>;
L_0x5dbb6d27b370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29cf70 .functor PMOS 1, L_0x5dbb6d27b370, L_0x5dbb6d29ce10, C4<0>, C4<0>;
L_0x5dbb6d27b2d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29d030 .functor NMOS 1, L_0x5dbb6d27b2d0, L_0x5dbb6d29ce10, C4<0>, C4<0>;
L_0x5dbb6d29d1d0 .functor PMOS 1, L_0x5dbb6d29cf70, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29d240 .functor NMOS 1, L_0x5dbb6d29d030, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d25fea0_0 .net8 "GND", 0 0, L_0x5dbb6d27b2d0;  1 drivers, strength-aware
v0x5dbb6d25ff80_0 .net "Q0", 0 0, L_0x5dbb6d29cc70;  1 drivers
v0x5dbb6d260040_0 .net "Q0n", 0 0, L_0x5dbb6d29cce0;  1 drivers
v0x5dbb6d2600e0_0 .net "Q1", 0 0, L_0x5dbb6d29cd50;  1 drivers
v0x5dbb6d2601a0_0 .net "Q1n", 0 0, L_0x5dbb6d29ce10;  1 drivers
v0x5dbb6d2602b0_0 .net8 "T0", 0 0, L_0x5dbb6d29cf70;  1 drivers, strength-aware
v0x5dbb6d260370_0 .net8 "T1", 0 0, L_0x5dbb6d29d030;  1 drivers, strength-aware
v0x5dbb6d260430_0 .net8 "VDD", 0 0, L_0x5dbb6d27b370;  1 drivers, strength-aware
v0x5dbb6d2604f0_0 .net "inp", 0 0, L_0x5dbb6d29d3b0;  1 drivers
v0x5dbb6d2605b0_0 .net "inpn", 0 0, L_0x5dbb6d29d450;  1 drivers
v0x5dbb6d260670_0 .net8 "outp", 0 0, RS_0x76c5177d9ab8;  2 drivers, strength-aware
v0x5dbb6d260730_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d2607d0_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d260870_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d2609b0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d260b60 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d260c20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d2609b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29d540 .functor NAND 1, L_0x5dbb6d29dc80, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29d5b0 .functor NAND 1, L_0x5dbb6d29dd20, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29d620 .functor NAND 1, L_0x5dbb6d29d540, L_0x5dbb6d29d6e0, C4<1>, C4<1>;
L_0x5dbb6d29d6e0 .functor NAND 1, L_0x5dbb6d29d5b0, L_0x5dbb6d29d620, C4<1>, C4<1>;
L_0x5dbb6d27b4d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29d840 .functor PMOS 1, L_0x5dbb6d27b4d0, L_0x5dbb6d29d6e0, C4<0>, C4<0>;
L_0x5dbb6d27b430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29d900 .functor NMOS 1, L_0x5dbb6d27b430, L_0x5dbb6d29d6e0, C4<0>, C4<0>;
L_0x5dbb6d29daa0 .functor PMOS 1, L_0x5dbb6d29d840, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29db10 .functor NMOS 1, L_0x5dbb6d29d900, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d260ea0_0 .net8 "GND", 0 0, L_0x5dbb6d27b430;  1 drivers, strength-aware
v0x5dbb6d260f80_0 .net "Q0", 0 0, L_0x5dbb6d29d540;  1 drivers
v0x5dbb6d261040_0 .net "Q0n", 0 0, L_0x5dbb6d29d5b0;  1 drivers
v0x5dbb6d261110_0 .net "Q1", 0 0, L_0x5dbb6d29d620;  1 drivers
v0x5dbb6d2611d0_0 .net "Q1n", 0 0, L_0x5dbb6d29d6e0;  1 drivers
v0x5dbb6d2612e0_0 .net8 "T0", 0 0, L_0x5dbb6d29d840;  1 drivers, strength-aware
v0x5dbb6d2613a0_0 .net8 "T1", 0 0, L_0x5dbb6d29d900;  1 drivers, strength-aware
v0x5dbb6d261460_0 .net8 "VDD", 0 0, L_0x5dbb6d27b4d0;  1 drivers, strength-aware
v0x5dbb6d261520_0 .net "inp", 0 0, L_0x5dbb6d29dc80;  1 drivers
v0x5dbb6d261670_0 .net "inpn", 0 0, L_0x5dbb6d29dd20;  1 drivers
v0x5dbb6d261730_0 .net8 "outp", 0 0, RS_0x76c5177d9de8;  2 drivers, strength-aware
v0x5dbb6d2617f0_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d261890_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d261980_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d261b70 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d261d70 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d261e50 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d261b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29de10 .functor NAND 1, L_0x5dbb6d29e650, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29de80 .functor NAND 1, L_0x5dbb6d29e6f0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d267a80 .functor NAND 1, L_0x5dbb6d29de10, L_0x5dbb6d29e100, C4<1>, C4<1>;
L_0x5dbb6d29e100 .functor NAND 1, L_0x5dbb6d29de80, L_0x5dbb6d267a80, C4<1>, C4<1>;
L_0x5dbb6d27b630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29e210 .functor PMOS 1, L_0x5dbb6d27b630, L_0x5dbb6d29e100, C4<0>, C4<0>;
L_0x5dbb6d27b590 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29e2d0 .functor NMOS 1, L_0x5dbb6d27b590, L_0x5dbb6d29e100, C4<0>, C4<0>;
L_0x5dbb6d29e470 .functor PMOS 1, L_0x5dbb6d29e210, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29e4e0 .functor NMOS 1, L_0x5dbb6d29e2d0, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d2620d0_0 .net8 "GND", 0 0, L_0x5dbb6d27b590;  1 drivers, strength-aware
v0x5dbb6d2621b0_0 .net "Q0", 0 0, L_0x5dbb6d29de10;  1 drivers
v0x5dbb6d262270_0 .net "Q0n", 0 0, L_0x5dbb6d29de80;  1 drivers
v0x5dbb6d262310_0 .net "Q1", 0 0, L_0x5dbb6d267a80;  1 drivers
v0x5dbb6d2623d0_0 .net "Q1n", 0 0, L_0x5dbb6d29e100;  1 drivers
v0x5dbb6d2624e0_0 .net8 "T0", 0 0, L_0x5dbb6d29e210;  1 drivers, strength-aware
v0x5dbb6d2625a0_0 .net8 "T1", 0 0, L_0x5dbb6d29e2d0;  1 drivers, strength-aware
v0x5dbb6d262660_0 .net8 "VDD", 0 0, L_0x5dbb6d27b630;  1 drivers, strength-aware
v0x5dbb6d262720_0 .net "inp", 0 0, L_0x5dbb6d29e650;  1 drivers
v0x5dbb6d262870_0 .net "inpn", 0 0, L_0x5dbb6d29e6f0;  1 drivers
v0x5dbb6d262930_0 .net8 "outp", 0 0, RS_0x76c5177da118;  2 drivers, strength-aware
v0x5dbb6d2629f0_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d262a90_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d262b30_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d262cd0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d262ed0 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d262fb0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d262cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29e830 .functor NAND 1, L_0x5dbb6d29ef70, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29e8a0 .functor NAND 1, L_0x5dbb6d29f010, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29e910 .functor NAND 1, L_0x5dbb6d29e830, L_0x5dbb6d29e9d0, C4<1>, C4<1>;
L_0x5dbb6d29e9d0 .functor NAND 1, L_0x5dbb6d29e8a0, L_0x5dbb6d29e910, C4<1>, C4<1>;
L_0x5dbb6d27b790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29eb30 .functor PMOS 1, L_0x5dbb6d27b790, L_0x5dbb6d29e9d0, C4<0>, C4<0>;
L_0x5dbb6d27b6f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29ebf0 .functor NMOS 1, L_0x5dbb6d27b6f0, L_0x5dbb6d29e9d0, C4<0>, C4<0>;
L_0x5dbb6d29ed90 .functor PMOS 1, L_0x5dbb6d29eb30, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29ee00 .functor NMOS 1, L_0x5dbb6d29ebf0, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d263230_0 .net8 "GND", 0 0, L_0x5dbb6d27b6f0;  1 drivers, strength-aware
v0x5dbb6d263310_0 .net "Q0", 0 0, L_0x5dbb6d29e830;  1 drivers
v0x5dbb6d2633d0_0 .net "Q0n", 0 0, L_0x5dbb6d29e8a0;  1 drivers
v0x5dbb6d263470_0 .net "Q1", 0 0, L_0x5dbb6d29e910;  1 drivers
v0x5dbb6d263530_0 .net "Q1n", 0 0, L_0x5dbb6d29e9d0;  1 drivers
v0x5dbb6d263640_0 .net8 "T0", 0 0, L_0x5dbb6d29eb30;  1 drivers, strength-aware
v0x5dbb6d263700_0 .net8 "T1", 0 0, L_0x5dbb6d29ebf0;  1 drivers, strength-aware
v0x5dbb6d2637c0_0 .net8 "VDD", 0 0, L_0x5dbb6d27b790;  1 drivers, strength-aware
v0x5dbb6d263880_0 .net "inp", 0 0, L_0x5dbb6d29ef70;  1 drivers
v0x5dbb6d2639d0_0 .net "inpn", 0 0, L_0x5dbb6d29f010;  1 drivers
v0x5dbb6d263a90_0 .net8 "outp", 0 0, RS_0x76c5177da448;  2 drivers, strength-aware
v0x5dbb6d263b50_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d263c80_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d263db0_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d263fe0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d261930 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d264220 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d263fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29f160 .functor NAND 1, L_0x5dbb6d29f850, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29f1d0 .functor NAND 1, L_0x5dbb6d29f8f0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29f240 .functor NAND 1, L_0x5dbb6d29f160, L_0x5dbb6d29f2b0, C4<1>, C4<1>;
L_0x5dbb6d29f2b0 .functor NAND 1, L_0x5dbb6d29f1d0, L_0x5dbb6d29f240, C4<1>, C4<1>;
L_0x5dbb6d27b8f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29f410 .functor PMOS 1, L_0x5dbb6d27b8f0, L_0x5dbb6d29f2b0, C4<0>, C4<0>;
L_0x5dbb6d27b850 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29f4d0 .functor NMOS 1, L_0x5dbb6d27b850, L_0x5dbb6d29f2b0, C4<0>, C4<0>;
L_0x5dbb6d29f670 .functor PMOS 1, L_0x5dbb6d29f410, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d29f6e0 .functor NMOS 1, L_0x5dbb6d29f4d0, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d264450_0 .net8 "GND", 0 0, L_0x5dbb6d27b850;  1 drivers, strength-aware
v0x5dbb6d264530_0 .net "Q0", 0 0, L_0x5dbb6d29f160;  1 drivers
v0x5dbb6d2645f0_0 .net "Q0n", 0 0, L_0x5dbb6d29f1d0;  1 drivers
v0x5dbb6d264690_0 .net "Q1", 0 0, L_0x5dbb6d29f240;  1 drivers
v0x5dbb6d264750_0 .net "Q1n", 0 0, L_0x5dbb6d29f2b0;  1 drivers
v0x5dbb6d264810_0 .net8 "T0", 0 0, L_0x5dbb6d29f410;  1 drivers, strength-aware
v0x5dbb6d2648d0_0 .net8 "T1", 0 0, L_0x5dbb6d29f4d0;  1 drivers, strength-aware
v0x5dbb6d264990_0 .net8 "VDD", 0 0, L_0x5dbb6d27b8f0;  1 drivers, strength-aware
v0x5dbb6d264a50_0 .net "inp", 0 0, L_0x5dbb6d29f850;  1 drivers
v0x5dbb6d264ba0_0 .net "inpn", 0 0, L_0x5dbb6d29f8f0;  1 drivers
v0x5dbb6d264c60_0 .net8 "outp", 0 0, RS_0x76c5177da778;  2 drivers, strength-aware
v0x5dbb6d264d20_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d264dc0_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d264e60_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d265000 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d2651b0 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d265290 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d265000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29fa50 .functor NAND 1, L_0x5dbb6d2a0130, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29fac0 .functor NAND 1, L_0x5dbb6d2a01d0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d29fb30 .functor NAND 1, L_0x5dbb6d29fa50, L_0x5dbb6d29fbf0, C4<1>, C4<1>;
L_0x5dbb6d29fbf0 .functor NAND 1, L_0x5dbb6d29fac0, L_0x5dbb6d29fb30, C4<1>, C4<1>;
L_0x5dbb6d27ba50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29fd50 .functor PMOS 1, L_0x5dbb6d27ba50, L_0x5dbb6d29fbf0, C4<0>, C4<0>;
L_0x5dbb6d27b9b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d29fe10 .functor NMOS 1, L_0x5dbb6d27b9b0, L_0x5dbb6d29fbf0, C4<0>, C4<0>;
L_0x5dbb6d29ffb0 .functor PMOS 1, L_0x5dbb6d29fd50, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d2a0020 .functor NMOS 1, L_0x5dbb6d29fe10, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d265510_0 .net8 "GND", 0 0, L_0x5dbb6d27b9b0;  1 drivers, strength-aware
v0x5dbb6d2655f0_0 .net "Q0", 0 0, L_0x5dbb6d29fa50;  1 drivers
v0x5dbb6d2656b0_0 .net "Q0n", 0 0, L_0x5dbb6d29fac0;  1 drivers
v0x5dbb6d265750_0 .net "Q1", 0 0, L_0x5dbb6d29fb30;  1 drivers
v0x5dbb6d265810_0 .net "Q1n", 0 0, L_0x5dbb6d29fbf0;  1 drivers
v0x5dbb6d265920_0 .net8 "T0", 0 0, L_0x5dbb6d29fd50;  1 drivers, strength-aware
v0x5dbb6d2659e0_0 .net8 "T1", 0 0, L_0x5dbb6d29fe10;  1 drivers, strength-aware
v0x5dbb6d265aa0_0 .net8 "VDD", 0 0, L_0x5dbb6d27ba50;  1 drivers, strength-aware
v0x5dbb6d265b60_0 .net "inp", 0 0, L_0x5dbb6d2a0130;  1 drivers
v0x5dbb6d265cb0_0 .net "inpn", 0 0, L_0x5dbb6d2a01d0;  1 drivers
v0x5dbb6d265d70_0 .net8 "outp", 0 0, RS_0x76c5177daaa8;  2 drivers, strength-aware
v0x5dbb6d265e30_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d265ed0_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d265f70_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d266110 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d25e660;
 .timescale 0 0;
P_0x5dbb6d2662c0 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d2663a0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d266110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d29f9e0 .functor NAND 1, L_0x5dbb6d2676c0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d2a0b50 .functor NAND 1, L_0x5dbb6d2a14d0, L_0x5dbb6d276940, C4<1>, C4<1>;
L_0x5dbb6d2a0bc0 .functor NAND 1, L_0x5dbb6d29f9e0, L_0x5dbb6d2a0c80, C4<1>, C4<1>;
L_0x5dbb6d2a0c80 .functor NAND 1, L_0x5dbb6d2a0b50, L_0x5dbb6d2a0bc0, C4<1>, C4<1>;
L_0x5dbb6d27bbb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a0de0 .functor PMOS 1, L_0x5dbb6d27bbb0, L_0x5dbb6d2a0c80, C4<0>, C4<0>;
L_0x5dbb6d27bb10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a0ea0 .functor NMOS 1, L_0x5dbb6d27bb10, L_0x5dbb6d2a0c80, C4<0>, C4<0>;
L_0x5dbb6d2a1040 .functor PMOS 1, L_0x5dbb6d2a0de0, L_0x5dbb6d2a1950, C4<0>, C4<0>;
L_0x5dbb6d267810 .functor NMOS 1, L_0x5dbb6d2a0ea0, L_0x5dbb6d2a1a60, C4<0>, C4<0>;
v0x5dbb6d266620_0 .net8 "GND", 0 0, L_0x5dbb6d27bb10;  1 drivers, strength-aware
v0x5dbb6d266700_0 .net "Q0", 0 0, L_0x5dbb6d29f9e0;  1 drivers
v0x5dbb6d2667c0_0 .net "Q0n", 0 0, L_0x5dbb6d2a0b50;  1 drivers
v0x5dbb6d266860_0 .net "Q1", 0 0, L_0x5dbb6d2a0bc0;  1 drivers
v0x5dbb6d266920_0 .net "Q1n", 0 0, L_0x5dbb6d2a0c80;  1 drivers
v0x5dbb6d266a30_0 .net8 "T0", 0 0, L_0x5dbb6d2a0de0;  1 drivers, strength-aware
v0x5dbb6d266af0_0 .net8 "T1", 0 0, L_0x5dbb6d2a0ea0;  1 drivers, strength-aware
v0x5dbb6d266bb0_0 .net8 "VDD", 0 0, L_0x5dbb6d27bbb0;  1 drivers, strength-aware
v0x5dbb6d266c70_0 .net "inp", 0 0, L_0x5dbb6d2676c0;  1 drivers
v0x5dbb6d266dc0_0 .net "inpn", 0 0, L_0x5dbb6d2a14d0;  1 drivers
v0x5dbb6d266e80_0 .net8 "outp", 0 0, RS_0x76c5177dadd8;  2 drivers, strength-aware
v0x5dbb6d266f40_0 .net "re", 0 0, L_0x5dbb6d2a1a60;  alias, 1 drivers
v0x5dbb6d266fe0_0 .net "ren", 0 0, L_0x5dbb6d2a1950;  alias, 1 drivers
v0x5dbb6d267080_0 .net "we", 0 0, L_0x5dbb6d276940;  alias, 1 drivers
S_0x5dbb6d267c30 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 3 40, 3 40 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d267de0 .param/l "i" 0 3 40, +C4<0111>;
S_0x5dbb6d267ec0 .scope module, "bytecell_inst" "bytecell" 3 41, 4 12 0, S_0x5dbb6d267c30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_0x5dbb6d2a6790 .functor NOT 1, v0x5dbb6d276d90_0, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a6800 .functor AND 1, L_0x5dbb6d2a69f0, v0x5dbb6d276d90_0, C4<1>, C4<1>;
L_0x5dbb6d2a6870 .functor NAND 1, L_0x5dbb6d2a69f0, L_0x5dbb6d2a6790, C4<1>, C4<1>;
L_0x5dbb6d2a6980 .functor NOT 1, L_0x5dbb6d2a6870, C4<0>, C4<0>, C4<0>;
v0x5dbb6d270b00_0 .net "inp", 7 0, v0x5dbb6d276cd0_0;  alias, 1 drivers
v0x5dbb6d270be0_0 .net "inpn", 7 0, L_0x5dbb6d27d4e0;  alias, 1 drivers
v0x5dbb6d270ca0_0 .net "op", 0 0, v0x5dbb6d276d90_0;  alias, 1 drivers
v0x5dbb6d270d40_0 .net "opn", 0 0, L_0x5dbb6d2a6790;  1 drivers
v0x5dbb6d270de0_0 .net8 "outp", 7 0, RS_0x76c5177d0ae8;  alias, 8 drivers
v0x5dbb6d270ea0_0 .net "re", 0 0, L_0x5dbb6d2a6980;  1 drivers
v0x5dbb6d271050_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  1 drivers
v0x5dbb6d271200_0 .net "sel", 0 0, L_0x5dbb6d2a69f0;  1 drivers
v0x5dbb6d2712c0_0 .net "we", 0 0, L_0x5dbb6d2a6800;  1 drivers
L_0x5dbb6d2a22b0 .part v0x5dbb6d276cd0_0, 0, 1;
L_0x5dbb6d2a2350 .part L_0x5dbb6d27d4e0, 0, 1;
L_0x5dbb6d2a2b80 .part v0x5dbb6d276cd0_0, 1, 1;
L_0x5dbb6d2a2c20 .part L_0x5dbb6d27d4e0, 1, 1;
L_0x5dbb6d2a3450 .part v0x5dbb6d276cd0_0, 2, 1;
L_0x5dbb6d2a34f0 .part L_0x5dbb6d27d4e0, 2, 1;
L_0x5dbb6d2a3f30 .part v0x5dbb6d276cd0_0, 3, 1;
L_0x5dbb6d2a3fd0 .part L_0x5dbb6d27d4e0, 3, 1;
L_0x5dbb6d2a4850 .part v0x5dbb6d276cd0_0, 4, 1;
L_0x5dbb6d2a48f0 .part L_0x5dbb6d27d4e0, 4, 1;
L_0x5dbb6d2a5130 .part v0x5dbb6d276cd0_0, 5, 1;
L_0x5dbb6d2a51d0 .part L_0x5dbb6d27d4e0, 5, 1;
L_0x5dbb6d2a5a10 .part v0x5dbb6d276cd0_0, 6, 1;
L_0x5dbb6d2a5ab0 .part L_0x5dbb6d27d4e0, 6, 1;
L_0x5dbb6d270fa0 .part v0x5dbb6d276cd0_0, 7, 1;
L_0x5dbb6d2a6520 .part L_0x5dbb6d27d4e0, 7, 1;
RS_0x76c5177db258 .resolv tri, L_0x5dbb6d2a20d0, L_0x5dbb6d2a2140;
RS_0x76c5177db618 .resolv tri, L_0x5dbb6d2a29a0, L_0x5dbb6d2a2a10;
RS_0x76c5177db948 .resolv tri, L_0x5dbb6d2a3270, L_0x5dbb6d2a32e0;
RS_0x76c5177dbc78 .resolv tri, L_0x5dbb6d2a3d50, L_0x5dbb6d2a3dc0;
LS_0x5dbb6d2a66a0_0_0 .concat8 [ 1 1 1 1], RS_0x76c5177db258, RS_0x76c5177db618, RS_0x76c5177db948, RS_0x76c5177dbc78;
RS_0x76c5177dbfa8 .resolv tri, L_0x5dbb6d2a4670, L_0x5dbb6d2a46e0;
RS_0x76c5177dc2d8 .resolv tri, L_0x5dbb6d2a4f50, L_0x5dbb6d2a4fc0;
RS_0x76c5177dc608 .resolv tri, L_0x5dbb6d2a5890, L_0x5dbb6d2a5900;
RS_0x76c5177dc938 .resolv tri, L_0x5dbb6d2a6090, L_0x5dbb6d2710f0;
LS_0x5dbb6d2a66a0_0_4 .concat8 [ 1 1 1 1], RS_0x76c5177dbfa8, RS_0x76c5177dc2d8, RS_0x76c5177dc608, RS_0x76c5177dc938;
L_0x5dbb6d2a66a0 .concat8 [ 4 4 0 0], LS_0x5dbb6d2a66a0_0_0, LS_0x5dbb6d2a66a0_0_4;
S_0x5dbb6d268120 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d268340 .param/l "i" 0 4 34, +C4<00>;
S_0x5dbb6d268420 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d268120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a1c00 .functor NAND 1, L_0x5dbb6d2a22b0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a1c70 .functor NAND 1, L_0x5dbb6d2a2350, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a1ce0 .functor NAND 1, L_0x5dbb6d2a1c00, L_0x5dbb6d2a1da0, C4<1>, C4<1>;
L_0x5dbb6d2a1da0 .functor NAND 1, L_0x5dbb6d2a1c70, L_0x5dbb6d2a1ce0, C4<1>, C4<1>;
L_0x5dbb6d27bd10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a1f00 .functor PMOS 1, L_0x5dbb6d27bd10, L_0x5dbb6d2a1da0, C4<0>, C4<0>;
L_0x5dbb6d27bc70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a1fc0 .functor NMOS 1, L_0x5dbb6d27bc70, L_0x5dbb6d2a1da0, C4<0>, C4<0>;
L_0x5dbb6d2a20d0 .functor PMOS 1, L_0x5dbb6d2a1f00, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a2140 .functor NMOS 1, L_0x5dbb6d2a1fc0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d2686a0_0 .net8 "GND", 0 0, L_0x5dbb6d27bc70;  1 drivers, strength-aware
v0x5dbb6d268780_0 .net "Q0", 0 0, L_0x5dbb6d2a1c00;  1 drivers
v0x5dbb6d268840_0 .net "Q0n", 0 0, L_0x5dbb6d2a1c70;  1 drivers
v0x5dbb6d2688e0_0 .net "Q1", 0 0, L_0x5dbb6d2a1ce0;  1 drivers
v0x5dbb6d2689a0_0 .net "Q1n", 0 0, L_0x5dbb6d2a1da0;  1 drivers
v0x5dbb6d268ab0_0 .net8 "T0", 0 0, L_0x5dbb6d2a1f00;  1 drivers, strength-aware
v0x5dbb6d268b70_0 .net8 "T1", 0 0, L_0x5dbb6d2a1fc0;  1 drivers, strength-aware
v0x5dbb6d268c30_0 .net8 "VDD", 0 0, L_0x5dbb6d27bd10;  1 drivers, strength-aware
v0x5dbb6d268cf0_0 .net "inp", 0 0, L_0x5dbb6d2a22b0;  1 drivers
v0x5dbb6d268db0_0 .net "inpn", 0 0, L_0x5dbb6d2a2350;  1 drivers
v0x5dbb6d268e70_0 .net8 "outp", 0 0, RS_0x76c5177db258;  2 drivers, strength-aware
v0x5dbb6d268f30_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d268ff0_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d2690b0_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d269270 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d269440 .param/l "i" 0 4 34, +C4<01>;
S_0x5dbb6d269500 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d269270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a2440 .functor NAND 1, L_0x5dbb6d2a2b80, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a24b0 .functor NAND 1, L_0x5dbb6d2a2c20, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a2520 .functor NAND 1, L_0x5dbb6d2a2440, L_0x5dbb6d2a25e0, C4<1>, C4<1>;
L_0x5dbb6d2a25e0 .functor NAND 1, L_0x5dbb6d2a24b0, L_0x5dbb6d2a2520, C4<1>, C4<1>;
L_0x5dbb6d27be70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a2740 .functor PMOS 1, L_0x5dbb6d27be70, L_0x5dbb6d2a25e0, C4<0>, C4<0>;
L_0x5dbb6d27bdd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a2800 .functor NMOS 1, L_0x5dbb6d27bdd0, L_0x5dbb6d2a25e0, C4<0>, C4<0>;
L_0x5dbb6d2a29a0 .functor PMOS 1, L_0x5dbb6d2a2740, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a2a10 .functor NMOS 1, L_0x5dbb6d2a2800, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d269780_0 .net8 "GND", 0 0, L_0x5dbb6d27bdd0;  1 drivers, strength-aware
v0x5dbb6d269860_0 .net "Q0", 0 0, L_0x5dbb6d2a2440;  1 drivers
v0x5dbb6d269920_0 .net "Q0n", 0 0, L_0x5dbb6d2a24b0;  1 drivers
v0x5dbb6d2699c0_0 .net "Q1", 0 0, L_0x5dbb6d2a2520;  1 drivers
v0x5dbb6d269a80_0 .net "Q1n", 0 0, L_0x5dbb6d2a25e0;  1 drivers
v0x5dbb6d269b90_0 .net8 "T0", 0 0, L_0x5dbb6d2a2740;  1 drivers, strength-aware
v0x5dbb6d269c50_0 .net8 "T1", 0 0, L_0x5dbb6d2a2800;  1 drivers, strength-aware
v0x5dbb6d269d10_0 .net8 "VDD", 0 0, L_0x5dbb6d27be70;  1 drivers, strength-aware
v0x5dbb6d269dd0_0 .net "inp", 0 0, L_0x5dbb6d2a2b80;  1 drivers
v0x5dbb6d269e90_0 .net "inpn", 0 0, L_0x5dbb6d2a2c20;  1 drivers
v0x5dbb6d269f50_0 .net8 "outp", 0 0, RS_0x76c5177db618;  2 drivers, strength-aware
v0x5dbb6d26a010_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26a0b0_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26a150_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26a290 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26a440 .param/l "i" 0 4 34, +C4<010>;
S_0x5dbb6d26a500 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a2d10 .functor NAND 1, L_0x5dbb6d2a3450, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a2d80 .functor NAND 1, L_0x5dbb6d2a34f0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a2df0 .functor NAND 1, L_0x5dbb6d2a2d10, L_0x5dbb6d2a2eb0, C4<1>, C4<1>;
L_0x5dbb6d2a2eb0 .functor NAND 1, L_0x5dbb6d2a2d80, L_0x5dbb6d2a2df0, C4<1>, C4<1>;
L_0x5dbb6d27bfd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a3010 .functor PMOS 1, L_0x5dbb6d27bfd0, L_0x5dbb6d2a2eb0, C4<0>, C4<0>;
L_0x5dbb6d27bf30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a30d0 .functor NMOS 1, L_0x5dbb6d27bf30, L_0x5dbb6d2a2eb0, C4<0>, C4<0>;
L_0x5dbb6d2a3270 .functor PMOS 1, L_0x5dbb6d2a3010, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a32e0 .functor NMOS 1, L_0x5dbb6d2a30d0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26a780_0 .net8 "GND", 0 0, L_0x5dbb6d27bf30;  1 drivers, strength-aware
v0x5dbb6d26a860_0 .net "Q0", 0 0, L_0x5dbb6d2a2d10;  1 drivers
v0x5dbb6d26a920_0 .net "Q0n", 0 0, L_0x5dbb6d2a2d80;  1 drivers
v0x5dbb6d26a9f0_0 .net "Q1", 0 0, L_0x5dbb6d2a2df0;  1 drivers
v0x5dbb6d26aab0_0 .net "Q1n", 0 0, L_0x5dbb6d2a2eb0;  1 drivers
v0x5dbb6d26abc0_0 .net8 "T0", 0 0, L_0x5dbb6d2a3010;  1 drivers, strength-aware
v0x5dbb6d26ac80_0 .net8 "T1", 0 0, L_0x5dbb6d2a30d0;  1 drivers, strength-aware
v0x5dbb6d26ad40_0 .net8 "VDD", 0 0, L_0x5dbb6d27bfd0;  1 drivers, strength-aware
v0x5dbb6d26ae00_0 .net "inp", 0 0, L_0x5dbb6d2a3450;  1 drivers
v0x5dbb6d26af50_0 .net "inpn", 0 0, L_0x5dbb6d2a34f0;  1 drivers
v0x5dbb6d26b010_0 .net8 "outp", 0 0, RS_0x76c5177db948;  2 drivers, strength-aware
v0x5dbb6d26b0d0_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26b170_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26b260_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26b450 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26b650 .param/l "i" 0 4 34, +C4<011>;
S_0x5dbb6d26b730 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a35e0 .functor NAND 1, L_0x5dbb6d2a3f30, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a3650 .functor NAND 1, L_0x5dbb6d2a3fd0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a38d0 .functor NAND 1, L_0x5dbb6d2a35e0, L_0x5dbb6d2a3990, C4<1>, C4<1>;
L_0x5dbb6d2a3990 .functor NAND 1, L_0x5dbb6d2a3650, L_0x5dbb6d2a38d0, C4<1>, C4<1>;
L_0x5dbb6d27c130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a3af0 .functor PMOS 1, L_0x5dbb6d27c130, L_0x5dbb6d2a3990, C4<0>, C4<0>;
L_0x5dbb6d27c090 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a3bb0 .functor NMOS 1, L_0x5dbb6d27c090, L_0x5dbb6d2a3990, C4<0>, C4<0>;
L_0x5dbb6d2a3d50 .functor PMOS 1, L_0x5dbb6d2a3af0, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a3dc0 .functor NMOS 1, L_0x5dbb6d2a3bb0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26b9b0_0 .net8 "GND", 0 0, L_0x5dbb6d27c090;  1 drivers, strength-aware
v0x5dbb6d26ba90_0 .net "Q0", 0 0, L_0x5dbb6d2a35e0;  1 drivers
v0x5dbb6d26bb50_0 .net "Q0n", 0 0, L_0x5dbb6d2a3650;  1 drivers
v0x5dbb6d26bbf0_0 .net "Q1", 0 0, L_0x5dbb6d2a38d0;  1 drivers
v0x5dbb6d26bcb0_0 .net "Q1n", 0 0, L_0x5dbb6d2a3990;  1 drivers
v0x5dbb6d26bdc0_0 .net8 "T0", 0 0, L_0x5dbb6d2a3af0;  1 drivers, strength-aware
v0x5dbb6d26be80_0 .net8 "T1", 0 0, L_0x5dbb6d2a3bb0;  1 drivers, strength-aware
v0x5dbb6d26bf40_0 .net8 "VDD", 0 0, L_0x5dbb6d27c130;  1 drivers, strength-aware
v0x5dbb6d26c000_0 .net "inp", 0 0, L_0x5dbb6d2a3f30;  1 drivers
v0x5dbb6d26c150_0 .net "inpn", 0 0, L_0x5dbb6d2a3fd0;  1 drivers
v0x5dbb6d26c210_0 .net8 "outp", 0 0, RS_0x76c5177dbc78;  2 drivers, strength-aware
v0x5dbb6d26c2d0_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26c370_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26c410_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26c5b0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26c7b0 .param/l "i" 0 4 34, +C4<0100>;
S_0x5dbb6d26c890 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a4110 .functor NAND 1, L_0x5dbb6d2a4850, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a4180 .functor NAND 1, L_0x5dbb6d2a48f0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a41f0 .functor NAND 1, L_0x5dbb6d2a4110, L_0x5dbb6d2a42b0, C4<1>, C4<1>;
L_0x5dbb6d2a42b0 .functor NAND 1, L_0x5dbb6d2a4180, L_0x5dbb6d2a41f0, C4<1>, C4<1>;
L_0x5dbb6d27c290 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a4410 .functor PMOS 1, L_0x5dbb6d27c290, L_0x5dbb6d2a42b0, C4<0>, C4<0>;
L_0x5dbb6d27c1f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a44d0 .functor NMOS 1, L_0x5dbb6d27c1f0, L_0x5dbb6d2a42b0, C4<0>, C4<0>;
L_0x5dbb6d2a4670 .functor PMOS 1, L_0x5dbb6d2a4410, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a46e0 .functor NMOS 1, L_0x5dbb6d2a44d0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26cb10_0 .net8 "GND", 0 0, L_0x5dbb6d27c1f0;  1 drivers, strength-aware
v0x5dbb6d26cbf0_0 .net "Q0", 0 0, L_0x5dbb6d2a4110;  1 drivers
v0x5dbb6d26ccb0_0 .net "Q0n", 0 0, L_0x5dbb6d2a4180;  1 drivers
v0x5dbb6d26cd50_0 .net "Q1", 0 0, L_0x5dbb6d2a41f0;  1 drivers
v0x5dbb6d26ce10_0 .net "Q1n", 0 0, L_0x5dbb6d2a42b0;  1 drivers
v0x5dbb6d26cf20_0 .net8 "T0", 0 0, L_0x5dbb6d2a4410;  1 drivers, strength-aware
v0x5dbb6d26cfe0_0 .net8 "T1", 0 0, L_0x5dbb6d2a44d0;  1 drivers, strength-aware
v0x5dbb6d26d0a0_0 .net8 "VDD", 0 0, L_0x5dbb6d27c290;  1 drivers, strength-aware
v0x5dbb6d26d160_0 .net "inp", 0 0, L_0x5dbb6d2a4850;  1 drivers
v0x5dbb6d26d2b0_0 .net "inpn", 0 0, L_0x5dbb6d2a48f0;  1 drivers
v0x5dbb6d26d370_0 .net8 "outp", 0 0, RS_0x76c5177dbfa8;  2 drivers, strength-aware
v0x5dbb6d26d430_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26d560_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26d690_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26d8c0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26b210 .param/l "i" 0 4 34, +C4<0101>;
S_0x5dbb6d26db00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a4a40 .functor NAND 1, L_0x5dbb6d2a5130, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a4ab0 .functor NAND 1, L_0x5dbb6d2a51d0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a4b20 .functor NAND 1, L_0x5dbb6d2a4a40, L_0x5dbb6d2a4b90, C4<1>, C4<1>;
L_0x5dbb6d2a4b90 .functor NAND 1, L_0x5dbb6d2a4ab0, L_0x5dbb6d2a4b20, C4<1>, C4<1>;
L_0x5dbb6d27c3f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a4cf0 .functor PMOS 1, L_0x5dbb6d27c3f0, L_0x5dbb6d2a4b90, C4<0>, C4<0>;
L_0x5dbb6d27c350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a4db0 .functor NMOS 1, L_0x5dbb6d27c350, L_0x5dbb6d2a4b90, C4<0>, C4<0>;
L_0x5dbb6d2a4f50 .functor PMOS 1, L_0x5dbb6d2a4cf0, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a4fc0 .functor NMOS 1, L_0x5dbb6d2a4db0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26dd30_0 .net8 "GND", 0 0, L_0x5dbb6d27c350;  1 drivers, strength-aware
v0x5dbb6d26de10_0 .net "Q0", 0 0, L_0x5dbb6d2a4a40;  1 drivers
v0x5dbb6d26ded0_0 .net "Q0n", 0 0, L_0x5dbb6d2a4ab0;  1 drivers
v0x5dbb6d26df70_0 .net "Q1", 0 0, L_0x5dbb6d2a4b20;  1 drivers
v0x5dbb6d26e030_0 .net "Q1n", 0 0, L_0x5dbb6d2a4b90;  1 drivers
v0x5dbb6d26e0f0_0 .net8 "T0", 0 0, L_0x5dbb6d2a4cf0;  1 drivers, strength-aware
v0x5dbb6d26e1b0_0 .net8 "T1", 0 0, L_0x5dbb6d2a4db0;  1 drivers, strength-aware
v0x5dbb6d26e270_0 .net8 "VDD", 0 0, L_0x5dbb6d27c3f0;  1 drivers, strength-aware
v0x5dbb6d26e330_0 .net "inp", 0 0, L_0x5dbb6d2a5130;  1 drivers
v0x5dbb6d26e480_0 .net "inpn", 0 0, L_0x5dbb6d2a51d0;  1 drivers
v0x5dbb6d26e540_0 .net8 "outp", 0 0, RS_0x76c5177dc2d8;  2 drivers, strength-aware
v0x5dbb6d26e600_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26e6a0_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26e740_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26e8e0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26ea90 .param/l "i" 0 4 34, +C4<0110>;
S_0x5dbb6d26eb70 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a5330 .functor NAND 1, L_0x5dbb6d2a5a10, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a53a0 .functor NAND 1, L_0x5dbb6d2a5ab0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a5410 .functor NAND 1, L_0x5dbb6d2a5330, L_0x5dbb6d2a54d0, C4<1>, C4<1>;
L_0x5dbb6d2a54d0 .functor NAND 1, L_0x5dbb6d2a53a0, L_0x5dbb6d2a5410, C4<1>, C4<1>;
L_0x5dbb6d27c550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a5630 .functor PMOS 1, L_0x5dbb6d27c550, L_0x5dbb6d2a54d0, C4<0>, C4<0>;
L_0x5dbb6d27c4b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a56f0 .functor NMOS 1, L_0x5dbb6d27c4b0, L_0x5dbb6d2a54d0, C4<0>, C4<0>;
L_0x5dbb6d2a5890 .functor PMOS 1, L_0x5dbb6d2a5630, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2a5900 .functor NMOS 1, L_0x5dbb6d2a56f0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26edf0_0 .net8 "GND", 0 0, L_0x5dbb6d27c4b0;  1 drivers, strength-aware
v0x5dbb6d26eed0_0 .net "Q0", 0 0, L_0x5dbb6d2a5330;  1 drivers
v0x5dbb6d26ef90_0 .net "Q0n", 0 0, L_0x5dbb6d2a53a0;  1 drivers
v0x5dbb6d26f030_0 .net "Q1", 0 0, L_0x5dbb6d2a5410;  1 drivers
v0x5dbb6d26f0f0_0 .net "Q1n", 0 0, L_0x5dbb6d2a54d0;  1 drivers
v0x5dbb6d26f200_0 .net8 "T0", 0 0, L_0x5dbb6d2a5630;  1 drivers, strength-aware
v0x5dbb6d26f2c0_0 .net8 "T1", 0 0, L_0x5dbb6d2a56f0;  1 drivers, strength-aware
v0x5dbb6d26f380_0 .net8 "VDD", 0 0, L_0x5dbb6d27c550;  1 drivers, strength-aware
v0x5dbb6d26f440_0 .net "inp", 0 0, L_0x5dbb6d2a5a10;  1 drivers
v0x5dbb6d26f590_0 .net "inpn", 0 0, L_0x5dbb6d2a5ab0;  1 drivers
v0x5dbb6d26f650_0 .net8 "outp", 0 0, RS_0x76c5177dc608;  2 drivers, strength-aware
v0x5dbb6d26f710_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d26f7b0_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d26f850_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d26f9f0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_0x5dbb6d267ec0;
 .timescale 0 0;
P_0x5dbb6d26fba0 .param/l "i" 0 4 34, +C4<0111>;
S_0x5dbb6d26fc80 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_0x5dbb6d26f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_0x5dbb6d2a52c0 .functor NAND 1, L_0x5dbb6d270fa0, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a5ba0 .functor NAND 1, L_0x5dbb6d2a6520, L_0x5dbb6d2a6800, C4<1>, C4<1>;
L_0x5dbb6d2a5c10 .functor NAND 1, L_0x5dbb6d2a52c0, L_0x5dbb6d2a5cd0, C4<1>, C4<1>;
L_0x5dbb6d2a5cd0 .functor NAND 1, L_0x5dbb6d2a5ba0, L_0x5dbb6d2a5c10, C4<1>, C4<1>;
L_0x5dbb6d27c6b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a5e30 .functor PMOS 1, L_0x5dbb6d27c6b0, L_0x5dbb6d2a5cd0, C4<0>, C4<0>;
L_0x5dbb6d27c610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a5ef0 .functor NMOS 1, L_0x5dbb6d27c610, L_0x5dbb6d2a5cd0, C4<0>, C4<0>;
L_0x5dbb6d2a6090 .functor PMOS 1, L_0x5dbb6d2a5e30, L_0x5dbb6d2a6870, C4<0>, C4<0>;
L_0x5dbb6d2710f0 .functor NMOS 1, L_0x5dbb6d2a5ef0, L_0x5dbb6d2a6980, C4<0>, C4<0>;
v0x5dbb6d26ff00_0 .net8 "GND", 0 0, L_0x5dbb6d27c610;  1 drivers, strength-aware
v0x5dbb6d26ffe0_0 .net "Q0", 0 0, L_0x5dbb6d2a52c0;  1 drivers
v0x5dbb6d2700a0_0 .net "Q0n", 0 0, L_0x5dbb6d2a5ba0;  1 drivers
v0x5dbb6d270140_0 .net "Q1", 0 0, L_0x5dbb6d2a5c10;  1 drivers
v0x5dbb6d270200_0 .net "Q1n", 0 0, L_0x5dbb6d2a5cd0;  1 drivers
v0x5dbb6d270310_0 .net8 "T0", 0 0, L_0x5dbb6d2a5e30;  1 drivers, strength-aware
v0x5dbb6d2703d0_0 .net8 "T1", 0 0, L_0x5dbb6d2a5ef0;  1 drivers, strength-aware
v0x5dbb6d270490_0 .net8 "VDD", 0 0, L_0x5dbb6d27c6b0;  1 drivers, strength-aware
v0x5dbb6d270550_0 .net "inp", 0 0, L_0x5dbb6d270fa0;  1 drivers
v0x5dbb6d2706a0_0 .net "inpn", 0 0, L_0x5dbb6d2a6520;  1 drivers
v0x5dbb6d270760_0 .net8 "outp", 0 0, RS_0x76c5177dc938;  2 drivers, strength-aware
v0x5dbb6d270820_0 .net "re", 0 0, L_0x5dbb6d2a6980;  alias, 1 drivers
v0x5dbb6d2708c0_0 .net "ren", 0 0, L_0x5dbb6d2a6870;  alias, 1 drivers
v0x5dbb6d270960_0 .net "we", 0 0, L_0x5dbb6d2a6800;  alias, 1 drivers
S_0x5dbb6d271510 .scope module, "demux1to8bit_inst1" "demux1to8bit" 3 31, 6 5 0, S_0x5dbb6d205000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /OUTPUT 8 "outp";
L_0x5dbb6d2a6a90 .functor NOT 1, L_0x5dbb6d2a6b00, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a6bf0 .functor NOT 1, L_0x5dbb6d2a6c60, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a6ed0 .functor NOT 1, L_0x5dbb6d2a6f90, C4<0>, C4<0>, C4<0>;
L_0x5dbb6d2a7080 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a70f0, L_0x5dbb6d2a7230, L_0x5dbb6d2a7320;
L_0x5dbb6d2a74a0 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a75a0, L_0x5dbb6d2a7690, L_0x5dbb6d2a7730;
L_0x5dbb6d2a7880 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a78f0, L_0x5dbb6d2a7990, L_0x5dbb6d2a7af0;
L_0x5dbb6d2a7be0 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a7c50, L_0x5dbb6d2a7d40, L_0x5dbb6d2a7e30;
L_0x5dbb6d2a7a80 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a8000, L_0x5dbb6d2a80f0, L_0x5dbb6d2a8280;
L_0x5dbb6d2a8370 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a83e0, L_0x5dbb6d2a81e0, L_0x5dbb6d2a85d0;
L_0x5dbb6d2a8780 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a87f0, L_0x5dbb6d2a8890, L_0x5dbb6d2a8a50;
L_0x5dbb6d2a8f40 .functor AND 1, v0x5dbb6d276ed0_0, L_0x5dbb6d2a9000, L_0x5dbb6d2a90f0, L_0x5dbb6d2a94e0;
v0x5dbb6d2716c0_0 .net *"_ivl_1", 0 0, L_0x5dbb6d2a6a90;  1 drivers
v0x5dbb6d2717c0_0 .net *"_ivl_11", 0 0, L_0x5dbb6d2a6ed0;  1 drivers
v0x5dbb6d2718a0_0 .net *"_ivl_15", 0 0, L_0x5dbb6d2a6f90;  1 drivers
v0x5dbb6d271960_0 .net *"_ivl_17", 0 0, L_0x5dbb6d2a7080;  1 drivers
v0x5dbb6d271a40_0 .net *"_ivl_20", 0 0, L_0x5dbb6d2a70f0;  1 drivers
v0x5dbb6d271b70_0 .net *"_ivl_22", 0 0, L_0x5dbb6d2a7230;  1 drivers
v0x5dbb6d271c50_0 .net *"_ivl_24", 0 0, L_0x5dbb6d2a7320;  1 drivers
v0x5dbb6d271d30_0 .net *"_ivl_26", 0 0, L_0x5dbb6d2a74a0;  1 drivers
v0x5dbb6d271e10_0 .net *"_ivl_29", 0 0, L_0x5dbb6d2a75a0;  1 drivers
v0x5dbb6d271ef0_0 .net *"_ivl_31", 0 0, L_0x5dbb6d2a7690;  1 drivers
v0x5dbb6d271fd0_0 .net *"_ivl_33", 0 0, L_0x5dbb6d2a7730;  1 drivers
v0x5dbb6d2720b0_0 .net *"_ivl_35", 0 0, L_0x5dbb6d2a7880;  1 drivers
v0x5dbb6d272190_0 .net *"_ivl_38", 0 0, L_0x5dbb6d2a78f0;  1 drivers
v0x5dbb6d272270_0 .net *"_ivl_4", 0 0, L_0x5dbb6d2a6b00;  1 drivers
v0x5dbb6d272350_0 .net *"_ivl_40", 0 0, L_0x5dbb6d2a7990;  1 drivers
v0x5dbb6d272430_0 .net *"_ivl_42", 0 0, L_0x5dbb6d2a7af0;  1 drivers
v0x5dbb6d272510_0 .net *"_ivl_44", 0 0, L_0x5dbb6d2a7be0;  1 drivers
v0x5dbb6d272700_0 .net *"_ivl_47", 0 0, L_0x5dbb6d2a7c50;  1 drivers
v0x5dbb6d2727e0_0 .net *"_ivl_49", 0 0, L_0x5dbb6d2a7d40;  1 drivers
v0x5dbb6d2728c0_0 .net *"_ivl_51", 0 0, L_0x5dbb6d2a7e30;  1 drivers
v0x5dbb6d2729a0_0 .net *"_ivl_53", 0 0, L_0x5dbb6d2a7a80;  1 drivers
v0x5dbb6d272a80_0 .net *"_ivl_56", 0 0, L_0x5dbb6d2a8000;  1 drivers
v0x5dbb6d272b60_0 .net *"_ivl_58", 0 0, L_0x5dbb6d2a80f0;  1 drivers
v0x5dbb6d272c40_0 .net *"_ivl_6", 0 0, L_0x5dbb6d2a6bf0;  1 drivers
v0x5dbb6d272d20_0 .net *"_ivl_60", 0 0, L_0x5dbb6d2a8280;  1 drivers
v0x5dbb6d272e00_0 .net *"_ivl_62", 0 0, L_0x5dbb6d2a8370;  1 drivers
v0x5dbb6d272ee0_0 .net *"_ivl_65", 0 0, L_0x5dbb6d2a83e0;  1 drivers
v0x5dbb6d272fc0_0 .net *"_ivl_67", 0 0, L_0x5dbb6d2a81e0;  1 drivers
v0x5dbb6d2730a0_0 .net *"_ivl_69", 0 0, L_0x5dbb6d2a85d0;  1 drivers
v0x5dbb6d273180_0 .net *"_ivl_71", 0 0, L_0x5dbb6d2a8780;  1 drivers
v0x5dbb6d273260_0 .net *"_ivl_74", 0 0, L_0x5dbb6d2a87f0;  1 drivers
v0x5dbb6d273340_0 .net *"_ivl_76", 0 0, L_0x5dbb6d2a8890;  1 drivers
v0x5dbb6d273420_0 .net *"_ivl_78", 0 0, L_0x5dbb6d2a8a50;  1 drivers
v0x5dbb6d273500_0 .net *"_ivl_80", 0 0, L_0x5dbb6d2a8f40;  1 drivers
v0x5dbb6d2735e0_0 .net *"_ivl_84", 0 0, L_0x5dbb6d2a9000;  1 drivers
v0x5dbb6d2736c0_0 .net *"_ivl_86", 0 0, L_0x5dbb6d2a90f0;  1 drivers
v0x5dbb6d2737a0_0 .net *"_ivl_88", 0 0, L_0x5dbb6d2a94e0;  1 drivers
v0x5dbb6d273880_0 .net *"_ivl_9", 0 0, L_0x5dbb6d2a6c60;  1 drivers
v0x5dbb6d273960_0 .net "addr", 2 0, v0x5dbb6d276ba0_0;  alias, 1 drivers
v0x5dbb6d273a40_0 .net "inp", 0 0, v0x5dbb6d276ed0_0;  alias, 1 drivers
v0x5dbb6d273b00_0 .net "not_addr", 2 0, L_0x5dbb6d2a6de0;  1 drivers
v0x5dbb6d273be0_0 .net "outp", 7 0, L_0x5dbb6d2a8b40;  alias, 1 drivers
L_0x5dbb6d2a6b00 .part v0x5dbb6d276ba0_0, 0, 1;
L_0x5dbb6d2a6c60 .part v0x5dbb6d276ba0_0, 1, 1;
L_0x5dbb6d2a6de0 .concat8 [ 1 1 1 0], L_0x5dbb6d2a6a90, L_0x5dbb6d2a6bf0, L_0x5dbb6d2a6ed0;
L_0x5dbb6d2a6f90 .part v0x5dbb6d276ba0_0, 2, 1;
L_0x5dbb6d2a70f0 .part L_0x5dbb6d2a6de0, 2, 1;
L_0x5dbb6d2a7230 .part L_0x5dbb6d2a6de0, 1, 1;
L_0x5dbb6d2a7320 .part L_0x5dbb6d2a6de0, 0, 1;
L_0x5dbb6d2a75a0 .part L_0x5dbb6d2a6de0, 2, 1;
L_0x5dbb6d2a7690 .part L_0x5dbb6d2a6de0, 1, 1;
L_0x5dbb6d2a7730 .part v0x5dbb6d276ba0_0, 0, 1;
L_0x5dbb6d2a78f0 .part L_0x5dbb6d2a6de0, 2, 1;
L_0x5dbb6d2a7990 .part v0x5dbb6d276ba0_0, 1, 1;
L_0x5dbb6d2a7af0 .part L_0x5dbb6d2a6de0, 0, 1;
L_0x5dbb6d2a7c50 .part L_0x5dbb6d2a6de0, 2, 1;
L_0x5dbb6d2a7d40 .part v0x5dbb6d276ba0_0, 1, 1;
L_0x5dbb6d2a7e30 .part v0x5dbb6d276ba0_0, 0, 1;
L_0x5dbb6d2a8000 .part v0x5dbb6d276ba0_0, 2, 1;
L_0x5dbb6d2a80f0 .part L_0x5dbb6d2a6de0, 1, 1;
L_0x5dbb6d2a8280 .part L_0x5dbb6d2a6de0, 0, 1;
L_0x5dbb6d2a83e0 .part v0x5dbb6d276ba0_0, 2, 1;
L_0x5dbb6d2a81e0 .part L_0x5dbb6d2a6de0, 1, 1;
L_0x5dbb6d2a85d0 .part v0x5dbb6d276ba0_0, 0, 1;
L_0x5dbb6d2a87f0 .part v0x5dbb6d276ba0_0, 2, 1;
L_0x5dbb6d2a8890 .part v0x5dbb6d276ba0_0, 1, 1;
L_0x5dbb6d2a8a50 .part L_0x5dbb6d2a6de0, 0, 1;
LS_0x5dbb6d2a8b40_0_0 .concat8 [ 1 1 1 1], L_0x5dbb6d2a7080, L_0x5dbb6d2a74a0, L_0x5dbb6d2a7880, L_0x5dbb6d2a7be0;
LS_0x5dbb6d2a8b40_0_4 .concat8 [ 1 1 1 1], L_0x5dbb6d2a7a80, L_0x5dbb6d2a8370, L_0x5dbb6d2a8780, L_0x5dbb6d2a8f40;
L_0x5dbb6d2a8b40 .concat8 [ 4 4 0 0], LS_0x5dbb6d2a8b40_0_0, LS_0x5dbb6d2a8b40_0_4;
L_0x5dbb6d2a9000 .part v0x5dbb6d276ba0_0, 2, 1;
L_0x5dbb6d2a90f0 .part v0x5dbb6d276ba0_0, 1, 1;
L_0x5dbb6d2a94e0 .part v0x5dbb6d276ba0_0, 0, 1;
S_0x5dbb6d273d40 .scope generate, "inpn_insts1[0]" "inpn_insts1[0]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d273ed0 .param/l "j" 0 3 25, +C4<00>;
L_0x5dbb6d27c840 .functor NOT 1, L_0x5dbb6d27c770, C4<0>, C4<0>, C4<0>;
v0x5dbb6d273fb0_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27c770;  1 drivers
v0x5dbb6d274090_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27c840;  1 drivers
S_0x5dbb6d274170 .scope generate, "inpn_insts1[1]" "inpn_insts1[1]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d274370 .param/l "j" 0 3 25, +C4<01>;
L_0x5dbb6d27c9d0 .functor NOT 1, L_0x5dbb6d27c930, C4<0>, C4<0>, C4<0>;
v0x5dbb6d274450_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27c930;  1 drivers
v0x5dbb6d274530_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27c9d0;  1 drivers
S_0x5dbb6d274610 .scope generate, "inpn_insts1[2]" "inpn_insts1[2]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d274810 .param/l "j" 0 3 25, +C4<010>;
L_0x5dbb6d27cb60 .functor NOT 1, L_0x5dbb6d27cac0, C4<0>, C4<0>, C4<0>;
v0x5dbb6d2748f0_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27cac0;  1 drivers
v0x5dbb6d2749d0_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27cb60;  1 drivers
S_0x5dbb6d274ab0 .scope generate, "inpn_insts1[3]" "inpn_insts1[3]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d274cb0 .param/l "j" 0 3 25, +C4<011>;
L_0x5dbb6d27cd20 .functor NOT 1, L_0x5dbb6d27cc50, C4<0>, C4<0>, C4<0>;
v0x5dbb6d274d90_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27cc50;  1 drivers
v0x5dbb6d274e70_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27cd20;  1 drivers
S_0x5dbb6d274f50 .scope generate, "inpn_insts1[4]" "inpn_insts1[4]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d275150 .param/l "j" 0 3 25, +C4<0100>;
L_0x5dbb6d27ceb0 .functor NOT 1, L_0x5dbb6d27ce10, C4<0>, C4<0>, C4<0>;
v0x5dbb6d275230_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27ce10;  1 drivers
v0x5dbb6d275310_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27ceb0;  1 drivers
S_0x5dbb6d2753f0 .scope generate, "inpn_insts1[5]" "inpn_insts1[5]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d2755f0 .param/l "j" 0 3 25, +C4<0101>;
L_0x5dbb6d27d080 .functor NOT 1, L_0x5dbb6d27cfa0, C4<0>, C4<0>, C4<0>;
v0x5dbb6d2756d0_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27cfa0;  1 drivers
v0x5dbb6d2757b0_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27d080;  1 drivers
S_0x5dbb6d275890 .scope generate, "inpn_insts1[6]" "inpn_insts1[6]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d275a90 .param/l "j" 0 3 25, +C4<0110>;
L_0x5dbb6d27d3f0 .functor NOT 1, L_0x5dbb6d27d140, C4<0>, C4<0>, C4<0>;
v0x5dbb6d275b70_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27d140;  1 drivers
v0x5dbb6d275c50_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27d3f0;  1 drivers
S_0x5dbb6d275d30 .scope generate, "inpn_insts1[7]" "inpn_insts1[7]" 3 25, 3 25 0, S_0x5dbb6d205000;
 .timescale 0 0;
P_0x5dbb6d275f30 .param/l "j" 0 3 25, +C4<0111>;
L_0x5dbb6d27d8f0 .functor NOT 1, L_0x5dbb6d27d850, C4<0>, C4<0>, C4<0>;
v0x5dbb6d276010_0 .net *"_ivl_0", 0 0, L_0x5dbb6d27d850;  1 drivers
v0x5dbb6d2760f0_0 .net *"_ivl_1", 0 0, L_0x5dbb6d27d8f0;  1 drivers
    .scope S_0x5dbb6d203d60;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "ram_waveform.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5dbb6d203d60 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5dbb6d276cd0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5dbb6d276ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbb6d276d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dbb6d276ed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x5dbb6d276cd0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276d90_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5dbb6d276ba0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dbb6d276ed0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "./ram.v";
    "./bytecell.v";
    "./bitcell.v";
    "./demux1to8bit.v";
