/* For powerplay.h -- common powerplay definitions */

{class: "branch",
global_default: {
	branch_defaults: {
		c_prefix: "struct",
		atomtree: "atui_nullstruct",
		table_start: "bios",
		table_size: "sizeof(*bios)",
		expanded: true,
	},
	leaf_defaults: {
		generic: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
		bitchild: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
		dynpattern: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
	},
}, branches: [
{
	c_prefix: "struct",
	c_type: "smu_powerplay_table_header",
	atomtree: "atomtree_powerplaytable",
	table_size: "bios->header.structuresize",
	leaves: [
		{
			access: "bios->header",
			name: "header",
			display: "ATUI_SUBONLY",
			fancy: "ATUI_GRAFT", fancy_data: "atom_common_table_header",
		}, {
			access: "bios->table_revision",
			name: "table_revision",
		}, {
			access: "bios->table_size",
			name: "table_size",
			description: [
				{language: "english", text: "Driver portion table size. The offset to smc_pptable including header size",},
			],
		}, {
			access: "bios->golden_pp_id",
			name: "golden_pp_id",
			description: [
				{language: "english", text: "PPGen use only: PP Table ID on the Golden Data Base",},
			],
		}, {
			access: "bios->golden_revision",
			name: "golden_revision",
			description: [
				{language: "english", text: "PPGen use only: PP Table Revision on the Golden Data Base",},
			],
		}, {
			access: "bios->format_id",
			name: "format_id",
			description: [
				{language: "english", text: "PPGen use only: PPTable for different ASICs.",},
			],
		},
	],
},

{
	c_type: "pplib_subtable_header",
	leaves: [{access: "bios->RevId", name: "RevId",},],
}, {
	c_prefix: "union", c_type: "atom_pp_fanparameters",
	leaves: [{
		access: "bios->FanParameters",
		name: "FanParameters",
		display: "ATUI_BIN",
		fancy: "ATUI_BITFIELD", fancy_data: { fields: [
			{
				access: "tachometer_pulses_per_revolution",
			}, {
				access: "rsvd",
			}, {
				access: "no_fan",
			},
		],},
	},],
}, {
	c_prefix: "union", c_type: "atom_pplib_classification",
	leaves: [{
		access: "bios->Classification",
		name: "Classification",
		display: "ATUI_BIN",
		fancy: "ATUI_BITFIELD", fancy_data: { fields: [
			{
				access: "ui_label",
				description: [
					{language: "english", text: "enum atom_pplib_classification_ui",},
				],
			}, {
				access: "boot",
			}, {
				access: "thermal",
			}, {
				access: "limited_power",
			}, {
				access: "reset",
			}, {
				access: "forced",
			}, {
				access: "performance_3D",
			}, {
				access: "overdrive_template",
			}, {
				access: "uvd_state",
			}, {
				access: "low_3D",
			}, {
				access: "acpi",
			}, {
				access: "hd2_state",
			}, {
				access: "hd_state",
			}, {
				access: "sd_state",
			},
		],},
	},],
}, {
	c_prefix: "union", c_type: "atom_pplib_classification2",
	leaves: [{
		access: "bios->Classification2",
		name: "Classification2",
		display: "ATUI_BIN",
		fancy: "ATUI_BITFIELD", fancy_data: { fields: [
			{
				access: "limitedpowersource_2",
			}, {
				access: "ULV",
			}, {
				access: "multi_view_codec",
				description: [
					{language: "english", text: "BD-3D",},
				],
			}, {
				access: "rsvd0",
			},
		],},
	},],
}, {
	c_prefix: "union", c_type: "atom_pplib_caps_and_settings",
	leaves: [{
		access: "bios->CapsAndSettings",
		name: "CapsAndSettings",
		display: "ATUI_BIN",
		fancy: "ATUI_BITFIELD", fancy_data: { fields: [
			{
				access: "single_display_only",
			}, {
				access: "supports_video_playback",
			}, {
				access: "pcie_link_speed",
				description: [
					{language: "english", text: "0=PCIe1, 1=PCIe2",},
				],
			}, {
				access: "pcie_link_width",
				description: [
					{language: "english", text: "lanes - 1: 1, 2, 4, 8, 12, 16 permitted by PCIE spec ; however it might be that 0=1x .. 15=16x",},
				],
			}, {
				access: "limited_refreshrate",
				description: [
					{language: "english", text: "1=50Hz, all else = TBD",},
				],
			}, {
				access: "disable_loadbalancing",
				description: [
					{language: "english", text: "software side",},
				],
			}, {
				access: "enable_timestamp_sleep",
			}, {
				access: "disallow_on_dc",
			}, {
				access: "enable_varibright",
			}, {
				access: "swstate_memory_dll_off",
			}, {
				access: "m3_arb",
			}, {
				access: "enable_drr",
			}, {
				access: "rsvd0",
			},
		],},
	},],
}, {
	c_type: "atom_pplib_ppm_table",
	leaves: [
		{
			access: "bios->RevId",
			name: "RevId",
		}, {
			access: "bios->PpmDesign",
			name: "PpmDesign",
			display: ["ATUI_DEC", "ATUI_ENUM",],
		}, {
			access: "bios->CpuCoreNumber",
			name: "CpuCoreNumber",
		}, {
			access: "bios->PlatformTDP",
			name: "PlatformTDP",
		}, {
			access: "bios->SmallACPlatformTDP",
			name: "SmallACPlatformTDP",
		}, {
			access: "bios->PlatformTDC",
			name: "PlatformTDC",
		}, {
			access: "bios->SmallACPlatformTDC",
			name: "SmallACPlatformTDC",
		}, {
			access: "bios->ApuTDP",
			name: "ApuTDP",
		}, {
			access: "bios->DGpuTDP",
			name: "DGpuTDP",
		}, {
			access: "bios->DGpuUlvPower",
			name: "DGpuUlvPower",
		}, {
			access: "bios->Tjmax",
			name: "Tjmax",
		},
	],
},




{
	c_prefix: "union", c_type: "powerplay_platform_caps",
	atomtree: "atomtree_powerplaytable",
	leaves: [{
		access: "bios->platform_caps",
		name: "platform_caps",
		display: "ATUI_BIN",
		fancy: "ATUI_BITFIELD", fancy_data: { fields: [
			{
				access: "powerplay",
				description: [
					{language: "english", text: "whether CCC needs to show Powerplay page.",},
				],
			}, {
				access: "sbios_powersource",
				description: [
					{language: "english", text: "whether power source notificaiton is done by SBIOS instead of OS.",},
				],
			}, {
				access: "hardware_dc",
				description: [
					{language: "english", text: "whether DC mode notificaiton is done by GPIO pin directly.",},
				],
			}, {
				access: "BACO",
				description: [
					{language: "english", text: "whether board supports the BACO circuitry. BACO is Bus Active, Chip Off. A low-power mode whereby most of the GPU is shut-off during idle periods in order to drastically cut the power consumption of the graphics card. BACO is also known as AMD ZeroCore Power mode.",},
				],
			}, {
				access: "MACO",
				description: [
					{language: "english", text: "whether board supports the MACO circuitry.",},
				],
			}, {
				access: "shadow_pstate",
				description: [
					{language: "english", text: "whether board supports the Shadow Pstate.",},
				],
			}, {
				access: "reserved",
			},
		],},
	},],
}, {
	c_prefix: "struct",
	c_type: "quadratic_f32",
	atomtree: "atomtree_powerplaytable",
	leaves: [
		{
			access: "bios->a",
			name: "a",
		}, {
			access: "bios->b",
			name: "b",
		}, {
			access: "bios->c",
			name: "c",
		},
	],
}, {
	c_prefix: "struct",
	c_type: "linear_f32",
	atomtree: "atomtree_powerplaytable",
	leaves: [
		{
			access: "bios->m",
			name: "m",
		}, {
			access: "bios->b",
			name: "b",
		},
	],
}, {
	c_prefix: "struct",
	c_type: "droop_f32",
	atomtree: "atomtree_powerplaytable",
	leaves: [
		{
			access: "bios->a",
			name: "a",
		}, {
			access: "bios->b",
			name: "b",
		}, {
			access: "bios->c",
			name: "c",
		},
	],
}, 

], }
