
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7656 
WARNING: [Synth 8-2490] overwriting previous definition of module RegisterFiles [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 481.422 ; gain = 113.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgROM' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.runs/synth_1/.Xil/Vivado-4452-LABdesktop-xsy/realtime/prgROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgROM' (1#1) [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.runs/synth_1/.Xil/Vivado-4452-LABdesktop-xsy/realtime/prgROM_stub.v:6]
WARNING: [Synth 8-350] instance 'instMem' of module 'prgROM' requires 6 connections, but only 4 given [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v:44]
INFO: [Synth 8-6155] done synthesizing module 'IF' (2#1) [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v:25]
WARNING: [Synth 8-151] case item 32'bxxxxxxxxxxxxxxxxx110xxxxx1100011 is unreachable [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v:76]
WARNING: [Synth 8-151] case item 32'bxxxxxxxxxxxxxxxxx001xxxxx0110011 is unreachable [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v:76]
WARNING: [Synth 8-151] case item 32'bxxxxxxxxxxxxxxxxx110xxxxx0110011 is unreachable [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v:76]
INFO: [Synth 8-6157] synthesizing module 'RegisterFiles' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFiles' (3#1) [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RegisterFiles.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID' (4#1) [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/ID.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'csr_idx' does not match port width (12) of module 'ID' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:104]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:84]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:153]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:157]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:161]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:165]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:169]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:173]
WARNING: [Synth 8-6090] variable 'store_ena' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:175]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:179]
WARNING: [Synth 8-6090] variable 'store_ena' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:181]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:185]
WARNING: [Synth 8-6090] variable 'store_ena' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:187]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:195]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:209]
WARNING: [Synth 8-6090] variable 'alu_w_rd' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:210]
WARNING: [Synth 8-5788] Register mem_stall_reg in module EX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:74]
WARNING: [Synth 8-5788] Register alu_w_rd_reg in module EX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:75]
WARNING: [Synth 8-5788] Register pc_sel_reg in module EX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:82]
WARNING: [Synth 8-5788] Register newpc_reg in module EX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:87]
WARNING: [Synth 8-5788] Register mask_reg in module EX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:174]
INFO: [Synth 8-6155] done synthesizing module 'EX' (5#1) [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/EX.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'op_type_out' does not match port width (5) of module 'EX' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:141]
WARNING: [Synth 8-689] width (4) of port connection 'csr_idx_out' does not match port width (12) of module 'EX' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:142]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'ram_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (524280) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 524280}' to allow the memory to be dissolved into individual bits
ERROR: [Synth 8-6156] failed synthesizing module 'RAM' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/RAM.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'MEM' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/MEM.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP' [C:/Users/X/Documents/GitHub/RISCVCPU/RISCV/RISCV.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.078 ; gain = 1289.723
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 28 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 11:04:28 2021...
