
E:\MyPYNQ\HLS\CNN_HLS\solution1\sim\verilog>set PATH= 

E:\MyPYNQ\HLS\CNN_HLS\solution1\sim\verilog>call D:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_cnn_top glbl -prj cnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s cnn  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cnn_top glbl -prj cnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cnn 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_axi_s_stream_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_axi_s_stream_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_stream_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AXI_DMA_MASTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_DMA_MASTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AXI_DMA_MASTER_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_DMA_MASTER_Block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AXI_DMA_SLAVE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_DMA_SLAVE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/AXI_DMA_SLAVE_Block_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_DMA_SLAVE_Block_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_ama_addmuladdhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ama_addmuladdhbi_DSP48_2
INFO: [VRFC 10-311] analyzing module cnn_ama_addmuladdhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mac_muladd_4nXh4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mac_muladd_4nXh4_DSP48_6
INFO: [VRFC 10-311] analyzing module cnn_mac_muladd_4nXh4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mul_mul_10ns_WhU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_10ns_WhU_DSP48_5
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_10ns_WhU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mul_mul_11ns_JfO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_11ns_JfO_DSP48_4
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_11ns_JfO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mul_mul_14ns_IfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_14ns_IfE_DSP48_3
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_14ns_IfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mul_mul_16s_8bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_16s_8bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_16s_8bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mul_mul_24s_8cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_24s_8cud_DSP48_1
INFO: [VRFC 10-311] analyzing module cnn_mul_mul_24s_8cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_mux_1232_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_mux_1232_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_urem_11ns_8nsHfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_urem_11ns_8nsHfu_div_u
INFO: [VRFC 10-311] analyzing module cnn_urem_11ns_8nsHfu_div
INFO: [VRFC 10-311] analyzing module cnn_urem_11ns_8nsHfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_urem_7ns_6ns_UhA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_urem_7ns_6ns_UhA_div_u
INFO: [VRFC 10-311] analyzing module cnn_urem_7ns_6ns_UhA_div
INFO: [VRFC 10-311] analyzing module cnn_urem_7ns_6ns_UhA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/cnn_urem_8ns_6ns_VhK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_urem_8ns_6ns_VhK_div_u
INFO: [VRFC 10-311] analyzing module cnn_urem_8ns_6ns_VhK_div
INFO: [VRFC 10-311] analyzing module cnn_urem_8ns_6ns_VhK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_16_26_32_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_16_26_32_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_1_28_16_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_28_16_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeRedEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRedEe_ram
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRedEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeReeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeReeOg_ram
INFO: [VRFC 10-311] analyzing module Conv_Block_codeReeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeRefYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRefYi_ram
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRefYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeReg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeReg8j_ram
INFO: [VRFC 10-311] analyzing module Conv_Block_codeReg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeRepl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRepl1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Conv_Block_codeRepl1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Block_codeRepl1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_1152_128_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_1152_128_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_128_10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_128_10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeRepl154.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeRepl154
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeRepl175.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeRepl175
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeRepljbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeRepljbC_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeRepljbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeReplKfY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplKfY_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplKfY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeReplLf8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplLf8_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplLf8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeReplPgM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplPgM_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplPgM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeReplQgW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplQgW_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplQgW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/FC_Block_codeReplvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplvdy_ram
INFO: [VRFC 10-311] analyzing module FC_Block_codeReplvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/fifo_w8_d1000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/fifo_w8_d15000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d15000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/fifo_w8_d20000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d20000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/fifo_w8_d2000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/fifo_w8_d500_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d500_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Pool_32_24_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_32_24_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Pool_Block_codeReibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_Block_codeReibs_ram
INFO: [VRFC 10-311] analyzing module Pool_Block_codeReibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/Pool_Block_codeRepl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_Block_codeRepl1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_AXI_DMA3i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_AXI_DMA3i2_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_AXI_DMA3i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_Conv_16Zio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv_16Zio_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv_16Zio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_Conv_1_Yie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv_1_Yie_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv_1_Yie
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_FC_11521iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_FC_11521iI_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_FC_11521iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_FC_128_2iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_FC_128_2iS_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_FC_128_2iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/start_for_Pool_320iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Pool_320iy_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Pool_320iy
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnn_mul_mul_16s_8bkb_DSP48_0
Compiling module xil_defaultlib.cnn_mul_mul_16s_8bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_mul_mul_24s_8cud_DSP48_1
Compiling module xil_defaultlib.cnn_mul_mul_24s_8cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.AXI_DMA_SLAVE_Block_s
Compiling module xil_defaultlib.AXI_DMA_SLAVE
Compiling module xil_defaultlib.Conv_Block_codeRedEe_ram
Compiling module xil_defaultlib.Conv_Block_codeRedEe(DataWidth=8...
Compiling module xil_defaultlib.Conv_Block_codeReeOg_ram
Compiling module xil_defaultlib.Conv_Block_codeReeOg(DataWidth=8...
Compiling module xil_defaultlib.Conv_Block_codeRepl1_1
Compiling module xil_defaultlib.Conv_1_28_16_3_s
Compiling module xil_defaultlib.Conv_Block_codeRefYi_ram
Compiling module xil_defaultlib.Conv_Block_codeRefYi(DataWidth=8...
Compiling module xil_defaultlib.Conv_Block_codeReg8j_ram
Compiling module xil_defaultlib.Conv_Block_codeReg8j(DataWidth=8...
Compiling module xil_defaultlib.cnn_ama_addmuladdhbi_DSP48_2
Compiling module xil_defaultlib.cnn_ama_addmuladdhbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.Conv_Block_codeRepl1
Compiling module xil_defaultlib.Conv_16_26_32_3_s
Compiling module xil_defaultlib.Pool_Block_codeReibs_ram
Compiling module xil_defaultlib.Pool_Block_codeReibs(DataWidth=8...
Compiling module xil_defaultlib.Pool_Block_codeRepl1
Compiling module xil_defaultlib.Pool_32_24_4_s
Compiling module xil_defaultlib.FC_Block_codeRepljbC_ram
Compiling module xil_defaultlib.FC_Block_codeRepljbC(DataWidth=8...
Compiling module xil_defaultlib.FC_Block_codeReplvdy_ram
Compiling module xil_defaultlib.FC_Block_codeReplvdy(DataWidth=8...
Compiling module xil_defaultlib.cnn_urem_11ns_8nsHfu_div_u(in0_W...
Compiling module xil_defaultlib.cnn_urem_11ns_8nsHfu_div(in0_WID...
Compiling module xil_defaultlib.cnn_urem_11ns_8nsHfu(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_mux_1232_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.cnn_mul_mul_14ns_IfE_DSP48_3
Compiling module xil_defaultlib.cnn_mul_mul_14ns_IfE(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_mul_mul_11ns_JfO_DSP48_4
Compiling module xil_defaultlib.cnn_mul_mul_11ns_JfO(ID=1,NUM_ST...
Compiling module xil_defaultlib.FC_Block_codeRepl175
Compiling module xil_defaultlib.FC_1152_128_s
Compiling module xil_defaultlib.FC_Block_codeReplKfY_ram
Compiling module xil_defaultlib.FC_Block_codeReplKfY(DataWidth=8...
Compiling module xil_defaultlib.FC_Block_codeReplLf8_ram
Compiling module xil_defaultlib.FC_Block_codeReplLf8(DataWidth=8...
Compiling module xil_defaultlib.FC_Block_codeReplPgM_ram
Compiling module xil_defaultlib.FC_Block_codeReplPgM(DataWidth=8...
Compiling module xil_defaultlib.FC_Block_codeReplQgW_ram
Compiling module xil_defaultlib.FC_Block_codeReplQgW(DataWidth=8...
Compiling module xil_defaultlib.cnn_urem_7ns_6ns_UhA_div_u(in0_W...
Compiling module xil_defaultlib.cnn_urem_7ns_6ns_UhA_div(in0_WID...
Compiling module xil_defaultlib.cnn_urem_7ns_6ns_UhA(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_urem_8ns_6ns_VhK_div_u(in0_W...
Compiling module xil_defaultlib.cnn_urem_8ns_6ns_VhK_div(in0_WID...
Compiling module xil_defaultlib.cnn_urem_8ns_6ns_VhK(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_mul_mul_10ns_WhU_DSP48_5
Compiling module xil_defaultlib.cnn_mul_mul_10ns_WhU(ID=1,NUM_ST...
Compiling module xil_defaultlib.cnn_mac_muladd_4nXh4_DSP48_6
Compiling module xil_defaultlib.cnn_mac_muladd_4nXh4(ID=1,NUM_ST...
Compiling module xil_defaultlib.FC_Block_codeRepl154
Compiling module xil_defaultlib.FC_128_10_s
Compiling module xil_defaultlib.AXI_DMA_MASTER_Block
Compiling module xil_defaultlib.AXI_DMA_MASTER
Compiling module xil_defaultlib.fifo_w8_d1000_A
Compiling module xil_defaultlib.fifo_w8_d15000_A
Compiling module xil_defaultlib.fifo_w8_d20000_A
Compiling module xil_defaultlib.fifo_w8_d2000_A
Compiling module xil_defaultlib.fifo_w8_d500_A
Compiling module xil_defaultlib.start_for_Conv_1_Yie_shiftReg
Compiling module xil_defaultlib.start_for_Conv_1_Yie
Compiling module xil_defaultlib.start_for_Conv_16Zio_shiftReg
Compiling module xil_defaultlib.start_for_Conv_16Zio
Compiling module xil_defaultlib.start_for_Pool_320iy_shiftReg
Compiling module xil_defaultlib.start_for_Pool_320iy
Compiling module xil_defaultlib.start_for_FC_11521iI_shiftReg
Compiling module xil_defaultlib.start_for_FC_11521iI
Compiling module xil_defaultlib.start_for_FC_128_2iS_shiftReg
Compiling module xil_defaultlib.start_for_FC_128_2iS
Compiling module xil_defaultlib.start_for_AXI_DMA3i2_shiftReg
Compiling module xil_defaultlib.start_for_AXI_DMA3i2
Compiling module xil_defaultlib.cnn
Compiling module xil_defaultlib.fifo(DEPTH=147463)
Compiling module xil_defaultlib.fifo(DEPTH=147463,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_stream_in
Compiling module xil_defaultlib.AESL_axi_s_stream_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_cnn_top
Compiling module work.glbl
Built simulation snapshot cnn

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/xsim.dir/cnn/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 10:52:33 2019...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cnn/xsim_script.tcl
# xsim {cnn} -autoloadwcfg -tclbatch {cnn.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source cnn.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "110000"
// RTL Simulation : 1 / 5 [0.00%] @ "810000"
// RTL Simulation : 2 / 5 [0.00%] @ "19314000"
// RTL Simulation : 3 / 5 [0.00%] @ "609230000"
// RTL Simulation : 4 / 5 [0.00%] @ "614442000"
