// Seed: 51178327
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  type_4(
      id_1, id_3
  );
  assign id_1 = 1;
endmodule
