Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: emiss_recep_rs232_bram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "emiss_recep_rs232_bram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "emiss_recep_rs232_bram"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : emiss_recep_rs232_bram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/ise/test_v1/ipcore_dir/bram_16x8.vhd" into library work
Parsing entity <bram_16x8>.
Parsing architecture <bram_16x8_a> of entity <bram_16x8>.
Parsing VHDL file "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/recep_rs232.vhd" into library work
Parsing entity <recep_rs232>.
Parsing architecture <A> of entity <recep_rs232>.
Parsing VHDL file "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/fsm_write.vhd" into library work
Parsing entity <fsm_write>.
Parsing architecture <A> of entity <fsm_write>.
Parsing VHDL file "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_rs232.vhd" into library work
Parsing entity <emiss_rs232>.
Parsing architecture <A> of entity <emiss_rs232>.
Parsing VHDL file "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_recep_rs232_bram.vhd" into library work
Parsing entity <emiss_recep_rs232_bram>.
Parsing architecture <A> of entity <emiss_recep_rs232_bram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <emiss_recep_rs232_bram> (architecture <A>) from library <work>.

Elaborating entity <emiss_rs232> (architecture <A>) from library <work>.

Elaborating entity <recep_rs232> (architecture <A>) from library <work>.

Elaborating entity <bram_16x8> (architecture <bram_16x8_a>) from library <work>.

Elaborating entity <fsm_write> (architecture <A>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <emiss_recep_rs232_bram>.
    Related source file is "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_recep_rs232_bram.vhd".
INFO:Xst:3210 - "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_recep_rs232_bram.vhd" line 224: Output port <txd_out> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_recep_rs232_bram.vhd" line 235: Output port <bit_load> of the instance <U2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emiss_recep_rs232_bram> synthesized.

Synthesizing Unit <emiss_rs232>.
    Related source file is "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/emiss_rs232.vhd".
WARNING:Xst:647 - Input <sw<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <txd>.
    Found 4-bit register for signal <ind_txd>.
    Found 16-bit register for signal <baud_time>.
    Found 8-bit register for signal <dp_ram2>.
    Found 1-bit register for signal <sw9_sync>.
    Found 16-bit register for signal <burst>.
    Found 24-bit register for signal <tempo>.
    Found 4-bit register for signal <ad_bram>.
    Found 4-bit register for signal <Current_State>.
    Found finite state machine <FSM_0> for signal <Current_State>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | init0                                          |
    | Power Up State     | init0                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <ad_bram[3]_GND_6_o_add_39_OUT> created at line 191.
    Found 16-bit adder for signal <burst[15]_GND_6_o_add_41_OUT> created at line 211.
    Found 24-bit adder for signal <tempo[23]_GND_6_o_add_47_OUT> created at line 221.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_27_OUT<3:0>> created at line 160.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_37_OUT<15:0>> created at line 184.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <emiss_rs232> synthesized.

Synthesizing Unit <recep_rs232>.
    Related source file is "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/recep_rs232.vhd".
    Found 1-bit register for signal <rxd_syn>.
    Found 16-bit register for signal <Tap_Number>.
    Found 4-bit register for signal <ind_w1>.
    Found 12-bit register for signal <w1>.
    Found 12-bit register for signal <w2>.
    Found 1-bit register for signal <data_ld>.
    Found 1-bit register for signal <b_ld>.
    Found 3-bit register for signal <Current_State>.
    Found finite state machine <FSM_1> for signal <Current_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | att_start                                      |
    | Power Up State     | att_start                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <ind_w1[3]_GND_8_o_add_22_OUT> created at line 132.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_19_OUT<15:0>> created at line 123.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <recep_rs232> synthesized.

Synthesizing Unit <fsm_write>.
    Related source file is "/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd_zed/fsm_write.vhd".
    Found 4-bit register for signal <bram_ad>.
    Found 1-bit register for signal <Current_State>.
    Found 4-bit adder for signal <bram_ad[3]_GND_10_o_add_2_OUT> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <fsm_write> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 24-bit adder                                          : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
# Registers                                            : 17
 1-bit register                                        : 6
 12-bit register                                       : 2
 16-bit register                                       : 3
 24-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 1
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 35
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 11
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bram_16x8.ngc>.
Loading core <bram_16x8> for timing and area information for instance <U3>.
WARNING:Xst:2677 - Node <w1_11> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <w2_0> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <w2_11> of sequential type is unconnected in block <U2>.
WARNING:Xst:2404 -  FFs/Latches <w2<11:11>> (without init value) have a constant value of 0 in block <recep_rs232>.

Synthesizing (advanced) Unit <emiss_rs232>.
The following registers are absorbed into counter <burst>: 1 register on signal <burst>.
The following registers are absorbed into counter <tempo>: 1 register on signal <tempo>.
Unit <emiss_rs232> synthesized (advanced).

Synthesizing (advanced) Unit <fsm_write>.
The following registers are absorbed into counter <bram_ad>: 1 register on signal <bram_ad>.
Unit <fsm_write> synthesized (advanced).

Synthesizing (advanced) Unit <recep_rs232>.
The following registers are absorbed into counter <ind_w1>: 1 register on signal <ind_w1>.
Unit <recep_rs232> synthesized (advanced).
WARNING:Xst:2677 - Node <w1_11> of sequential type is unconnected in block <recep_rs232>.
WARNING:Xst:2677 - Node <w2_0> of sequential type is unconnected in block <recep_rs232>.
WARNING:Xst:2677 - Node <w2_1> of sequential type is unconnected in block <recep_rs232>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 74
 Flip-Flops                                            : 74
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 41
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <Current_State[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 init0      | 0000
 init       | 0001
 start      | 0010
 emiss      | 0011
 data_emiss | 0100
 stop       | 0101
 att        | 0110
 lec_pf_st  | 0111
 stop2      | 1000
 tempo_t    | 1001
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/FSM_1> on signal <Current_State[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 att_start        | 000
 att_milieu_start | 001
 att_milieu_data  | 010
 recep_data       | 011
 att_stop         | 100
 att_pre_start    | 101
------------------------------
WARNING:Xst:2677 - Node <w1_0> of sequential type is unconnected in block <recep_rs232>.

Optimizing unit <emiss_recep_rs232_bram> ...

Optimizing unit <emiss_rs232> ...

Optimizing unit <recep_rs232> ...
WARNING:Xst:2677 - Node <U2/b_ld> of sequential type is unconnected in block <emiss_recep_rs232_bram>.
WARNING:Xst:1710 - FF/Latch <U2/Tap_Number_10> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/Tap_Number_11> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/Tap_Number_12> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/Tap_Number_13> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/Tap_Number_14> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/Tap_Number_15> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_10> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_11> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_12> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_13> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_14> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/baud_time_15> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_4> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_5> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_6> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_7> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_8> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_9> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_10> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_11> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_12> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_13> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_14> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/burst_15> (without init value) has a constant value of 0 in block <emiss_recep_rs232_bram>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block emiss_recep_rs232_bram, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : emiss_recep_rs232_bram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 273
#      GND                         : 2
#      INV                         : 22
#      LUT1                        : 2
#      LUT2                        : 29
#      LUT3                        : 15
#      LUT4                        : 38
#      LUT5                        : 47
#      LUT6                        : 25
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 111
#      FD                          : 8
#      FDR                         : 19
#      FDRE                        : 82
#      FDS                         : 2
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             111  out of  106400     0%  
 Number of Slice LUTs:                  186  out of  53200     0%  
    Number used as Logic:               178  out of  53200     0%  
    Number used as Memory:                8  out of  17400     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:      84  out of    195    43%  
   Number with an unused LUT:             9  out of    195     4%  
   Number of fully used LUT-FF pairs:   102  out of    195    52%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 114   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.304ns (Maximum Frequency: 433.998MHz)
   Minimum input arrival time before clock: 1.034ns
   Maximum output required time after clock: 1.353ns
   Maximum combinational path delay: 0.626ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.304ns (frequency: 433.998MHz)
  Total number of paths / destination ports: 3258 / 222
-------------------------------------------------------------------------
Delay:               2.304ns (Levels of Logic = 4)
  Source:            U1/tempo_21 (FF)
  Destination:       U1/burst_3 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U1/tempo_21 to U1/burst_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.232   0.552  U1/tempo_21 (U1/tempo_21)
     LUT5:I0->O            1   0.043   0.456  U1/tempo[23]_sw9_sync_AND_2_o4 (U1/tempo[23]_sw9_sync_AND_2_o4)
     LUT6:I2->O           28   0.043   0.449  U1/tempo[23]_sw9_sync_AND_2_o5 (U1/tempo[23]_sw9_sync_AND_2_o)
     LUT3:I1->O            4   0.043   0.442  U1/_n0222_inv1_rstpot (U1/_n0222_inv1_rstpot)
     LUT3:I0->O            1   0.043   0.000  U1/burst_0_dpot (U1/burst_0_dpot)
     FDRE:D                   -0.001          U1/burst_0
    ----------------------------------------
    Total                      2.304ns (0.404ns logic, 1.900ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 108 / 108
-------------------------------------------------------------------------
Offset:              1.034ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       U3/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1 (RAM)
  Destination Clock: Clk rising

  Data Path: sw<0> to U3/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.289  sw_0_IBUF (sw_0_IBUF)
     LUT2:I1->O            4   0.043   0.293  wren_obs1 (wren_obs_OBUF)
     begin scope: 'U3:we'
     RAM32M:WE                 0.408          U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1
    ----------------------------------------
    Total                      1.034ns (0.451ns logic, 0.583ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Offset:              1.353ns (Levels of Logic = 3)
  Source:            U2/w2_7 (FF)
  Destination:       ledr<1> (PAD)
  Source Clock:      Clk rising

  Data Path: U2/w2_7 to ledr<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.232   0.466  U2/w2_7 (U2/w2_7)
     LUT4:I0->O            1   0.043   0.289  U2/Mxor_err_parite_xo<0>_SW0 (N6)
     LUT6:I5->O            1   0.043   0.279  U2/Mxor_err_parite_xo<0> (ledr_1_OBUF)
     OBUF:I->O                 0.000          ledr_1_OBUF (ledr<1>)
    ----------------------------------------
    Total                      1.353ns (0.318ns logic, 1.035ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.626ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       wren_obs (PAD)

  Data Path: sw<0> to wren_obs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.289  sw_0_IBUF (sw_0_IBUF)
     LUT2:I1->O            4   0.043   0.293  wren_obs1 (wren_obs_OBUF)
     OBUF:I->O                 0.000          wren_obs_OBUF (wren_obs)
    ----------------------------------------
    Total                      0.626ns (0.043ns logic, 0.583ns route)
                                       (6.9% logic, 93.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.304|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.92 secs
 
--> 


Total memory usage is 517108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    2 (   0 filtered)

