

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23'
================================================================
* Date:           Thu Dec 18 21:18:44 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2050|     2050|  20.500 us|  20.500 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1_VITIS_LOOP_7_2  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     215|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     132|    -|
|Register             |        -|     -|       60|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       60|     347|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_359_p2      |         +|   0|  0|  18|          18|          18|
    |add_ln6_1_fu_181_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln6_fu_169_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln7_fu_265_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln9_1_fu_349_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln9_fu_294_p2       |         +|   0|  0|  24|          17|          17|
    |sub_ln10_1_fu_389_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln10_fu_373_p2      |         -|   0|  0|  25|           1|          18|
    |icmp_ln6_fu_163_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln7_fu_187_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln10_fu_405_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln6_1_fu_201_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln6_fu_193_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 215|          99|         134|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_x_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_y_load                |   9|          2|    6|         12|
    |img2_address0_local                    |  14|          3|   12|         36|
    |img2_address1_local                    |  14|          3|   12|         36|
    |indvar_flatten6_fu_74                  |   9|          2|   11|         22|
    |x_fu_66                                |   9|          2|    6|         12|
    |y_fu_70                                |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 132|         29|   75|        175|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln9_reg_472              |  17|   0|   17|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |indvar_flatten6_fu_74        |  11|   0|   11|          0|
    |lshr_ln7_reg_451             |   4|   0|    4|          0|
    |trunc_ln7_reg_447            |   1|   0|    1|          0|
    |trunc_ln9_1_reg_456          |   5|   0|    5|          0|
    |trunc_ln9_reg_440            |   5|   0|    5|          0|
    |x_fu_66                      |   6|   0|    6|          0|
    |y_fu_70                      |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  60|   0|   60|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|            pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23|  return value|
|img2_address0                                                            |  out|   12|   ap_memory|                                                            img2|         array|
|img2_ce0                                                                 |  out|    1|   ap_memory|                                                            img2|         array|
|img2_q0                                                                  |   in|   16|   ap_memory|                                                            img2|         array|
|img2_address1                                                            |  out|   12|   ap_memory|                                                            img2|         array|
|img2_ce1                                                                 |  out|    1|   ap_memory|                                                            img2|         array|
|img2_q1                                                                  |   in|   16|   ap_memory|                                                            img2|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0  |  out|    9|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0       |  out|    1|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_we0       |  out|    1|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_d0        |  out|   16|   ap_memory|  pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0    |  out|    9|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0         |  out|    1|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_we0         |  out|    1|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
|pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_d0          |  out|   16|   ap_memory|    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

