{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 16:38:15 2015 " "Info: Processing started: Tue Jan 20 16:38:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_bola -c top_bola " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_bola -c top_bola" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_bola.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_bola.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_bola-funcional " "Info: Found design unit 1: top_bola-funcional" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_bola " "Info: Found entity 1: top_bola" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bola.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bola.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bola-funcional " "Info: Found design unit 1: bola-funcional" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bola " "Info: Found entity 1: bola" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga_640_x_480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador_vga_640_x_480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga_640_x_480-rtl " "Info: Found design unit 1: controlador_vga_640_x_480-rtl" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga_640_x_480 " "Info: Found entity 1: controlador_vga_640_x_480" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Info: Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_bola " "Info: Elaborating entity \"top_bola\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:PLL " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:PLL\"" {  } { { "top_bola.vhd" "PLL" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:PLL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_pll:PLL\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:PLL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_pll:PLL\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 129 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:PLL\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Info: Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 129 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga_640_x_480 controlador_vga_640_x_480:VGA " "Info: Elaborating entity \"controlador_vga_640_x_480\" for hierarchy \"controlador_vga_640_x_480:VGA\"" {  } { { "top_bola.vhd" "VGA" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bola bola:bol " "Info: Elaborating entity \"bola\" for hierarchy \"bola:bol\"" {  } { { "top_bola.vhd" "bol" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Desplaza_Bola_X bola.vhd(35) " "Warning (10036): Verilog HDL or VHDL warning at bola.vhd(35): object \"Desplaza_Bola_X\" assigned a value but never read" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Bola_X bola.vhd(36) " "Warning (10541): VHDL Signal Declaration warning at bola.vhd(36): used implicit default value for signal \"Bola_X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Info: Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Info: Implemented 210 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 16:38:22 2015 " "Info: Processing ended: Tue Jan 20 16:38:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 16:38:23 2015 " "Info: Processing started: Tue Jan 20 16:38:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_bola -c top_bola " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_bola -c top_bola" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_bola EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"top_bola\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:PLL\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"vga_pll:PLL\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:PLL\|altpll:altpll_component\|_clk0 1 2 -27 -3000 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of -27 degrees (-3000 ps) for vga_pll:PLL\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node vga_pll:PLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador_vga_640_x_480:VGA\|vga_vs  " "Info: Automatically promoted node controlador_vga_640_x_480:VGA\|vga_vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_vs " "Info: Destination node vga_vs" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { vga_vs } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_vs" } } } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:PLL\|altpll:altpll_component\|pll clk\[0\] vga_clk " "Warning: PLL \"vga_pll:PLL\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"vga_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "vga_pll.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/vga_pll.vhd" 129 0 0 } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 88 0 0 } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 32 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.615 ns register register " "Info: Estimated most critical path is register to register delay of 4.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bola:bol\|Pala_Y\[4\] 1 REG LAB_X53_Y33 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y33; Fanout = 8; REG Node = 'bola:bol\|Pala_Y\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bola:bol|Pala_Y[4] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns bola:bol\|Add2~1 2 COMB LAB_X53_Y33 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X53_Y33; Fanout = 2; COMB Node = 'bola:bol\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { bola:bol|Pala_Y[4] bola:bol|Add2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.279 ns bola:bol\|Add2~2 3 COMB LAB_X53_Y33 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.279 ns; Loc. = LAB_X53_Y33; Fanout = 1; COMB Node = 'bola:bol\|Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|Add2~1 bola:bol|Add2~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.414 ns) 2.550 ns bola:bol\|LessThan3~13 4 COMB LAB_X50_Y33 1 " "Info: 4: + IC(0.857 ns) + CELL(0.414 ns) = 2.550 ns; Loc. = LAB_X50_Y33; Fanout = 1; COMB Node = 'bola:bol\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { bola:bol|Add2~2 bola:bol|LessThan3~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.621 ns bola:bol\|LessThan3~15 5 COMB LAB_X50_Y33 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.621 ns; Loc. = LAB_X50_Y33; Fanout = 1; COMB Node = 'bola:bol\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|LessThan3~13 bola:bol|LessThan3~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.031 ns bola:bol\|LessThan3~16 6 COMB LAB_X50_Y33 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 3.031 ns; Loc. = LAB_X50_Y33; Fanout = 1; COMB Node = 'bola:bol\|LessThan3~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|LessThan3~15 bola:bol|LessThan3~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.596 ns controlador_vga_640_x_480:VGA\|vga_green~3 7 COMB LAB_X50_Y33 1 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 3.596 ns; Loc. = LAB_X50_Y33; Fanout = 1; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { bola:bol|LessThan3~16 controlador_vga_640_x_480:VGA|vga_green~3 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 4.134 ns controlador_vga_640_x_480:VGA\|vga_green~6 8 COMB LAB_X50_Y33 2 " "Info: 8: + IC(0.145 ns) + CELL(0.393 ns) = 4.134 ns; Loc. = LAB_X50_Y33; Fanout = 2; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { controlador_vga_640_x_480:VGA|vga_green~3 controlador_vga_640_x_480:VGA|vga_green~6 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.084 ns) 4.615 ns controlador_vga_640_x_480:VGA\|vga_green 9 REG LAB_X50_Y33 1 " "Info: 9: + IC(0.397 ns) + CELL(0.084 ns) = 4.615 ns; Loc. = LAB_X50_Y33; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 50.83 % ) " "Info: Total cell delay = 2.346 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.269 ns ( 49.17 % ) " "Info: Total interconnect delay = 2.269 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { bola:bol|Pala_Y[4] bola:bol|Add2~1 bola:bol|Add2~2 bola:bol|LessThan3~13 bola:bol|LessThan3~15 bola:bol|LessThan3~16 controlador_vga_640_x_480:VGA|vga_green~3 controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red 0 " "Info: Pin \"vga_red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green 0 " "Info: Pin \"vga_green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue 0 " "Info: Pin \"vga_blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hs 0 " "Info: Pin \"vga_hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vs 0 " "Info: Pin \"vga_vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_clk 0 " "Info: Pin \"vga_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 16:38:42 2015 " "Info: Processing ended: Tue Jan 20 16:38:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 16:38:43 2015 " "Info: Processing started: Tue Jan 20 16:38:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_bola -c top_bola " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top_bola -c top_bola" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 16:38:50 2015 " "Info: Processing ended: Tue Jan 20 16:38:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 16:38:51 2015 " "Info: Processing started: Tue Jan 20 16:38:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_bola -c top_bola --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_bola -c top_bola --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controlador_vga_640_x_480:VGA\|vga_vs " "Info: Detected ripple clock \"controlador_vga_640_x_480:VGA\|vga_vs\" as buffer" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_vga_640_x_480:VGA\|vga_vs" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 register bola:bol\|Pala_Y\[4\] register controlador_vga_640_x_480:VGA\|vga_green 32.173 ns " "Info: Slack time is 32.173 ns for clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" between source register \"bola:bol\|Pala_Y\[4\]\" and destination register \"controlador_vga_640_x_480:VGA\|vga_green\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.76 MHz 7.827 ns " "Info: Fmax is 127.76 MHz (period= 7.827 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.725 ns + Largest register register " "Info: + Largest register to register requirement is 36.725 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 34.643 ns " "Info: + Latch edge is 34.643 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Destination clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -5.357 ns " "Info: - Launch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Source clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.061 ns + Largest " "Info: + Largest clock skew is -3.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.644 ns controlador_vga_640_x_480:VGA\|vga_green 3 REG LCFF_X50_Y33_N27 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X50_Y33_N27; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.31 % ) " "Info: Total cell delay = 0.537 ns ( 20.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 79.69 % ) " "Info: Total interconnect delay = 2.107 ns ( 79.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 5.705 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 5.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.000 ns) 4.149 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.251 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.705 ns bola:bol\|Pala_Y\[4\] 5 REG LCFF_X53_Y33_N21 8 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 5.705 ns; Loc. = LCFF_X53_Y33_N21; Fanout = 8; REG Node = 'bola:bol\|Pala_Y\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[4] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.21 % ) " "Info: Total cell delay = 1.324 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.381 ns ( 76.79 % ) " "Info: Total interconnect delay = 4.381 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[4] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[4] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[4] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.552 ns - Longest register register " "Info: - Longest register to register delay is 4.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bola:bol\|Pala_Y\[4\] 1 REG LCFF_X53_Y33_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y33_N21; Fanout = 8; REG Node = 'bola:bol\|Pala_Y\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bola:bol|Pala_Y[4] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.414 ns) 0.758 ns bola:bol\|Add2~1 2 COMB LCCOMB_X53_Y33_N0 2 " "Info: 2: + IC(0.344 ns) + CELL(0.414 ns) = 0.758 ns; Loc. = LCCOMB_X53_Y33_N0; Fanout = 2; COMB Node = 'bola:bol\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { bola:bol|Pala_Y[4] bola:bol|Add2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.829 ns bola:bol\|Add2~3 3 COMB LCCOMB_X53_Y33_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.829 ns; Loc. = LCCOMB_X53_Y33_N2; Fanout = 2; COMB Node = 'bola:bol\|Add2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|Add2~1 bola:bol|Add2~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.239 ns bola:bol\|Add2~4 4 COMB LCCOMB_X53_Y33_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.239 ns; Loc. = LCCOMB_X53_Y33_N4; Fanout = 1; COMB Node = 'bola:bol\|Add2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|Add2~3 bola:bol|Add2~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.504 ns) 2.460 ns bola:bol\|LessThan3~15 5 COMB LCCOMB_X50_Y33_N14 1 " "Info: 5: + IC(0.717 ns) + CELL(0.504 ns) = 2.460 ns; Loc. = LCCOMB_X50_Y33_N14; Fanout = 1; COMB Node = 'bola:bol\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { bola:bol|Add2~4 bola:bol|LessThan3~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.870 ns bola:bol\|LessThan3~16 6 COMB LCCOMB_X50_Y33_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.870 ns; Loc. = LCCOMB_X50_Y33_N16; Fanout = 1; COMB Node = 'bola:bol\|LessThan3~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|LessThan3~15 bola:bol|LessThan3~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.400 ns controlador_vga_640_x_480:VGA\|vga_green~3 7 COMB LCCOMB_X50_Y33_N24 1 " "Info: 7: + IC(0.255 ns) + CELL(0.275 ns) = 3.400 ns; Loc. = LCCOMB_X50_Y33_N24; Fanout = 1; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { bola:bol|LessThan3~16 controlador_vga_640_x_480:VGA|vga_green~3 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 3.930 ns controlador_vga_640_x_480:VGA\|vga_green~6 8 COMB LCCOMB_X50_Y33_N20 2 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 3.930 ns; Loc. = LCCOMB_X50_Y33_N20; Fanout = 2; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { controlador_vga_640_x_480:VGA|vga_green~3 controlador_vga_640_x_480:VGA|vga_green~6 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.366 ns) 4.552 ns controlador_vga_640_x_480:VGA\|vga_green 9 REG LCFF_X50_Y33_N27 1 " "Info: 9: + IC(0.256 ns) + CELL(0.366 ns) = 4.552 ns; Loc. = LCFF_X50_Y33_N27; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.725 ns ( 59.86 % ) " "Info: Total cell delay = 2.725 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 40.14 % ) " "Info: Total interconnect delay = 1.827 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { bola:bol|Pala_Y[4] bola:bol|Add2~1 bola:bol|Add2~3 bola:bol|Add2~4 bola:bol|LessThan3~15 bola:bol|LessThan3~16 controlador_vga_640_x_480:VGA|vga_green~3 controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { bola:bol|Pala_Y[4] {} bola:bol|Add2~1 {} bola:bol|Add2~3 {} bola:bol|Add2~4 {} bola:bol|LessThan3~15 {} bola:bol|LessThan3~16 {} controlador_vga_640_x_480:VGA|vga_green~3 {} controlador_vga_640_x_480:VGA|vga_green~6 {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 0.344ns 0.000ns 0.000ns 0.717ns 0.000ns 0.255ns 0.255ns 0.256ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.504ns 0.410ns 0.275ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 1.091ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[4] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.019ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { bola:bol|Pala_Y[4] bola:bol|Add2~1 bola:bol|Add2~3 bola:bol|Add2~4 bola:bol|LessThan3~15 bola:bol|LessThan3~16 controlador_vga_640_x_480:VGA|vga_green~3 controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { bola:bol|Pala_Y[4] {} bola:bol|Add2~1 {} bola:bol|Add2~3 {} bola:bol|Add2~4 {} bola:bol|LessThan3~15 {} bola:bol|LessThan3~16 {} controlador_vga_640_x_480:VGA|vga_green~3 {} controlador_vga_640_x_480:VGA|vga_green~6 {} controlador_vga_640_x_480:VGA|vga_green {} } { 0.000ns 0.344ns 0.000ns 0.000ns 0.717ns 0.000ns 0.255ns 0.255ns 0.256ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.504ns 0.410ns 0.275ns 0.275ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 register controlador_vga_640_x_480:VGA\|vs register controlador_vga_640_x_480:VGA\|vga_vs 517 ps " "Info: Minimum slack time is 517 ps for clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" between source register \"controlador_vga_640_x_480:VGA\|vs\" and destination register \"controlador_vga_640_x_480:VGA\|vga_vs\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns + Shortest register register " "Info: + Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador_vga_640_x_480:VGA\|vs 1 REG LCFF_X38_Y33_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y33_N1; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.149 ns) 0.449 ns controlador_vga_640_x_480:VGA\|vga_vs~feeder 2 COMB LCCOMB_X38_Y33_N20 1 " "Info: 2: + IC(0.300 ns) + CELL(0.149 ns) = 0.449 ns; Loc. = LCCOMB_X38_Y33_N20; Fanout = 1; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { controlador_vga_640_x_480:VGA|vs controlador_vga_640_x_480:VGA|vga_vs~feeder } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controlador_vga_640_x_480:VGA|vga_vs~feeder controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.71 % ) " "Info: Total cell delay = 0.233 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.29 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { controlador_vga_640_x_480:VGA|vs controlador_vga_640_x_480:VGA|vga_vs~feeder controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { controlador_vga_640_x_480:VGA|vs {} controlador_vga_640_x_480:VGA|vga_vs~feeder {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -5.357 ns " "Info: + Latch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Destination clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -5.357 ns " "Info: - Launch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Source clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 2.648 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.648 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.28 % ) " "Info: Total cell delay = 0.537 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 79.72 % ) " "Info: Total interconnect delay = 2.111 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 2.648 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.648 ns controlador_vga_640_x_480:VGA\|vs 3 REG LCFF_X38_Y33_N1 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X38_Y33_N1; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.28 % ) " "Info: Total cell delay = 0.537 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 79.72 % ) " "Info: Total interconnect delay = 2.111 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { controlador_vga_640_x_480:VGA|vs controlador_vga_640_x_480:VGA|vga_vs~feeder controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { controlador_vga_640_x_480:VGA|vs {} controlador_vga_640_x_480:VGA|vga_vs~feeder {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vs } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vs {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "bola:bol\|Desplaza_Pala_Y\[0\] up clock 7.807 ns register " "Info: tsu for register \"bola:bol\|Desplaza_Pala_Y\[0\]\" (data pin = \"up\", clock pin = \"clock\") is 7.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.182 ns + Longest pin register " "Info: + Longest pin to register delay is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns up 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'up'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.798 ns) + CELL(0.438 ns) 8.098 ns bola:bol\|Desplaza_Pala_Y~2 2 COMB LCCOMB_X51_Y33_N22 1 " "Info: 2: + IC(6.798 ns) + CELL(0.438 ns) = 8.098 ns; Loc. = LCCOMB_X51_Y33_N22; Fanout = 1; COMB Node = 'bola:bol\|Desplaza_Pala_Y~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.236 ns" { up bola:bol|Desplaza_Pala_Y~2 } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.182 ns bola:bol\|Desplaza_Pala_Y\[0\] 3 REG LCFF_X51_Y33_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.182 ns; Loc. = LCFF_X51_Y33_N23; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.92 % ) " "Info: Total cell delay = 1.384 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.798 ns ( 83.08 % ) " "Info: Total interconnect delay = 6.798 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { up bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { up {} up~combout {} bola:bol|Desplaza_Pala_Y~2 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 6.798ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns - " "Info: - Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 5.696 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.000 ns) 4.149 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.251 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.696 ns bola:bol\|Desplaza_Pala_Y\[0\] 5 REG LCFF_X51_Y33_N23 2 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 5.696 ns; Loc. = LCFF_X51_Y33_N23; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.24 % ) " "Info: Total cell delay = 1.324 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 76.76 % ) " "Info: Total interconnect delay = 4.372 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { up bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { up {} up~combout {} bola:bol|Desplaza_Pala_Y~2 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 6.798ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock vga_blank controlador_vga_640_x_480:VGA\|vga_blank 3.135 ns register " "Info: tco from clock \"clock\" to destination pin \"vga_blank\" through register \"controlador_vga_640_x_480:VGA\|vga_blank\" is 3.135 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns + " "Info: + Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 2.658 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns controlador_vga_640_x_480:VGA\|vga_blank 3 REG LCFF_X48_Y34_N17 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blank {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.584 ns + Longest register pin " "Info: + Longest register to pin delay is 5.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador_vga_640_x_480:VGA\|vga_blank 1 REG LCFF_X48_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.786 ns) + CELL(2.798 ns) 5.584 ns vga_blank 2 PIN PIN_D6 0 " "Info: 2: + IC(2.786 ns) + CELL(2.798 ns) = 5.584 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 50.11 % ) " "Info: Total cell delay = 2.798 ns ( 50.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.786 ns ( 49.89 % ) " "Info: Total interconnect delay = 2.786 ns ( 49.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { controlador_vga_640_x_480:VGA|vga_blank {} vga_blank {} } { 0.000ns 2.786ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blank {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { controlador_vga_640_x_480:VGA|vga_blank {} vga_blank {} } { 0.000ns 2.786ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "bola:bol\|Desplaza_Pala_Y\[0\] down clock -6.301 ns register " "Info: th for register \"bola:bol\|Desplaza_Pala_Y\[0\]\" (data pin = \"down\", clock pin = \"clock\") is -6.301 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns + " "Info: + Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 5.696 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X38_Y33_N21 2 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.000 ns) 4.149 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.251 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.696 ns bola:bol\|Desplaza_Pala_Y\[0\] 5 REG LCFF_X51_Y33_N23 2 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 5.696 ns; Loc. = LCFF_X51_Y33_N23; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.24 % ) " "Info: Total cell delay = 1.324 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 76.76 % ) " "Info: Total interconnect delay = 4.372 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.906 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns down 1 PIN PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; PIN Node = 'down'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.705 ns) + CELL(0.275 ns) 6.822 ns bola:bol\|Desplaza_Pala_Y~2 2 COMB LCCOMB_X51_Y33_N22 1 " "Info: 2: + IC(5.705 ns) + CELL(0.275 ns) = 6.822 ns; Loc. = LCCOMB_X51_Y33_N22; Fanout = 1; COMB Node = 'bola:bol\|Desplaza_Pala_Y~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { down bola:bol|Desplaza_Pala_Y~2 } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.906 ns bola:bol\|Desplaza_Pala_Y\[0\] 3 REG LCFF_X51_Y33_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.906 ns; Loc. = LCFF_X51_Y33_N23; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 17.39 % ) " "Info: Total cell delay = 1.201 ns ( 17.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.705 ns ( 82.61 % ) " "Info: Total interconnect delay = 5.705 ns ( 82.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { down bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { down {} down~combout {} bola:bol|Desplaza_Pala_Y~2 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 5.705ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.020ns 1.251ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { down bola:bol|Desplaza_Pala_Y~2 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { down {} down~combout {} bola:bol|Desplaza_Pala_Y~2 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 5.705ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 16:38:52 2015 " "Info: Processing ended: Tue Jan 20 16:38:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
