{
  "module_name": "cs42l56.h",
  "hash_id": "97b82bb7b0cab0c8c7129ac8b369b8068a71f2bf0e0da4cc6b1baed2345f2097",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs42l56.h",
  "human_readable_source": " \n \n\n#ifndef __CS42L56_H__\n#define __CS42L56_H__\n\n#define CS42L56_CHIP_ID_1\t\t0x01\n#define CS42L56_CHIP_ID_2\t\t0x02\n#define CS42L56_PWRCTL_1\t\t0x03\n#define CS42L56_PWRCTL_2\t\t0x04\n#define CS42L56_CLKCTL_1\t\t0x05\n#define CS42L56_CLKCTL_2\t\t0x06\n#define CS42L56_SERIAL_FMT\t\t0x07\n#define CS42L56_CLASSH_CTL\t\t0x08\n#define CS42L56_MISC_CTL\t\t0x09\n#define CS42L56_INT_STATUS\t\t0x0a\n#define CS42L56_PLAYBACK_CTL\t\t0x0b\n#define CS42L56_DSP_MUTE_CTL\t\t0x0c\n#define CS42L56_ADCA_MIX_VOLUME\t\t0x0d\n#define CS42L56_ADCB_MIX_VOLUME\t\t0x0e\n#define CS42L56_PCMA_MIX_VOLUME\t\t0x0f\n#define CS42L56_PCMB_MIX_VOLUME\t\t0x10\n#define CS42L56_ANAINPUT_ADV_VOLUME\t0x11\n#define CS42L56_DIGINPUT_ADV_VOLUME\t0x12\n#define CS42L56_MASTER_A_VOLUME\t\t0x13\n#define CS42L56_MASTER_B_VOLUME\t\t0x14\n#define CS42L56_BEEP_FREQ_ONTIME\t0x15\n#define CS42L56_BEEP_FREQ_OFFTIME\t0x16\n#define CS42L56_BEEP_TONE_CFG\t\t0x17\n#define CS42L56_TONE_CTL\t\t0x18\n#define CS42L56_CHAN_MIX_SWAP\t\t0x19\n#define CS42L56_AIN_REFCFG_ADC_MUX\t0x1a\n#define CS42L56_HPF_CTL\t\t\t0x1b\n#define CS42L56_MISC_ADC_CTL\t\t0x1c\n#define CS42L56_GAIN_BIAS_CTL\t\t0x1d\n#define CS42L56_PGAA_MUX_VOLUME\t\t0x1e\n#define CS42L56_PGAB_MUX_VOLUME\t\t0x1f\n#define CS42L56_ADCA_ATTENUATOR\t\t0x20\n#define CS42L56_ADCB_ATTENUATOR\t\t0x21\n#define CS42L56_ALC_EN_ATTACK_RATE\t0x22\n#define CS42L56_ALC_RELEASE_RATE\t0x23\n#define CS42L56_ALC_THRESHOLD\t\t0x24\n#define CS42L56_NOISE_GATE_CTL\t\t0x25\n#define CS42L56_ALC_LIM_SFT_ZC\t\t0x26\n#define CS42L56_AMUTE_HPLO_MUX\t\t0x27\n#define CS42L56_HPA_VOLUME\t\t0x28\n#define CS42L56_HPB_VOLUME\t\t0x29\n#define CS42L56_LOA_VOLUME\t\t0x2a\n#define CS42L56_LOB_VOLUME\t\t0x2b\n#define CS42L56_LIM_THRESHOLD_CTL\t0x2c\n#define CS42L56_LIM_CTL_RELEASE_RATE\t0x2d\n#define CS42L56_LIM_ATTACK_RATE\t\t0x2e\n\n \n#define CS42L56_DEVID\t\t\t0x56\n#define CS42L56_CHIP_ID_MASK\t\t0xff\n#define CS42L56_AREV_MASK\t\t0x1c\n#define CS42L56_MTLREV_MASK\t\t0x03\n\n \n#define CS42L56_PDN_ALL_MASK\t\t0x01\n#define CS42L56_PDN_ADCA_MASK\t\t0x02\n#define CS42L56_PDN_ADCB_MASK\t\t0x04\n#define CS42L56_PDN_CHRG_MASK\t\t0x08\n#define CS42L56_PDN_BIAS_MASK\t\t0x10\n#define CS42L56_PDN_VBUF_MASK\t\t0x20\n#define CS42L56_PDN_LOA_MASK\t\t0x03\n#define CS42L56_PDN_LOB_MASK\t\t0x0c\n#define CS42L56_PDN_HPA_MASK\t\t0x30\n#define CS42L56_PDN_HPB_MASK\t\t0xc0\n\n \n#define CS42L56_MASTER_MODE\t\t0x40\n#define CS42L56_SLAVE_MODE\t\t0\n#define CS42L56_MS_MODE_MASK\t\t0x40\n#define CS42L56_SCLK_INV\t\t0x20\n#define CS42L56_SCLK_INV_MASK\t\t0x20\n#define CS42L56_SCLK_MCLK_MASK\t\t0x18\n#define CS42L56_MCLK_PREDIV\t\t0x04\n#define CS42L56_MCLK_PREDIV_MASK\t0x04\n#define CS42L56_MCLK_DIV2\t\t0x02\n#define CS42L56_MCLK_DIV2_MASK\t\t0x02\n#define CS42L56_MCLK_DIS_MASK\t\t0x01\n#define CS42L56_CLK_AUTO_MASK\t\t0x20\n#define CS42L56_CLK_RATIO_MASK\t\t0x1f\n#define CS42L56_DIG_FMT_I2S\t\t0\n#define CS42L56_DIG_FMT_LEFT_J\t\t0x08\n#define CS42L56_DIG_FMT_MASK\t\t0x08\n\n \n#define CS42L56_ADAPT_PWR_MASK\t\t0xc0\n#define CS42L56_CHRG_FREQ_MASK\t\t0x0f\n#define CS42L56_DIG_MUX_MASK\t\t0x80\n#define CS42L56_ANLGSFT_MASK\t\t0x10\n#define CS42L56_ANLGZC_MASK\t\t0x08\n#define CS42L56_DIGSFT_MASK\t\t0x04\n#define CS42L56_FREEZE_MASK\t\t0x01\n#define CS42L56_MIC_BIAS_MASK\t\t0x03\n#define CS42L56_HPFA_FREQ_MASK\t\t0x03\n#define CS42L56_HPFB_FREQ_MASK\t\t0xc0\n#define CS42L56_AIN1A_REF_MASK\t\t0x10\n#define CS42L56_AIN2A_REF_MASK\t\t0x40\n#define CS42L56_AIN1B_REF_MASK\t\t0x20\n#define CS42L56_AIN2B_REF_MASK\t\t0x80\n\n \n#define CS42L56_PDN_DSP_MASK\t\t0x80\n#define CS42L56_DEEMPH_MASK\t\t0x40\n#define CS42L56_PLYBCK_GANG_MASK\t0x10\n#define CS42L56_PCM_INV_MASK\t\t0x0c\n#define CS42L56_MUTE_ALL\t\t0xff\n#define CS42L56_UNMUTE\t\t\t0\n#define CS42L56_ADCAMIX_MUTE_MASK\t0x40\n#define CS42L56_ADCBMIX_MUTE_MASK\t0x80\n#define CS42L56_PCMAMIX_MUTE_MASK\t0x10\n#define CS42L56_PCMBMIX_MUTE_MASK\t0x20\n#define CS42L56_MSTB_MUTE_MASK\t\t0x02\n#define CS42L56_MSTA_MUTE_MASK\t\t0x01\n#define CS42L56_ADCA_MUTE_MASK\t\t0x01\n#define CS42L56_ADCB_MUTE_MASK\t\t0x02\n#define CS42L56_HP_MUTE_MASK\t\t0x80\n#define CS42L56_LO_MUTE_MASK\t\t0x80\n\n \n#define CS42L56_BEEP_FREQ_MASK\t\t0xf0\n#define CS42L56_BEEP_ONTIME_MASK\t0x0f\n#define CS42L56_BEEP_OFFTIME_MASK\t0xe0\n#define CS42L56_BEEP_CFG_MASK\t\t0xc0\n#define CS42L56_BEEP_TREBCF_MASK\t0x18\n#define CS42L56_BEEP_BASSCF_MASK\t0x06\n#define CS42L56_BEEP_TCEN_MASK\t\t0x01\n#define CS42L56_BEEP_RATE_SHIFT\t\t4\n#define CS42L56_BEEP_EN_MASK\t\t0x3f\n\n\n \n#define CS42L56_MCLK_5P6448MHZ\t\t5644800\n#define CS42L56_MCLK_6MHZ\t\t6000000\n#define CS42L56_MCLK_6P144MHZ\t\t6144000\n#define CS42L56_MCLK_11P2896MHZ\t\t11289600\n#define CS42L56_MCLK_12MHZ\t\t12000000\n#define CS42L56_MCLK_12P288MHZ\t\t12288000\n#define CS42L56_MCLK_22P5792MHZ\t\t22579200\n#define CS42L56_MCLK_24MHZ\t\t24000000\n#define CS42L56_MCLK_24P576MHZ\t\t24576000\n\n \n#define CS42L56_MCLK_LRCLK_128\t\t0x08\n#define CS42L56_MCLK_LRCLK_125\t\t0x09\n#define CS42L56_MCLK_LRCLK_136\t\t0x0b\n#define CS42L56_MCLK_LRCLK_192\t\t0x0c\n#define CS42L56_MCLK_LRCLK_187P5\t0x0d\n#define CS42L56_MCLK_LRCLK_256\t\t0x10\n#define CS42L56_MCLK_LRCLK_250\t\t0x11\n#define CS42L56_MCLK_LRCLK_272\t\t0x13\n#define CS42L56_MCLK_LRCLK_384\t\t0x14\n#define CS42L56_MCLK_LRCLK_375\t\t0x15\n#define CS42L56_MCLK_LRCLK_512\t\t0x18\n#define CS42L56_MCLK_LRCLK_500\t\t0x19\n#define CS42L56_MCLK_LRCLK_544\t\t0x1b\n#define CS42L56_MCLK_LRCLK_750\t\t0x1c\n#define CS42L56_MCLK_LRCLK_768\t\t0x1d\n\n\n#define CS42L56_MAX_REGISTER\t\t0x34\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}