<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: dma_common_l1f013.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dma__common__l1f013_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">dma_common_l1f013.c</div></div>
</div><!--header-->
<div class="contents">
<a href="dma__common__l1f013_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup dma_file DMA peripheral API</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">@ingroup peripheral_apis</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@brief DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"></span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"></span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">This library supports the DMA Control System in the STM32 series of ARM Cortex</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"></span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">Up to two DMA controllers are supported. 12 DMA channels are allocated 7 to</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">the first DMA controller and 5 to the second. Each channel is connected to</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">between 3 and 6 hardware peripheral DMA signals in a logical OR arrangement.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"></span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">DMA transfers can be configured to occur between peripheral and memory in</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">any combination including memory to memory. Circular mode transfers are</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">also supported in transfers involving a peripheral. An arbiter is provided</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">to resolve priority DMA requests. Transfers can be made with 8, 16 or 32 bit</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">words.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"></span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/*</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &lt;<a class="code" href="dma_8h.html">libopencm3/stm32/dma.h</a>&gt;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/** @brief DMA Channel Reset</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">The channel is disabled and configuration registers are cleared.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">*/</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">   54</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        <span class="comment">/* Disable channel and reset config bits. */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) = 0;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        <span class="comment">/* Reset data transfer number. */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        <a class="code hl_define" href="group__dma__defines.html#ga2d9e0542d5540e204d7ffd0217689bd0">DMA_CNDTR</a>(dma, channel) = 0;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        <span class="comment">/* Reset peripheral address. */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>        <a class="code hl_define" href="group__dma__defines.html#gaec132f1bff88ed77c84215aa7442c01d">DMA_CPAR</a>(dma, channel) = 0;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="comment">/* Reset memory address. */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <a class="code hl_define" href="group__dma__defines.html#gaad3b5daa5024d73be1253eb6c83b94b7">DMA_CMAR</a>(dma, channel) = 0;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="comment">/* Reset interrupt flags. */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        <a class="code hl_define" href="group__dma__defines.html#ga8df83f6a1d06f281f9b4d2b8e6edc8a1">DMA_IFCR</a>(dma) |= <a class="code hl_define" href="group__dma__defines.html#ga582baaad9bd0949217f9c8b707611552">DMA_IFCR_CIF</a>(channel);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>}</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/** @brief DMA Channel Clear Interrupt Flag</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"></span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">The interrupt flag for the channel is cleared. More than one interrupt for the</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">same channel may be cleared by using the logical OR of the interrupt flags.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"></span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">@param[in] channel unsigned int8. Channel number: @ref dma_ch</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">@param[in] interrupts unsigned int32. Logical OR of interrupt numbers: @ref</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">dma_if_offset</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">*/</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac40a8639d6c302311f96cfe757149d65">   80</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gac40a8639d6c302311f96cfe757149d65">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                               uint32_t interrupts)</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>{</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Get offset to interrupt flag location in channel field */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        uint32_t flags = (interrupts &lt;&lt; <a class="code hl_define" href="group__dma__defines.html#ga53d418dcbe069d230ea7fe4c7f65ffd5">DMA_FLAG_OFFSET</a>(channel));</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        <a class="code hl_define" href="group__dma__defines.html#ga8df83f6a1d06f281f9b4d2b8e6edc8a1">DMA_IFCR</a>(dma) = flags;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>}</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/** @brief DMA Channel Read Interrupt Flag</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">The interrupt flag for the channel is returned.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">@param[in] channel unsigned int8. Channel number: @ref dma_ch</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">@param[in] interrupt unsigned int32. Interrupt number: @ref dma_if_offset</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">@returns bool interrupt flag is set.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">*/</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac031bb0882b12427c927cbd1370542af">   99</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__dma__file.html#ga2bbc4d202b36d8e8a198210b73b55fd5">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t channel, uint32_t interrupt)</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* get offset to interrupt flag location in channel field. */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        uint32_t flag = (interrupt &lt;&lt; <a class="code hl_define" href="group__dma__defines.html#ga53d418dcbe069d230ea7fe4c7f65ffd5">DMA_FLAG_OFFSET</a>(channel));</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__dma__defines.html#ga6d94c9580957aec3c23a0b1ca7d47468">DMA_ISR</a>(dma) &amp; flag) &gt; 0);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>}</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/** @brief DMA Channel Enable Memory to Memory Transfers</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"></span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">Memory to memory transfers do not require a trigger to activate each transfer.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">Transfers begin immediately the channel has been enabled, and proceed without</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">intervention.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"></span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">*/</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad831d792923d1f4934ea1502a178fde2">  117</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>{</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_CIRC;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>}</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/** @brief DMA Channel Set Priority</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"></span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">Channel Priority has four levels: low to very high. This has precedence over the</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">hardware priority.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"></span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">@param[in] prio unsigned int32. Priority level @ref dma_ch_pri.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">*/</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1f69698a62a464cf9854ec02461bec89">  134</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga1f69698a62a464cf9854ec02461bec89">dma_set_priority</a>(uint32_t dma, uint8_t channel, uint32_t prio)</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>{</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gaa24c76d77301becc22c252a140f74402">DMA_CCR_PL_MASK</a>);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= prio;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>}</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/** @brief DMA Channel Set Memory Word Width</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">Set the memory word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">alignment information if the source and destination widths do not match.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"></span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">@param[in] mem_size unsigned int32. Memory word width @ref dma_ch_memwidth.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">*/</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf4e5396e694acaf0076172051b0bc73b">  151</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a>(uint32_t dma, uint8_t channel, uint32_t mem_size)</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gacde80651d2bcf226e2c9b6414c23b6e0">DMA_CCR_MSIZE_MASK</a>);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= mem_size;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>}</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/** @brief DMA Channel Set Peripheral Word Width</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"></span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">Set the peripheral word width 8 bits, 16 bits, or 32 bits. Refer to datasheet</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">for alignment information if the source and destination widths do not match, or</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">if the peripheral does not support byte or half-word writes.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">@param[in] peripheral_size unsigned int32. Peripheral word width @ref</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">dma_ch_perwidth.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">*/</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">  171</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a>(uint32_t dma, uint8_t channel,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                             uint32_t peripheral_size)</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>{</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gaf9282b1157209c1dd737d6cbc0f5702a">DMA_CCR_PSIZE_MASK</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= peripheral_size;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>}</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/** @brief DMA Channel Enable Memory Increment after Transfer</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"></span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">Following each transfer the current memory address is incremented by</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">1, 2 or 4 depending on the data size set in @ref dma_set_memory_size. The</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">value held by the base memory address register is unchanged.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4603fbb63b0bc28f40e12b574d8dca06">  189</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga4603fbb63b0bc28f40e12b574d8dca06">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>{</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>}</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/** @brief DMA Channel Disable Memory Increment after Transfer</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"></span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">*/</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2c403250cd21d8d58c5e7a6041e8ece5">  201</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga2c403250cd21d8d58c5e7a6041e8ece5">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>{</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_MINC;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>}</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/** @brief DMA Channel Enable Peripheral Increment after Transfer</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"></span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">Following each transfer the current peripheral address is incremented by</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">1, 2 or 4 depending on the data size set in @ref dma_set_peripheral_size. The</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">value held by the base peripheral address register is unchanged.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">*/</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga815827721ac00bc6c5861ac72e969da6">  217</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga815827721ac00bc6c5861ac72e969da6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>}</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/** @brief DMA Channel Disable Peripheral Increment after Transfer</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"></span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">*/</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab68711de9988ae47bab7e02ff6d90577">  229</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gab68711de9988ae47bab7e02ff6d90577">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_PINC;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>}</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/** @brief DMA Channel Enable Memory Circular Mode</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"></span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">After the number of bytes/words to be transferred has been completed, the</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">original transfer block size, memory and peripheral base addresses are</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">reloaded and the process repeats.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">@note This cannot be used with memory to memory mode, which is explicitly</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">disabled here.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">*/</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9bbce5e1378bc9468a7ab36e1994139b">  248</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga9bbce5e1378bc9468a7ab36e1994139b">dma_enable_circular_mode</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>{</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_MEM2MEM;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>}</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/** @brief DMA Channel Enable Transfers from a Peripheral</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">The data direction is set to read from a peripheral.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">*/</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5e6948cc934466d0b26c6fffaecdb999">  263</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_DIR;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/** @brief DMA Channel Enable Transfers from Memory</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"></span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">The data direction is set to read from memory.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">*/</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1446d08000d09fe53ccc60f51baee51a">  277</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>{</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>}</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/** @brief DMA Channel Enable Interrupt on Transfer Error</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"></span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">*/</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa0cf00a33e2e4db3678fb03ea9df9848">  289</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaa0cf00a33e2e4db3678fb03ea9df9848">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>{</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>}</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/** @brief DMA Channel Disable Interrupt on Transfer Error</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"></span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">*/</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4d83c30e746520f4376db4d507203cdd">  301</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga4d83c30e746520f4376db4d507203cdd">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>{</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_TEIE;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>}</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/** @brief DMA Channel Enable Interrupt on Transfer Half Complete</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"></span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">*/</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadbcda7ee605e555d66cbf99e4bc156af">  313</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gadbcda7ee605e555d66cbf99e4bc156af">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>}</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/** @brief DMA Channel Disable Interrupt on Transfer Half Complete</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"></span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">*/</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7a04611f195e968869795da7bb1a962e">  325</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga7a04611f195e968869795da7bb1a962e">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>{</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_HTIE;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/** @brief DMA Channel Enable Interrupt on Transfer Complete</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"></span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">*/</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">  337</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>{</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>}</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/** @brief DMA Channel Disable Interrupt on Transfer Complete</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"></span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">*/</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga145370b8df947290a81f8d69f03d2ef3">  349</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga145370b8df947290a81f8d69f03d2ef3">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>{</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_TCIE;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>}</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/** @brief DMA Channel Enable</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">*/</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8ceb0c8c8ce56a288bca8180d426c178">  361</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>{</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) |= <a class="code hl_define" href="group__dma__defines.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>}</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/** @brief DMA Channel Disable</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"></span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">@note The DMA channel registers retain their values when the channel is</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">disabled.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">*/</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6a414141caca0417be5def3b1c8e661a">  376</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>{</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>        <a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp;= ~DMA_CCR_EN;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>}</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/** @brief DMA Channel Set the Peripheral Address</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"></span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">Set the address of the peripheral register to or from which data is to be</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">transferred.  Refer to the documentation for the specific peripheral.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"></span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">@note The DMA channel must be disabled before setting this address. This</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">function has no effect if the channel is enabled.</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"></span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">@param[in] address unsigned int32. Peripheral Address.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">*/</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf3e4413e433bfb1f1909eb44abc855e3">  395</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaf3e4413e433bfb1f1909eb44abc855e3">dma_set_peripheral_address</a>(uint32_t dma, uint8_t channel, uint32_t address)</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>{</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        <span class="keywordflow">if</span> (!(<a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp; <a class="code hl_define" href="group__dma__defines.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) {</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                <a class="code hl_define" href="group__dma__defines.html#gaec132f1bff88ed77c84215aa7442c01d">DMA_CPAR</a>(dma, channel) = (uint32_t) address;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>        }</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>}</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/** @brief DMA Channel Set the Base Memory Address</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"></span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">@note The DMA channel must be disabled before setting this address. This</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">function has no effect if the channel is enabled.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"></span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">@param[in] address unsigned int32. Memory Initial Address.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">*/</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga24372b0a92d96913ababcbe0ad0a7e98">  413</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga24372b0a92d96913ababcbe0ad0a7e98">dma_set_memory_address</a>(uint32_t dma, uint8_t channel, uint32_t address)</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>{</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>        <span class="keywordflow">if</span> (!(<a class="code hl_define" href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a>(dma, channel) &amp; <a class="code hl_define" href="group__dma__defines.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>)) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                <a class="code hl_define" href="group__dma__defines.html#gaad3b5daa5024d73be1253eb6c83b94b7">DMA_CMAR</a>(dma, channel) = (uint32_t) address;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        }</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>}</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/** @brief DMA Channel Get the Transfer Block Size</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"></span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">@returns unsigned int16. Number of remaining data words to transfer (65535</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">maximum).</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">*/</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3f75b28f975552666b8554495b6eefa5">  429</a></span>uint16_t <a class="code hl_function" href="group__dma__file.html#ga3f75b28f975552666b8554495b6eefa5">dma_get_number_of_data</a>(uint32_t dma, uint8_t channel)</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>{</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__dma__defines.html#ga2d9e0542d5540e204d7ffd0217689bd0">DMA_CNDTR</a>(dma, channel);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>}</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/** @brief DMA Channel Set the Transfer Block Size</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"></span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">@note The DMA channel must be disabled before setting this count value. The</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">count is not changed if the channel is enabled.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"></span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">@param[in] channel unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">@param[in] number unsigned int16. Number of data words to transfer (65535</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">maximum).</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">*/</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3d9bf8f1d34626faae129830dad95a78">  446</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga3d9bf8f1d34626faae129830dad95a78">dma_set_number_of_data</a>(uint32_t dma, uint8_t channel, uint16_t number)</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>        <a class="code hl_define" href="group__dma__defines.html#ga2d9e0542d5540e204d7ffd0217689bd0">DMA_CNDTR</a>(dma, channel) = number;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>}<span class="comment"></span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="ttc" id="adma_8h_html"><div class="ttname"><a href="dma_8h.html">dma.h</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group__dma__defines.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00335">dma_common_l1f013.h:335</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group__dma__defines.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00347">dma_common_l1f013.h:347</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2d9e0542d5540e204d7ffd0217689bd0"><div class="ttname"><a href="group__dma__defines.html#ga2d9e0542d5540e204d7ffd0217689bd0">DMA_CNDTR</a></div><div class="ttdeci">#define DMA_CNDTR(dma_base, channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00081">dma_common_l1f013.h:81</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group__dma__defines.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00344">dma_common_l1f013.h:344</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group__dma__defines.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00338">dma_common_l1f013.h:338</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga53d418dcbe069d230ea7fe4c7f65ffd5"><div class="ttname"><a href="group__dma__defines.html#ga53d418dcbe069d230ea7fe4c7f65ffd5">DMA_FLAG_OFFSET</a></div><div class="ttdeci">#define DMA_FLAG_OFFSET(channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00165">dma_common_l1f013.h:165</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga582baaad9bd0949217f9c8b707611552"><div class="ttname"><a href="group__dma__defines.html#ga582baaad9bd0949217f9c8b707611552">DMA_IFCR_CIF</a></div><div class="ttdeci">#define DMA_IFCR_CIF(channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00278">dma_common_l1f013.h:278</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group__dma__defines.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00292">dma_common_l1f013.h:292</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6d94c9580957aec3c23a0b1ca7d47468"><div class="ttname"><a href="group__dma__defines.html#ga6d94c9580957aec3c23a0b1ca7d47468">DMA_ISR</a></div><div class="ttdeci">#define DMA_ISR(dma_base)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00051">dma_common_l1f013.h:51</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga8df83f6a1d06f281f9b4d2b8e6edc8a1"><div class="ttname"><a href="group__dma__defines.html#ga8df83f6a1d06f281f9b4d2b8e6edc8a1">DMA_IFCR</a></div><div class="ttdeci">#define DMA_IFCR(dma_base)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00056">dma_common_l1f013.h:56</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group__dma__defines.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00341">dma_common_l1f013.h:341</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga9de7b044f349e59350b27d9b2e3411a0"><div class="ttname"><a href="group__dma__defines.html#ga9de7b044f349e59350b27d9b2e3411a0">DMA_CCR</a></div><div class="ttdeci">#define DMA_CCR(dma_base, channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00061">dma_common_l1f013.h:61</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group__dma__defines.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00332">dma_common_l1f013.h:332</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa24c76d77301becc22c252a140f74402"><div class="ttname"><a href="group__dma__defines.html#gaa24c76d77301becc22c252a140f74402">DMA_CCR_PL_MASK</a></div><div class="ttdeci">#define DMA_CCR_PL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00304">dma_common_l1f013.h:304</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group__dma__defines.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00350">dma_common_l1f013.h:350</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaad3b5daa5024d73be1253eb6c83b94b7"><div class="ttname"><a href="group__dma__defines.html#gaad3b5daa5024d73be1253eb6c83b94b7">DMA_CMAR</a></div><div class="ttdeci">#define DMA_CMAR(dma_base, channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00122">dma_common_l1f013.h:122</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group__dma__defines.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00353">dma_common_l1f013.h:353</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gacde80651d2bcf226e2c9b6414c23b6e0"><div class="ttname"><a href="group__dma__defines.html#gacde80651d2bcf226e2c9b6414c23b6e0">DMA_CCR_MSIZE_MASK</a></div><div class="ttdeci">#define DMA_CCR_MSIZE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00316">dma_common_l1f013.h:316</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaec132f1bff88ed77c84215aa7442c01d"><div class="ttname"><a href="group__dma__defines.html#gaec132f1bff88ed77c84215aa7442c01d">DMA_CPAR</a></div><div class="ttdeci">#define DMA_CPAR(dma_base, channel)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00101">dma_common_l1f013.h:101</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf9282b1157209c1dd737d6cbc0f5702a"><div class="ttname"><a href="group__dma__defines.html#gaf9282b1157209c1dd737d6cbc0f5702a">DMA_CCR_PSIZE_MASK</a></div><div class="ttdeci">#define DMA_CCR_PSIZE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8h_source.html#l00328">dma_common_l1f013.h:328</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga1446d08000d09fe53ccc60f51baee51a"><div class="ttname"><a href="group__dma__file.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a></div><div class="ttdeci">void dma_set_read_from_memory(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from Memory.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00277">dma_common_l1f013.c:277</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga145370b8df947290a81f8d69f03d2ef3"><div class="ttname"><a href="group__dma__file.html#ga145370b8df947290a81f8d69f03d2ef3">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00349">dma_common_l1f013.c:349</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga1f69698a62a464cf9854ec02461bec89"><div class="ttname"><a href="group__dma__file.html#ga1f69698a62a464cf9854ec02461bec89">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t channel, uint32_t prio)</div><div class="ttdoc">DMA Channel Set Priority.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00134">dma_common_l1f013.c:134</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga2342cb0ead24ea5274d2cc0e3c7c1c7b"><div class="ttname"><a href="group__dma__file.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00337">dma_common_l1f013.c:337</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga24372b0a92d96913ababcbe0ad0a7e98"><div class="ttname"><a href="group__dma__file.html#ga24372b0a92d96913ababcbe0ad0a7e98">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t channel, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Base Memory Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00413">dma_common_l1f013.c:413</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga2bbc4d202b36d8e8a198210b73b55fd5"><div class="ttname"><a href="group__dma__file.html#ga2bbc4d202b36d8e8a198210b73b55fd5">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t channel, uint32_t interrupt)</div><div class="ttdoc">DMA Channel Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00099">dma_common_l1f013.c:99</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga2c403250cd21d8d58c5e7a6041e8ece5"><div class="ttname"><a href="group__dma__file.html#ga2c403250cd21d8d58c5e7a6041e8ece5">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00201">dma_common_l1f013.c:201</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga3d9bf8f1d34626faae129830dad95a78"><div class="ttname"><a href="group__dma__file.html#ga3d9bf8f1d34626faae129830dad95a78">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t channel, uint16_t number)</div><div class="ttdoc">DMA Channel Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00446">dma_common_l1f013.c:446</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga3f75b28f975552666b8554495b6eefa5"><div class="ttname"><a href="group__dma__file.html#ga3f75b28f975552666b8554495b6eefa5">dma_get_number_of_data</a></div><div class="ttdeci">uint16_t dma_get_number_of_data(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Get the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00429">dma_common_l1f013.c:429</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga4603fbb63b0bc28f40e12b574d8dca06"><div class="ttname"><a href="group__dma__file.html#ga4603fbb63b0bc28f40e12b574d8dca06">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00189">dma_common_l1f013.c:189</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga4d83c30e746520f4376db4d507203cdd"><div class="ttname"><a href="group__dma__file.html#ga4d83c30e746520f4376db4d507203cdd">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00301">dma_common_l1f013.c:301</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga5e6948cc934466d0b26c6fffaecdb999"><div class="ttname"><a href="group__dma__file.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a></div><div class="ttdeci">void dma_set_read_from_peripheral(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Transfers from a Peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00263">dma_common_l1f013.c:263</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga6a414141caca0417be5def3b1c8e661a"><div class="ttname"><a href="group__dma__file.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a></div><div class="ttdeci">void dma_disable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00376">dma_common_l1f013.c:376</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga7a04611f195e968869795da7bb1a962e"><div class="ttname"><a href="group__dma__file.html#ga7a04611f195e968869795da7bb1a962e">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00325">dma_common_l1f013.c:325</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga815827721ac00bc6c5861ac72e969da6"><div class="ttname"><a href="group__dma__file.html#ga815827721ac00bc6c5861ac72e969da6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00217">dma_common_l1f013.c:217</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga8ceb0c8c8ce56a288bca8180d426c178"><div class="ttname"><a href="group__dma__file.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a></div><div class="ttdeci">void dma_enable_channel(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00361">dma_common_l1f013.c:361</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga9bbce5e1378bc9468a7ab36e1994139b"><div class="ttname"><a href="group__dma__file.html#ga9bbce5e1378bc9468a7ab36e1994139b">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00248">dma_common_l1f013.c:248</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaa0cf00a33e2e4db3678fb03ea9df9848"><div class="ttname"><a href="group__dma__file.html#gaa0cf00a33e2e4db3678fb03ea9df9848">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00289">dma_common_l1f013.c:289</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaa0e2c035b7be3a35d966b5d3f4576cd6"><div class="ttname"><a href="group__dma__file.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a></div><div class="ttdeci">void dma_channel_reset(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Reset.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00054">dma_common_l1f013.c:54</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gab68711de9988ae47bab7e02ff6d90577"><div class="ttname"><a href="group__dma__file.html#gab68711de9988ae47bab7e02ff6d90577">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00229">dma_common_l1f013.c:229</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gac40a8639d6c302311f96cfe757149d65"><div class="ttname"><a href="group__dma__file.html#gac40a8639d6c302311f96cfe757149d65">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t channel, uint32_t interrupts)</div><div class="ttdoc">DMA Channel Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00080">dma_common_l1f013.c:80</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gad831d792923d1f4934ea1502a178fde2"><div class="ttname"><a href="group__dma__file.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a></div><div class="ttdeci">void dma_enable_mem2mem_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Memory to Memory Transfers.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00117">dma_common_l1f013.c:117</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gadbcda7ee605e555d66cbf99e4bc156af"><div class="ttname"><a href="group__dma__file.html#gadbcda7ee605e555d66cbf99e4bc156af">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00313">dma_common_l1f013.c:313</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gae7a8decadc1f0b0c57bd1bb8af31ff1e"><div class="ttname"><a href="group__dma__file.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t channel, uint32_t peripheral_size)</div><div class="ttdoc">DMA Channel Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00171">dma_common_l1f013.c:171</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaf3e4413e433bfb1f1909eb44abc855e3"><div class="ttname"><a href="group__dma__file.html#gaf3e4413e433bfb1f1909eb44abc855e3">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t channel, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00395">dma_common_l1f013.c:395</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaf4e5396e694acaf0076172051b0bc73b"><div class="ttname"><a href="group__dma__file.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t channel, uint32_t mem_size)</div><div class="ttdoc">DMA Channel Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__l1f013_8c_source.html#l00151">dma_common_l1f013.c:151</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ec17005d2b9378bd9434f3627484c7d.html">stm32</a></li><li class="navelem"><a class="el" href="dir_205c2b2ce3ef6e2ec6e02a16510d5024.html">common</a></li><li class="navelem"><a class="el" href="dma__common__l1f013_8c.html">dma_common_l1f013.c</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:24 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
