--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ReferenceDesign.twx ReferenceDesign.ncd -o
ReferenceDesign.twr ReferenceDesign.pcf

Design file:              ReferenceDesign.ncd
Physical constraint file: ReferenceDesign.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3244759 paths analyzed, 2998 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.373ns.
--------------------------------------------------------------------------------

Paths for end point tbt/tramelblaze/regfile_15_22 (SLICE_X48Y98.A1), 6976 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_0 (FF)
  Destination:          tbt/tramelblaze/regfile_15_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_0 to tbt/tramelblaze/regfile_15_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.AQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_0
    SLICE_X59Y101.A1     net (fanout=320)      1.405   tbt/tramelblaze/inst_reg<0>
    SLICE_X59Y101.BMUX   Topab                 0.478   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_411
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y98.A1      net (fanout=16)       1.077   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y98.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<25>
                                                       tbt/tramelblaze/Mmux_regfile[14][15]_rf_wdata[15]_mux_27_OUT131
                                                       tbt/tramelblaze/regfile_15_22
    -------------------------------------------------  ---------------------------
    Total                                      9.253ns (1.932ns logic, 7.321ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_1 (FF)
  Destination:          tbt/tramelblaze/regfile_15_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.241ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_1 to tbt/tramelblaze/regfile_15_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.BQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_1
    SLICE_X59Y101.A2     net (fanout=320)      1.393   tbt/tramelblaze/inst_reg<1>
    SLICE_X59Y101.BMUX   Topab                 0.478   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_411
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y98.A1      net (fanout=16)       1.077   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y98.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<25>
                                                       tbt/tramelblaze/Mmux_regfile[14][15]_rf_wdata[15]_mux_27_OUT131
                                                       tbt/tramelblaze/regfile_15_22
    -------------------------------------------------  ---------------------------
    Total                                      9.241ns (1.932ns logic, 7.309ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_2 (FF)
  Destination:          tbt/tramelblaze/regfile_15_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.061ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_2 to tbt/tramelblaze/regfile_15_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.CQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_2
    SLICE_X59Y101.AX     net (fanout=288)      1.274   tbt/tramelblaze/inst_reg<2>
    SLICE_X59Y101.BMUX   Taxb                  0.417   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y98.A1      net (fanout=16)       1.077   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y98.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<25>
                                                       tbt/tramelblaze/Mmux_regfile[14][15]_rf_wdata[15]_mux_27_OUT131
                                                       tbt/tramelblaze/regfile_15_22
    -------------------------------------------------  ---------------------------
    Total                                      9.061ns (1.871ns logic, 7.190ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point tbt/tramelblaze/regfile_15_246 (SLICE_X48Y99.A1), 6976 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_0 (FF)
  Destination:          tbt/tramelblaze/regfile_15_246 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.158ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_0 to tbt/tramelblaze/regfile_15_246
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.AQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_0
    SLICE_X59Y101.A1     net (fanout=320)      1.405   tbt/tramelblaze/inst_reg<0>
    SLICE_X59Y101.BMUX   Topab                 0.478   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_411
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y99.A1      net (fanout=16)       0.982   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y99.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<249>
                                                       tbt/tramelblaze/Mmux_regfile[0][15]_rf_wdata[15]_mux_41_OUT131
                                                       tbt/tramelblaze/regfile_15_246
    -------------------------------------------------  ---------------------------
    Total                                      9.158ns (1.932ns logic, 7.226ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_1 (FF)
  Destination:          tbt/tramelblaze/regfile_15_246 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_1 to tbt/tramelblaze/regfile_15_246
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.BQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_1
    SLICE_X59Y101.A2     net (fanout=320)      1.393   tbt/tramelblaze/inst_reg<1>
    SLICE_X59Y101.BMUX   Topab                 0.478   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_411
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y99.A1      net (fanout=16)       0.982   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y99.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<249>
                                                       tbt/tramelblaze/Mmux_regfile[0][15]_rf_wdata[15]_mux_41_OUT131
                                                       tbt/tramelblaze/regfile_15_246
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (1.932ns logic, 7.214ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_2 (FF)
  Destination:          tbt/tramelblaze/regfile_15_246 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.035 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_2 to tbt/tramelblaze/regfile_15_246
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.CQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_2
    SLICE_X59Y101.AX     net (fanout=288)      1.274   tbt/tramelblaze/inst_reg<2>
    SLICE_X59Y101.BMUX   Taxb                  0.417   tbt/tramelblaze/regA<5>
                                                       tbt/tramelblaze/Mmux_regA_3_f7_10
                                                       tbt/tramelblaze/Mmux_regA_2_f8_10
    SLICE_X29Y73.A1      net (fanout=14)       1.771   tbt/tramelblaze/regA<5>
    SLICE_X29Y73.AMUX    Tilo                  0.243   leds_10
                                                       tbt/tramelblaze/Mmux_alu_out301
    SLICE_X51Y94.C4      net (fanout=4)        1.191   tbt/tramelblaze/Mmux_alu_out30
    SLICE_X51Y94.CMUX    Tilo                  0.415   tbt/tramelblaze/Mmux_alu_out304
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2_G
                                                       tbt/tramelblaze/Mmux_alu_out304_SW2
    SLICE_X51Y95.C1      net (fanout=1)        0.592   N191
    SLICE_X51Y95.C       Tilo                  0.097   N74
                                                       tbt/tramelblaze/SF171_SW0
    SLICE_X52Y95.A6      net (fanout=1)        0.210   N74
    SLICE_X52Y95.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out307
    SLICE_X52Y95.B5      net (fanout=1)        0.188   tbt/tramelblaze/Mmux_alu_out306
    SLICE_X52Y95.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<7>
                                                       tbt/tramelblaze/Mmux_alu_out3010
    SLICE_X59Y100.D2     net (fanout=2)        0.887   tbt/tramelblaze/alu_out<6>
    SLICE_X59Y100.D      Tilo                  0.097   tbt/tramelblaze/regfile_15<150>
                                                       tbt/tramelblaze/sel_rfwQ<2>5
    SLICE_X48Y99.A1      net (fanout=16)       0.982   tbt/tramelblaze/sel_rfwQ<2>_mmx_out13
    SLICE_X48Y99.CLK     Tas                   0.067   tbt/tramelblaze/regfile_15<249>
                                                       tbt/tramelblaze/Mmux_regfile[0][15]_rf_wdata[15]_mux_41_OUT131
                                                       tbt/tramelblaze/regfile_15_246
    -------------------------------------------------  ---------------------------
    Total                                      8.966ns (1.871ns logic, 7.095ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point tbt/tramelblaze/regfile_15_188 (SLICE_X39Y94.D1), 18604 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_2 (FF)
  Destination:          tbt/tramelblaze/regfile_15_188 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 9)
  Clock Path Skew:      -0.081ns (1.039 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_2 to tbt/tramelblaze/regfile_15_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.CQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_2
    SLICE_X62Y102.AX     net (fanout=288)      1.596   tbt/tramelblaze/inst_reg<2>
    SLICE_X62Y102.BMUX   Taxb                  0.416   tbt/tramelblaze/regA<4>
                                                       tbt/tramelblaze/Mmux_regA_3_f7_9
                                                       tbt/tramelblaze/Mmux_regA_2_f8_9
    SLICE_X53Y90.A1      net (fanout=13)       1.411   tbt/tramelblaze/regA<4>
    SLICE_X53Y90.COUT    Topcya                0.492   tbt/tramelblaze/Madd_n0394_cy<7>
                                                       tbt/tramelblaze/Madd_n0394_lut<4>
                                                       tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.AMUX    Tcina                 0.286   tbt/tramelblaze/Madd_n0394_cy<11>
                                                       tbt/tramelblaze/Madd_n0394_cy<11>
    SLICE_X50Y93.A1      net (fanout=3)        0.741   tbt/tramelblaze/n0394<8>
    SLICE_X50Y93.COUT    Topcya                0.476   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
                                                       tbt/tramelblaze/n0394<8>_rt
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.AMUX    Tcina                 0.269   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
    SLICE_X47Y91.A2      net (fanout=1)        0.735   tbt/tramelblaze/BUS_0004_GND_3_o_add_63_OUT<12>
    SLICE_X47Y91.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out97
    SLICE_X47Y91.B5      net (fanout=3)        0.184   tbt/tramelblaze/Mmux_alu_out96
    SLICE_X47Y91.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out910
    SLICE_X46Y96.B4      net (fanout=1)        0.563   tbt/tramelblaze/alu_out<12>
    SLICE_X46Y96.B       Tilo                  0.097   tbt/tramelblaze/regfile_15<62>
                                                       tbt/tramelblaze/sel_rfwQ<2>9
    SLICE_X39Y94.D1      net (fanout=16)       1.261   tbt/tramelblaze/sel_rfwQ<2>_mmx_out3
    SLICE_X39Y94.CLK     Tas                   0.064   tbt/tramelblaze/regfile_15<188>
                                                       tbt/tramelblaze/Mmux_regfile[4][15]_rf_wdata[15]_mux_37_OUT41
                                                       tbt/tramelblaze/regfile_15_188
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (2.635ns logic, 6.491ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_1 (FF)
  Destination:          tbt/tramelblaze/regfile_15_188 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.100ns (Levels of Logic = 9)
  Clock Path Skew:      -0.081ns (1.039 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_1 to tbt/tramelblaze/regfile_15_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.BQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_1
    SLICE_X62Y102.A2     net (fanout=320)      1.529   tbt/tramelblaze/inst_reg<1>
    SLICE_X62Y102.BMUX   Topab                 0.457   tbt/tramelblaze/regA<4>
                                                       tbt/tramelblaze/Mmux_regA_410
                                                       tbt/tramelblaze/Mmux_regA_3_f7_9
                                                       tbt/tramelblaze/Mmux_regA_2_f8_9
    SLICE_X53Y90.A1      net (fanout=13)       1.411   tbt/tramelblaze/regA<4>
    SLICE_X53Y90.COUT    Topcya                0.492   tbt/tramelblaze/Madd_n0394_cy<7>
                                                       tbt/tramelblaze/Madd_n0394_lut<4>
                                                       tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.AMUX    Tcina                 0.286   tbt/tramelblaze/Madd_n0394_cy<11>
                                                       tbt/tramelblaze/Madd_n0394_cy<11>
    SLICE_X50Y93.A1      net (fanout=3)        0.741   tbt/tramelblaze/n0394<8>
    SLICE_X50Y93.COUT    Topcya                0.476   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
                                                       tbt/tramelblaze/n0394<8>_rt
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.AMUX    Tcina                 0.269   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
    SLICE_X47Y91.A2      net (fanout=1)        0.735   tbt/tramelblaze/BUS_0004_GND_3_o_add_63_OUT<12>
    SLICE_X47Y91.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out97
    SLICE_X47Y91.B5      net (fanout=3)        0.184   tbt/tramelblaze/Mmux_alu_out96
    SLICE_X47Y91.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out910
    SLICE_X46Y96.B4      net (fanout=1)        0.563   tbt/tramelblaze/alu_out<12>
    SLICE_X46Y96.B       Tilo                  0.097   tbt/tramelblaze/regfile_15<62>
                                                       tbt/tramelblaze/sel_rfwQ<2>9
    SLICE_X39Y94.D1      net (fanout=16)       1.261   tbt/tramelblaze/sel_rfwQ<2>_mmx_out3
    SLICE_X39Y94.CLK     Tas                   0.064   tbt/tramelblaze/regfile_15<188>
                                                       tbt/tramelblaze/Mmux_regfile[4][15]_rf_wdata[15]_mux_37_OUT41
                                                       tbt/tramelblaze/regfile_15_188
    -------------------------------------------------  ---------------------------
    Total                                      9.100ns (2.676ns logic, 6.424ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tbt/tramelblaze/inst_reg_2 (FF)
  Destination:          tbt/tramelblaze/regfile_15_188 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.045ns (Levels of Logic = 9)
  Clock Path Skew:      -0.081ns (1.039 - 1.120)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tbt/tramelblaze/inst_reg_2 to tbt/tramelblaze/regfile_15_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y85.CQ      Tcko                  0.341   tbt/tramelblaze/inst_reg<3>
                                                       tbt/tramelblaze/inst_reg_2
    SLICE_X62Y102.AX     net (fanout=288)      1.596   tbt/tramelblaze/inst_reg<2>
    SLICE_X62Y102.BMUX   Taxb                  0.416   tbt/tramelblaze/regA<4>
                                                       tbt/tramelblaze/Mmux_regA_3_f7_9
                                                       tbt/tramelblaze/Mmux_regA_2_f8_9
    SLICE_X53Y90.A1      net (fanout=13)       1.411   tbt/tramelblaze/regA<4>
    SLICE_X53Y90.COUT    Topcya                0.492   tbt/tramelblaze/Madd_n0394_cy<7>
                                                       tbt/tramelblaze/Madd_n0394_lut<4>
                                                       tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_n0394_cy<7>
    SLICE_X53Y91.CMUX    Tcinc                 0.314   tbt/tramelblaze/Madd_n0394_cy<11>
                                                       tbt/tramelblaze/Madd_n0394_cy<11>
    SLICE_X50Y93.C1      net (fanout=3)        0.725   tbt/tramelblaze/n0394<10>
    SLICE_X50Y93.COUT    Topcyc                0.383   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
                                                       tbt/tramelblaze/n0394<10>_rt
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.CIN     net (fanout=1)        0.000   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<11>
    SLICE_X50Y94.AMUX    Tcina                 0.269   tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
                                                       tbt/tramelblaze/Madd_BUS_0004_GND_3_o_add_63_OUT_cy<15>
    SLICE_X47Y91.A2      net (fanout=1)        0.735   tbt/tramelblaze/BUS_0004_GND_3_o_add_63_OUT<12>
    SLICE_X47Y91.A       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out97
    SLICE_X47Y91.B5      net (fanout=3)        0.184   tbt/tramelblaze/Mmux_alu_out96
    SLICE_X47Y91.B       Tilo                  0.097   tbt/tramelblaze/alu_out_reg<13>
                                                       tbt/tramelblaze/Mmux_alu_out910
    SLICE_X46Y96.B4      net (fanout=1)        0.563   tbt/tramelblaze/alu_out<12>
    SLICE_X46Y96.B       Tilo                  0.097   tbt/tramelblaze/regfile_15<62>
                                                       tbt/tramelblaze/sel_rfwQ<2>9
    SLICE_X39Y94.D1      net (fanout=16)       1.261   tbt/tramelblaze/sel_rfwQ<2>_mmx_out3
    SLICE_X39Y94.CLK     Tas                   0.064   tbt/tramelblaze/regfile_15<188>
                                                       tbt/tramelblaze/Mmux_regfile[4][15]_rf_wdata[15]_mux_37_OUT41
                                                       tbt/tramelblaze/regfile_15_188
    -------------------------------------------------  ---------------------------
    Total                                      9.045ns (2.570ns logic, 6.475ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbt/tramelblaze/pc_8 (FF)
  Destination:          tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.803 - 0.504)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbt/tramelblaze/pc_8 to tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X47Y71.AQ             Tcko                  0.141   tbt/tramelblaze/pc<11>
                                                              tbt/tramelblaze/pc_8
    RAMB36_X1Y14.ADDRARDADDRL11 net (fanout=7)        0.468   tbt/tramelblaze/pc<8>
    RAMB36_X1Y14.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.426ns (-0.042ns logic, 0.468ns route)
                                                              (-9.9% logic, 109.9% route)

--------------------------------------------------------------------------------

Paths for end point tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbt/tramelblaze/pc_8 (FF)
  Destination:          tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.803 - 0.504)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbt/tramelblaze/pc_8 to tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X47Y71.AQ             Tcko                  0.141   tbt/tramelblaze/pc<11>
                                                              tbt/tramelblaze/pc_8
    RAMB36_X1Y14.ADDRARDADDRU11 net (fanout=7)        0.468   tbt/tramelblaze/pc<8>
    RAMB36_X1Y14.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.426ns (-0.042ns logic, 0.468ns route)
                                                              (-9.9% logic, 109.9% route)

--------------------------------------------------------------------------------

Paths for end point tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbt/tramelblaze/pc_10 (FF)
  Destination:          tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.803 - 0.504)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbt/tramelblaze/pc_10 to tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X47Y71.CQ             Tcko                  0.141   tbt/tramelblaze/pc<11>
                                                              tbt/tramelblaze/pc_10
    RAMB36_X1Y14.ADDRARDADDRL13 net (fanout=7)        0.484   tbt/tramelblaze/pc<10>
    RAMB36_X1Y14.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.442ns (-0.042ns logic, 0.484ns route)
                                                              (-9.5% logic, 109.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y14.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: tbt/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y14.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.373|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3244759 paths, 0 nets, and 5351 connections

Design statistics:
   Minimum period:   9.373ns{1}   (Maximum frequency: 106.689MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 13:45:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 697 MB



