Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Oct 31 20:24:31 2019
| Host         : rootie-ThinkPad-X1 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file risc16System_wrapper_timing_summary_routed.rpt -pb risc16System_wrapper_timing_summary_routed.pb -rpx risc16System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : risc16System_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: BTND (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: risc16System_i/Clocks/SLOW_DEBUG_CLK/inst/clk_count_reg[9]/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[100][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[101][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[102][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[103][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[104][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[105][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[106][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[107][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[108][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[109][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[110][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[111][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[112][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[113][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[114][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[115][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[116][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[117][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[118][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[119][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[120][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[121][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[122][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[123][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[124][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[125][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[126][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[127][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[128][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[130][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[131][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[132][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[133][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[134][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[135][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[136][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[137][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[138][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[139][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[140][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[141][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[142][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[143][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[144][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[145][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[146][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[147][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[148][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[149][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[150][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[151][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[152][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[153][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[154][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[155][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[156][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[157][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[158][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[159][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[160][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[161][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[162][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[163][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[164][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[165][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[166][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[167][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[168][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[169][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[16][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[170][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[171][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[172][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[173][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[174][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[175][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[176][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[177][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[178][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[179][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[17][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[180][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[181][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[182][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[183][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[184][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[185][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[186][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[187][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[188][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[189][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[18][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[190][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[191][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[192][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[193][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[194][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[195][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[196][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[197][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[198][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[199][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[19][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[200][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[201][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[202][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[203][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[204][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[205][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[206][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[207][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[208][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[209][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[20][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[210][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[211][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[212][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[213][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[214][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[215][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[216][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[217][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[218][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[219][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[21][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[220][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[221][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[222][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[223][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[224][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[225][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[226][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[227][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[228][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[229][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[22][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[230][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[231][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[232][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[233][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[234][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[235][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[236][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[237][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[238][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[239][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[23][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[240][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[241][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[242][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[243][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[244][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[245][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[246][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[247][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[248][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[249][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[24][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[250][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[251][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[252][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[253][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[254][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[25][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[26][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[27][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[28][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[29][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[30][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[31][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[32][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[33][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[34][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[35][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[36][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[37][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[38][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[39][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[40][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[41][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[42][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[43][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[44][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[45][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[46][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[47][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[48][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[49][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[50][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[51][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[52][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[53][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[54][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[55][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[56][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[57][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[58][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[59][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[60][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[61][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[62][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[64][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[65][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[66][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[67][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[68][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[69][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[70][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[71][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[72][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[73][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[74][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[75][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[76][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[77][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[78][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[79][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[80][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[81][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[82][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[83][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[84][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[85][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[86][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[87][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[88][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[89][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[90][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[91][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[92][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[93][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[94][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[95][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[96][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[97][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[98][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[99][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: risc16System_i/Memory/SYS_MEM/inst/mem_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/alu_op_code_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/alu_op_code_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_0_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/gpr_read_addr_1_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/imm_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/mem_addr_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_ctrl/rw_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[7][9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 367 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                 8514        0.155        0.000                      0                 8514        3.000        0.000                       0                  4546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_0               {0.000 100.000}      200.000         5.000           
  clkfbout_risc16System_clk_wiz_0_0               {0.000 25.000}       50.000          20.000          
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_1               {0.000 20.000}       40.000          25.000          
  clkfbout_risc16System_clk_wiz_0_1               {0.000 5.000}        10.000          100.000         
sys_clk_pin                                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
risc16System_i/Clocks/CLK_5MHz/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_0                   197.211        0.000                      0                   10        0.225        0.000                      0                   10       13.360        0.000                       0                    12  
  clkfbout_risc16System_clk_wiz_0_0                                                                                                                                                                47.845        0.000                       0                     3  
risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_1                    33.470        0.000                      0                   98        0.201        0.000                      0                   98       19.500        0.000                       0                    42  
  clkfbout_risc16System_clk_wiz_0_1                                                                                                                                                                 7.845        0.000                       0                     3  
sys_clk_pin                                             0.544        0.000                      0                 8406        0.155        0.000                      0                 8406        3.750        0.000                       0                  4484  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
  To Clock:  risc16System_i/Clocks/CLK_5MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_0
  To Clock:  clk_out1_risc16System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      197.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.211ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.766ns (30.923%)  route 1.711ns (69.077%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.901     3.142    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     3.266 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.810     4.076    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.124     4.200 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     4.200    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[8]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.031   201.412    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                        201.412    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                197.211    

Slack (MET) :             197.211ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.766ns (30.948%)  route 1.709ns (69.052%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.901     3.142    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     3.266 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.808     4.074    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.124     4.198 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.198    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[6]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.029   201.410    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                        201.410    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                197.211    

Slack (MET) :             197.227ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.794ns (31.696%)  route 1.711ns (68.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.901     3.142    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     3.266 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.810     4.076    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.152     4.228 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     4.228    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[9]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.075   201.456    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                        201.456    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                197.227    

Slack (MET) :             197.229ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.794ns (31.721%)  route 1.709ns (68.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.901     3.142    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     3.266 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.808     4.074    risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.152     4.226 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.226    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[7]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism              0.095   201.698    
                         clock uncertainty           -0.318   201.381    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.075   201.456    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                        201.456    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                197.229    

Slack (MET) :             198.112ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.795ns (47.084%)  route 0.893ns (52.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     2.201 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.893     3.095    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.317     3.412 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.412    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[2]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.118   201.524    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        201.524    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                198.112    

Slack (MET) :             198.189ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.642ns (40.877%)  route 0.929ns (59.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.929     3.170    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     3.294 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.294    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[1]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.077   201.483    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                198.189    

Slack (MET) :             198.195ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.642ns (40.929%)  route 0.927ns (59.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.927     3.168    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.124     3.292 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.292    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[3]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.081   201.487    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                        201.487    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                198.195    

Slack (MET) :             198.206ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.668ns (41.892%)  route 0.927ns (58.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.927     3.168    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.150     3.318 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.318    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[4]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.118   201.524    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                        201.524    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                198.206    

Slack (MET) :             198.237ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.882     3.123    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.247    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[5]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.079   201.485    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                        201.485    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                198.237    

Slack (MET) :             198.453ns  (required time - arrival time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.580ns (46.018%)  route 0.680ns (53.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     2.179 f  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.680     2.860    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.984 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.984    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[0]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.031   201.437    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        201.437    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                198.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.404%)  route 0.137ns (39.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.137     0.903    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.045     0.948 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[5]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     0.723    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.167     0.910    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.042     0.952 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.952    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[7]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.107     0.709    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.169     0.912    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.043     0.955 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.955    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[9]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.107     0.709    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.187ns (46.255%)  route 0.217ns (53.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.217     0.960    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.046     1.006 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.006    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[2]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     0.749    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.167     0.910    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.955 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[6]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091     0.693    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.169     0.912    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.957 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.957    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[8]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.092     0.694    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.122%)  route 0.217ns (53.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.217     0.960    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.005    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[1]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism             -0.257     0.618    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     0.738    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.272%)  route 0.232ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.232     0.998    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.044     1.042 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.042    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[4]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     0.733    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.246ns (55.850%)  route 0.194ns (44.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     0.750 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.194     0.944    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.098     1.042 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.042    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[3]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     0.723    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 f  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.244     0.987    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.032    risc16System_i/Clocks/clk_div_by_10/inst/p_0_in[0]
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/Clocks/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/Clocks/clk_div_by_10/inst/clk
    SLICE_X1Y89          FDRE                                         r  risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.092     0.694    risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    risc16System_i/Clocks/CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/Clocks/clk_div_by_10/inst/clk_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_0
  To Clock:  clkfbout_risc16System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    risc16System_i/Clocks/CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  risc16System_i/Clocks/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
  To Clock:  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_1
  To Clock:  clk_out1_risc16System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.182ns (19.829%)  route 4.779ns (80.171%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.286     6.684    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.808 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.782     7.589    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.429    41.060    risc16System_i/vga_0/inst/horz_l_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.060    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.182ns (19.843%)  route 4.775ns (80.157%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.286     6.684    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.808 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.777     7.585    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X37Y71         FDRE (Setup_fdre_C_R)       -0.429    41.060    risc16System_i/vga_0/inst/horz_l_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.060    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.182ns (19.843%)  route 4.775ns (80.157%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.286     6.684    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.808 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.777     7.585    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X37Y71         FDRE (Setup_fdre_C_R)       -0.429    41.060    risc16System_i/vga_0/inst/horz_l_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.060    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.182ns (19.843%)  route 4.775ns (80.157%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.286     6.684    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.808 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_1/O
                         net (fo=4, routed)           0.777     7.585    risc16System_i/vga_0/inst/horz_l_count[3]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X37Y71         FDRE (Setup_fdre_C_R)       -0.429    41.060    risc16System_i/vga_0/inst/horz_l_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.060    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.805ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.182ns (20.205%)  route 4.668ns (79.795%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.276     6.674    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.798 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_2/O
                         net (fo=4, routed)           0.681     7.479    risc16System_i/vga_0/inst/horz_l_count[3]_i_2_n_0
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X36Y71         FDRE (Setup_fdre_C_CE)      -0.205    41.284    risc16System_i/vga_0/inst/horz_l_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 33.805    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.182ns (21.236%)  route 4.384ns (78.764%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.187     6.585    risc16System_i/vga_0/inst/p_4_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.709 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.485     7.194    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508    41.511    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[1]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.098    41.493    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.429    41.064    risc16System_i/vga_0/inst/cur_px_reg[1]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.182ns (21.236%)  route 4.384ns (78.764%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.187     6.585    risc16System_i/vga_0/inst/p_4_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.709 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.485     7.194    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508    41.511    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.098    41.493    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.429    41.064    risc16System_i/vga_0/inst/cur_px_reg[2]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.182ns (21.236%)  route 4.384ns (78.764%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.187     6.585    risc16System_i/vga_0/inst/p_4_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.709 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.485     7.194    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508    41.511    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.098    41.493    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.429    41.064    risc16System_i/vga_0/inst/cur_px_reg[3]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             33.869ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.182ns (21.236%)  route 4.384ns (78.764%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.187     6.585    risc16System_i/vga_0/inst/p_4_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.709 r  risc16System_i/vga_0/inst/cur_px[4]_i_1/O
                         net (fo=4, routed)           0.485     7.194    risc16System_i/vga_0/inst/cur_px[4]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508    41.511    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[4]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.098    41.493    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.429    41.064    risc16System_i/vga_0/inst/cur_px_reg[4]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 33.869    

Slack (MET) :             33.995ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.182ns (20.880%)  route 4.479ns (79.120%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.626     1.628    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  risc16System_i/vga_0/inst/vcount_reg[4]/Q
                         net (fo=5, routed)           1.007     3.091    risc16System_i/vga_0/inst/vcount_reg__0[4]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.152     3.243 r  risc16System_i/vga_0/inst/vsync_INST_0_i_1/O
                         net (fo=3, routed)           0.890     4.133    risc16System_i/vga_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.459 f  risc16System_i/vga_0/inst/green[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.815     5.274    risc16System_i/vga_0/inst/green[0]_INST_0_i_2_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  risc16System_i/vga_0/inst/green[0]_INST_0_i_1/O
                         net (fo=15, routed)          1.276     6.674    risc16System_i/vga_0/inst/p_4_in
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.798 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_2/O
                         net (fo=4, routed)           0.492     7.289    risc16System_i/vga_0/inst/horz_l_count[3]_i_2_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X37Y71         FDRE (Setup_fdre_C_CE)      -0.205    41.284    risc16System_i/vga_0/inst/horz_l_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                 33.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.558     0.560    risc16System_i/vga_0/inst/clk
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/Q
                         net (fo=7, routed)           0.130     0.831    risc16System_i/vga_0/inst/horz_l_count[0]
    SLICE_X37Y71         LUT4 (Prop_lut4_I2_O)        0.048     0.879 r  risc16System_i/vga_0/inst/horz_l_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.879    risc16System_i/vga_0/inst/horz_l_count[1]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.827     0.829    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[1]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.105     0.678    risc16System_i/vga_0/inst/horz_l_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.558     0.560    risc16System_i/vga_0/inst/clk
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/Q
                         net (fo=7, routed)           0.131     0.832    risc16System_i/vga_0/inst/horz_l_count[0]
    SLICE_X37Y71         LUT4 (Prop_lut4_I1_O)        0.049     0.881 r  risc16System_i/vga_0/inst/horz_l_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.881    risc16System_i/vga_0/inst/horz_l_count[3]_i_3_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.827     0.829    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[3]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.107     0.680    risc16System_i/vga_0/inst/horz_l_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.507%)  route 0.121ns (39.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560     0.562    risc16System_i/vga_0/inst/clk
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  risc16System_i/vga_0/inst/vcount_reg[5]/Q
                         net (fo=10, routed)          0.121     0.824    risc16System_i/vga_0/inst/vcount_reg__0[5]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.869 r  risc16System_i/vga_0/inst/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    risc16System_i/vga_0/inst/vcount[0]_i_1_n_0
    SLICE_X33Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     0.831    risc16System_i/vga_0/inst/clk
    SLICE_X33Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.091     0.666    risc16System_i/vga_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/horz_l_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.558     0.560    risc16System_i/vga_0/inst/clk
    SLICE_X36Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  risc16System_i/vga_0/inst/horz_l_count_reg[0]/Q
                         net (fo=7, routed)           0.131     0.832    risc16System_i/vga_0/inst/horz_l_count[0]
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.877 r  risc16System_i/vga_0/inst/horz_l_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.877    risc16System_i/vga_0/inst/horz_l_count[2]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.827     0.829    risc16System_i/vga_0/inst/clk
    SLICE_X37Y71         FDRE                                         r  risc16System_i/vga_0/inst/horz_l_count_reg[2]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.665    risc16System_i/vga_0/inst/horz_l_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560     0.562    risc16System_i/vga_0/inst/clk
    SLICE_X33Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  risc16System_i/vga_0/inst/vcount_reg[0]/Q
                         net (fo=8, routed)           0.142     0.845    risc16System_i/vga_0/inst/vcount_reg__0[0]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.045     0.890 r  risc16System_i/vga_0/inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    risc16System_i/vga_0/inst/p_0_in__1[3]
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     0.831    risc16System_i/vga_0/inst/clk
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.091     0.666    risc16System_i/vga_0/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.272%)  route 0.145ns (43.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560     0.562    risc16System_i/vga_0/inst/clk
    SLICE_X31Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  risc16System_i/vga_0/inst/vcount_reg[1]/Q
                         net (fo=8, routed)           0.145     0.847    risc16System_i/vga_0/inst/vcount_reg__0[1]
    SLICE_X32Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.892 r  risc16System_i/vga_0/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.892    risc16System_i/vga_0/inst/vcount[5]_i_1_n_0
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     0.831    risc16System_i/vga_0/inst/clk
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.092     0.668    risc16System_i/vga_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.480%)  route 0.149ns (44.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.560     0.562    risc16System_i/vga_0/inst/clk
    SLICE_X36Y69         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  risc16System_i/vga_0/inst/hcount_reg[5]/Q
                         net (fo=9, routed)           0.149     0.852    risc16System_i/vga_0/inst/hcount_reg__0[5]
    SLICE_X35Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.897 r  risc16System_i/vga_0/inst/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.897    risc16System_i/vga_0/inst/p_0_in__0[9]
    SLICE_X35Y69         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     0.831    risc16System_i/vga_0/inst/clk
    SLICE_X35Y69         FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.091     0.667    risc16System_i/vga_0/inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.559     0.561    risc16System_i/vga_0/inst/clk
    SLICE_X35Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  risc16System_i/vga_0/inst/vcount_reg[7]/Q
                         net (fo=8, routed)           0.179     0.881    risc16System_i/vga_0/inst/vcount_reg__0[7]
    SLICE_X35Y70         LUT5 (Prop_lut5_I1_O)        0.042     0.923 r  risc16System_i/vga_0/inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    risc16System_i/vga_0/inst/vcount[8]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.828     0.830    risc16System_i/vga_0/inst/clk
    SLICE_X35Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.107     0.668    risc16System_i/vga_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/cur_px_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/cur_px_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.562     0.564    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  risc16System_i/vga_0/inst/cur_px_reg[2]/Q
                         net (fo=8, routed)           0.185     0.889    risc16System_i/vga_0/inst/cur_px_reg[2]_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I1_O)        0.042     0.931 r  risc16System_i/vga_0/inst/cur_px[3]_i_1/O
                         net (fo=1, routed)           0.000     0.931    risc16System_i/vga_0/inst/cur_px[3]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.831     0.833    risc16System_i/vga_0/inst/clk
    SLICE_X36Y67         FDRE                                         r  risc16System_i/vga_0/inst/cur_px_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.107     0.671    risc16System_i/vga_0/inst/cur_px_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.211%)  route 0.170ns (42.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.559     0.561    risc16System_i/vga_0/inst/clk
    SLICE_X35Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  risc16System_i/vga_0/inst/vcount_reg[8]/Q
                         net (fo=7, routed)           0.170     0.858    risc16System_i/vga_0/inst/vcount_reg__0[8]
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.099     0.957 r  risc16System_i/vga_0/inst/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.957    risc16System_i/vga_0/inst/p_0_in__1[9]
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=40, routed)          0.829     0.831    risc16System_i/vga_0/inst/clk
    SLICE_X32Y70         FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.092     0.689    risc16System_i/vga_0/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y70     risc16System_i/vga_0/inst/cur_line_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y70     risc16System_i/vga_0/inst/cur_line_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y68     risc16System_i/vga_0/inst/cur_px_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y70     risc16System_i/vga_0/inst/cur_line_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y70     risc16System_i/vga_0/inst/cur_line_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y70     risc16System_i/vga_0/inst/cur_line_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y72     risc16System_i/vga_0/inst/cur_line_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y70     risc16System_i/vga_0/inst/cur_line_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y68     risc16System_i/vga_0/inst/cur_px_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y67     risc16System_i/vga_0/inst/cur_px_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_1
  To Clock:  clkfbout_risc16System_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  risc16System_i/Clocks/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.313ns  (logic 1.064ns (9.405%)  route 10.249ns (90.595%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 17.326 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.481    16.722    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X20Y31         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.746    17.326    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X20Y31         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][0]/C
                         clock pessimism              0.180    17.506    
                         clock uncertainty           -0.035    17.471    
    SLICE_X20Y31         FDRE (Setup_fdre_C_CE)      -0.205    17.266    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][0]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                         -16.722    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.407ns  (logic 1.064ns (9.328%)  route 10.343ns (90.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.430ns = ( 17.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.574    16.815    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.850    17.430    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X13Y22         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][4]/C
                         clock pessimism              0.180    17.610    
                         clock uncertainty           -0.035    17.575    
    SLICE_X13Y22         FDRE (Setup_fdre_C_CE)      -0.205    17.370    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][4]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 1.064ns (9.303%)  route 10.374ns (90.697%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.605    16.846    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X17Y23         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.920    17.500    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X17Y23         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]/C
                         clock pessimism              0.180    17.680    
                         clock uncertainty           -0.035    17.645    
    SLICE_X17Y23         FDRE (Setup_fdre_C_CE)      -0.205    17.440    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][15]
  -------------------------------------------------------------------
                         required time                         17.440    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 1.064ns (9.538%)  route 10.092ns (90.462%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.323    16.564    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.659    17.239    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X13Y29         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][9]/C
                         clock pessimism              0.180    17.419    
                         clock uncertainty           -0.035    17.384    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.205    17.179    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][9]
  -------------------------------------------------------------------
                         required time                         17.179    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.113ns  (logic 1.064ns (9.574%)  route 10.049ns (90.426%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.271ns = ( 17.271 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.281    16.522    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.690    17.271    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X25Y30         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][1]/C
                         clock pessimism              0.180    17.451    
                         clock uncertainty           -0.035    17.415    
    SLICE_X25Y30         FDRE (Setup_fdre_C_CE)      -0.205    17.210    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][1]
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.304ns  (logic 1.064ns (9.413%)  route 10.240ns (90.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 17.434 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.471    16.712    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.853    17.434    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X14Y30         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][7]/C
                         clock pessimism              0.180    17.614    
                         clock uncertainty           -0.035    17.579    
    SLICE_X14Y30         FDRE (Setup_fdre_C_CE)      -0.169    17.410    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][7]
  -------------------------------------------------------------------
                         required time                         17.410    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 1.064ns (9.399%)  route 10.256ns (90.601%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.549ns = ( 17.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.487    16.728    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X26Y22         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.968    17.549    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X26Y22         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][3]/C
                         clock pessimism              0.180    17.729    
                         clock uncertainty           -0.035    17.693    
    SLICE_X26Y22         FDRE (Setup_fdre_C_CE)      -0.205    17.488    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][3]
  -------------------------------------------------------------------
                         required time                         17.488    
                         arrival time                         -16.729    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 1.064ns (9.549%)  route 10.079ns (90.451%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.422ns = ( 17.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.310    16.551    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.842    17.422    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][10]/C
                         clock pessimism              0.180    17.602    
                         clock uncertainty           -0.035    17.567    
    SLICE_X19Y25         FDRE (Setup_fdre_C_CE)      -0.205    17.362    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][10]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 1.064ns (9.549%)  route 10.079ns (90.451%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.422ns = ( 17.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.310    16.551    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.842    17.422    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]/C
                         clock pessimism              0.180    17.602    
                         clock uncertainty           -0.035    17.567    
    SLICE_X19Y25         FDRE (Setup_fdre_C_CE)      -0.205    17.362    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][13]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 1.064ns (9.549%)  route 10.079ns (90.451%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.422ns = ( 17.422 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.806     5.409    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[1]/Q
                         net (fo=126, routed)         3.333     9.198    risc16System_i/Memory/SYS_MEM/inst/pgm_addr[1]
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.152     9.350 f  risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5/O
                         net (fo=14, routed)          2.951    12.301    risc16System_i/Memory/SYS_MEM/inst/mem[239][15]_i_5_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I1_O)        0.332    12.633 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_4/O
                         net (fo=1, routed)           0.484    13.117    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63]_55
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.241 r  risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1/O
                         net (fo=16, routed)          3.310    16.551    risc16System_i/Memory/SYS_MEM/inst/mem[63][15]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.058    15.480    risc16System_i/Memory/MCU/pgm_mem_clk
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.100    15.580 r  risc16System_i/Memory/MCU/mem_clk_INST_0/O
                         net (fo=4372, routed)        1.842    17.422    risc16System_i/Memory/SYS_MEM/inst/clk
    SLICE_X19Y25         FDRE                                         r  risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][2]/C
                         clock pessimism              0.180    17.602    
                         clock uncertainty           -0.035    17.567    
    SLICE_X19Y25         FDRE (Setup_fdre_C_CE)      -0.205    17.362    risc16System_i/Memory/SYS_MEM/inst/mem_reg[63][2]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                  0.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.632     1.552    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X24Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[1]/Q
                         net (fo=1, routed)           0.103     1.796    risc16System_i/programer/CPU_Programmer/inst/byte_in[1]
    SLICE_X27Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.906     2.071    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X27Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]/C
                         clock pessimism             -0.505     1.566    
    SLICE_X27Y31         FDRE (Hold_fdre_C_D)         0.075     1.641    risc16System_i/programer/CPU_Programmer/inst/packet_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.632     1.552    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X24Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[6]/Q
                         net (fo=1, routed)           0.059     1.739    risc16System_i/programer/CPU_Programmer/inst/byte_in[6]
    SLICE_X25Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.906     2.071    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X25Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[6]/C
                         clock pessimism             -0.506     1.565    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.017     1.582    risc16System_i/programer/CPU_Programmer/inst/packet_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.632     1.552    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X24Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[7]/Q
                         net (fo=1, routed)           0.062     1.741    risc16System_i/programer/CPU_Programmer/inst/byte_in[7]
    SLICE_X25Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.906     2.071    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X25Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[7]/C
                         clock pessimism             -0.506     1.565    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.013     1.578    risc16System_i/programer/CPU_Programmer/inst/packet_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.631     1.551    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X31Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[18]/Q
                         net (fo=2, routed)           0.119     1.811    risc16System_i/programer/CPU_Programmer/inst/p_0_in[2]
    SLICE_X32Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.903     2.068    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X32Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.070     1.635    risc16System_i/programer/CPU_Programmer/inst/pgm_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.632     1.552    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X27Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[0]/Q
                         net (fo=2, routed)           0.121     1.814    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[0]
    SLICE_X27Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.907     2.072    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X27Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[0]/C
                         clock pessimism             -0.505     1.567    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.070     1.637    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.631     1.551    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[13]/Q
                         net (fo=2, routed)           0.128     1.820    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[13]
    SLICE_X29Y33         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.906     2.071    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X29Y33         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[13]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.070     1.637    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.632     1.552    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X27Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[12]/Q
                         net (fo=2, routed)           0.124     1.817    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[12]
    SLICE_X27Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.907     2.072    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X27Y32         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[12]/C
                         clock pessimism             -0.505     1.567    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.066     1.633    risc16System_i/programer/CPU_Programmer/inst/pgm_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.759%)  route 0.131ns (48.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.633     1.553    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X22Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  risc16System_i/programer/spi_slave/inst/rx_buff_reg[3]/Q
                         net (fo=2, routed)           0.131     1.825    risc16System_i/programer/spi_slave/inst/rx_buff[3]
    SLICE_X24Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.906     2.071    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X24Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]/C
                         clock pessimism             -0.483     1.588    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.047     1.635    risc16System_i/programer/spi_slave/inst/rx_recv_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 risc16System_i/programer/spi_slave/inst/sclk_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.965%)  route 0.086ns (29.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.634     1.554    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X12Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/sclk_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  risc16System_i/programer/spi_slave/inst/sclk_buff_reg[2]/Q
                         net (fo=6, routed)           0.086     1.803    risc16System_i/programer/spi_slave/inst/sclk_buff[2]
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  risc16System_i/programer/spi_slave/inst/tx_buff_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    risc16System_i/programer/spi_slave/inst/tx_buff_out[0]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.907     2.072    risc16System_i/programer/spi_slave/inst/clk
    SLICE_X13Y31         FDRE                                         r  risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[0]/C
                         clock pessimism             -0.505     1.567    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.091     1.658    risc16System_i/programer/spi_slave/inst/tx_buff_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.631     1.551    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X31Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[11]/Q
                         net (fo=2, routed)           0.122     1.814    risc16System_i/programer/CPU_Programmer/inst/packet_reg_n_0_[11]
    SLICE_X31Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.903     2.068    risc16System_i/programer/CPU_Programmer/inst/clk
    SLICE_X31Y31         FDRE                                         r  risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.072     1.623    risc16System_i/programer/CPU_Programmer/inst/packet_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y48    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y52    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y51    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y42    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y48    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y48    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y52    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y34    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y37    risc16System_i/Memory/SYS_MEM/inst/mem_reg[129][4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y67    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__17/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y67    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__17/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__18/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y69    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__18/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__25/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y60    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__25/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y55    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__14/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y55    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__14/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y67    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__17/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y67    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__17/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__19/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y61    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__20/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y61    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__20/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__22/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y60    risc16System_i/Memory/Video_Buffer_0/inst/px_map_reg_0_31_0_0__22/SP/CLK



