Analysis & Synthesis report for ProcessadorPipeline
Mon Feb 10 08:25:31 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1
  7. Source assignments for MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1
  8. Parameter Settings for User Entity Instance: IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst
 10. Parameter Settings for User Entity Instance: ID_STAGE:inst1|Control:inst8
 11. Parameter Settings for User Entity Instance: MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Feb 10 08:25:31 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProcessadorPipeline                         ;
; Top-level Entity Name              ; ProcessadorPipeline                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                            ; ProcessadorPipeline ; ProcessadorPipeline ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProcessadorPipeline|IF_STAGE:inst|ROM:inst3       ; ROM.vhd         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ProcessadorPipeline|MEM_STAGE:inst4|RAM:b2v_inst1 ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-----------------------------+
; Parameter Name                     ; Value                             ; Type                        ;
+------------------------------------+-----------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                     ;
; WIDTH_A                            ; 32                                ; Signed Integer              ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer              ;
; NUMWORDS_A                         ; 256                               ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                     ;
; WIDTH_B                            ; 1                                 ; Signed Integer              ;
; WIDTHAD_B                          ; 1                                 ; Signed Integer              ;
; NUMWORDS_B                         ; 0                                 ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                     ;
; BYTE_SIZE                          ; 8                                 ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                     ;
; INIT_FILE                          ; ./IF_STAGE/instruction_memory.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_l404                   ; Untyped                     ;
+------------------------------------+-----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_STAGE:inst3|ALU32Bits:b2v_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LW_1           ; 00000 ; Unsigned Binary                                       ;
; LW_2           ; 00001 ; Unsigned Binary                                       ;
; LW_3           ; 00010 ; Unsigned Binary                                       ;
; SW_1           ; 00011 ; Unsigned Binary                                       ;
; SW_2           ; 00100 ; Unsigned Binary                                       ;
; MOV            ; 00101 ; Unsigned Binary                                       ;
; ADD            ; 00110 ; Unsigned Binary                                       ;
; SUB            ; 00111 ; Unsigned Binary                                       ;
; MUL            ; 01000 ; Unsigned Binary                                       ;
; DIV            ; 01001 ; Unsigned Binary                                       ;
; AND            ; 01010 ; Unsigned Binary                                       ;
; OR             ; 01011 ; Unsigned Binary                                       ;
; SHL            ; 01100 ; Unsigned Binary                                       ;
; SHR            ; 01101 ; Unsigned Binary                                       ;
; CMP            ; 01110 ; Unsigned Binary                                       ;
; NOT            ; 01111 ; Unsigned Binary                                       ;
; JR             ; 10000 ; Unsigned Binary                                       ;
; JPC            ; 10001 ; Unsigned Binary                                       ;
; BRFL           ; 10010 ; Unsigned Binary                                       ;
; CALL           ; 10011 ; Unsigned Binary                                       ;
; RET            ; 10100 ; Unsigned Binary                                       ;
; NOP            ; 10101 ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_STAGE:inst1|Control:inst8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LW_1           ; 00000 ; Unsigned Binary                                  ;
; LW_2           ; 00001 ; Unsigned Binary                                  ;
; LW_3           ; 00010 ; Unsigned Binary                                  ;
; SW_1           ; 00011 ; Unsigned Binary                                  ;
; SW_2           ; 00100 ; Unsigned Binary                                  ;
; MOV            ; 00101 ; Unsigned Binary                                  ;
; ADD            ; 00110 ; Unsigned Binary                                  ;
; SUB            ; 00111 ; Unsigned Binary                                  ;
; MUL            ; 01000 ; Unsigned Binary                                  ;
; DIV            ; 01001 ; Unsigned Binary                                  ;
; AND            ; 01010 ; Unsigned Binary                                  ;
; OR             ; 01011 ; Unsigned Binary                                  ;
; SHL            ; 01100 ; Unsigned Binary                                  ;
; SHR            ; 01101 ; Unsigned Binary                                  ;
; CMP            ; 01110 ; Unsigned Binary                                  ;
; NOT            ; 01111 ; Unsigned Binary                                  ;
; JR             ; 10000 ; Unsigned Binary                                  ;
; JPC            ; 10001 ; Unsigned Binary                                  ;
; BRFL           ; 10010 ; Unsigned Binary                                  ;
; CALL           ; 10011 ; Unsigned Binary                                  ;
; RET            ; 10100 ; Unsigned Binary                                  ;
; NOP            ; 10101 ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_g4v3      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 10 08:25:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/signextend.v
    Info (12023): Found entity 1: SignExtend File: D:/Processador/Quartus/ID_STAGE/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: D:/Processador/Quartus/ID_STAGE/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/instructiondecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: D:/Processador/Quartus/ID_STAGE/InstructionDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/id_ex_register.v
    Info (12023): Found entity 1: ID_EX_Register File: D:/Processador/Quartus/ID_STAGE/ID_EX_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage/control.v
    Info (12023): Found entity 1: Control File: D:/Processador/Quartus/ID_STAGE/Control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: D:/Processador/Quartus/IF_STAGE/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/pcadder.v
    Info (12023): Found entity 1: PCAdder File: D:/Processador/Quartus/IF_STAGE/PCAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: D:/Processador/Quartus/IF_STAGE/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_stage/if_id_register.v
    Info (12023): Found entity 1: IF_ID_Register File: D:/Processador/Quartus/IF_STAGE/IF_ID_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processadorpipeline.bdf
    Info (12023): Found entity 1: ProcessadorPipeline
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.bdf
    Info (12023): Found entity 1: IF_STAGE
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: D:/Processador/Quartus/ROM.vhd Line: 52
    Info (12023): Found entity 1: ROM File: D:/Processador/Quartus/ROM.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/somador.v
    Info (12023): Found entity 1: Somador File: D:/Processador/Quartus/EX_STAGE/Somador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/shiftleft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: D:/Processador/Quartus/EX_STAGE/ShiftLeft2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_32bits.v
    Info (12023): Found entity 1: Mux2to1_32bits File: D:/Processador/Quartus/EX_STAGE/Mux2to1_32bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_5bits.v
    Info (12023): Found entity 1: Mux2to1_5bits File: D:/Processador/Quartus/EX_STAGE/Mux2to1_5bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/ex_mem_register.v
    Info (12023): Found entity 1: EX_MEM_REGISTER File: D:/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/alucontrol.v
    Info (12023): Found entity 1: ALUControl File: D:/Processador/Quartus/EX_STAGE/ALUControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage/alu32bits.v
    Info (12023): Found entity 1: ALU32Bits File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage/mem_wb_register.v
    Info (12023): Found entity 1: MEM_WB_Register File: D:/Processador/Quartus/MEM_STAGE/MEM_WB_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage/extractmsb.v
    Info (12023): Found entity 1: ExtractMSB File: D:/Processador/Quartus/MEM_STAGE/ExtractMSB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage/wb_stage.v
    Info (12023): Found entity 1: WB_Stage File: D:/Processador/Quartus/WB_STAGE/WB_Stage.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: D:/Processador/Quartus/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: D:/Processador/Quartus/RAM.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.bdf
    Info (12023): Found entity 1: ID_STAGE
Info (12127): Elaborating entity "ProcessadorPipeline" for the top level hierarchy
Info (12128): Elaborating entity "IF_STAGE" for hierarchy "IF_STAGE:inst"
Info (12128): Elaborating entity "IF_ID_Register" for hierarchy "IF_STAGE:inst|IF_ID_Register:inst"
Warning (10230): Verilog HDL assignment warning at IF_ID_Register.v(17): truncated value with size 32 to match size of target (8) File: D:/Processador/Quartus/IF_STAGE/IF_ID_Register.v Line: 17
Info (12128): Elaborating entity "ROM" for hierarchy "IF_STAGE:inst|ROM:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" File: D:/Processador/Quartus/ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" File: D:/Processador/Quartus/ROM.vhd Line: 59
Info (12133): Instantiated megafunction "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component" with the following parameter: File: D:/Processador/Quartus/ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./IF_STAGE/instruction_memory.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l404.tdf
    Info (12023): Found entity 1: altsyncram_l404 File: D:/Processador/Quartus/db/altsyncram_l404.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l404" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pm03.tdf
    Info (12023): Found entity 1: altsyncram_pm03 File: D:/Processador/Quartus/db/altsyncram_pm03.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pm03" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|altsyncram_pm03:altsyncram1" File: D:/Processador/Quartus/db/altsyncram_l404.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
Info (12133): Instantiated megafunction "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Processador/Quartus/db/altsyncram_l404.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IF_STAGE:inst|ROM:inst3|altsyncram:altsyncram_component|altsyncram_l404:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "IF_STAGE:inst|ProgramCounter:inst1"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "IF_STAGE:inst|Mux2to1:inst4"
Info (12128): Elaborating entity "PCAdder" for hierarchy "IF_STAGE:inst|PCAdder:inst2"
Warning (12125): Using design file ex_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EX_STAGE File: D:/Processador/Quartus/ex_stage.v Line: 19
Warning (12300): Found the following files while searching for definition of entity "EX_STAGE", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: EX_STAGE.bdf
Info (12128): Elaborating entity "EX_STAGE" for hierarchy "EX_STAGE:inst3"
Info (12128): Elaborating entity "ALU32Bits" for hierarchy "EX_STAGE:inst3|ALU32Bits:b2v_inst" File: D:/Processador/Quartus/ex_stage.v Line: 90
Warning (10764): Verilog HDL warning at ALU32Bits.v(149): converting signed shift amount to unsigned File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 149
Warning (10764): Verilog HDL warning at ALU32Bits.v(153): converting signed shift amount to unsigned File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at ALU32Bits.v(184): variable "RFlagsStored" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 184
Warning (10240): Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable "ALUResult", which holds its previous value in one or more paths through the always construct File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable "MUL_Result", which holds its previous value in one or more paths through the always construct File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[0]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[1]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[2]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[3]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[4]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[5]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[6]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[7]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[8]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[9]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[10]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[11]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[12]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[13]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[14]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[15]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[16]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[17]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[18]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[19]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[20]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[21]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[22]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[23]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[24]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[25]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[26]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[27]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[28]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[29]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[30]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (10041): Inferred latch for "ALUResult[31]" at ALU32Bits.v(44) File: D:/Processador/Quartus/EX_STAGE/ALU32Bits.v Line: 44
Info (12128): Elaborating entity "Somador" for hierarchy "EX_STAGE:inst3|Somador:b2v_inst11" File: D:/Processador/Quartus/ex_stage.v Line: 118
Info (12128): Elaborating entity "EX_MEM_REGISTER" for hierarchy "EX_STAGE:inst3|EX_MEM_REGISTER:b2v_inst12" File: D:/Processador/Quartus/ex_stage.v Line: 141
Info (12128): Elaborating entity "Mux2to1_5bits" for hierarchy "EX_STAGE:inst3|Mux2to1_5bits:b2v_inst13" File: D:/Processador/Quartus/ex_stage.v Line: 148
Info (12128): Elaborating entity "Mux2to1_32bits" for hierarchy "EX_STAGE:inst3|Mux2to1_32bits:b2v_inst8" File: D:/Processador/Quartus/ex_stage.v Line: 157
Info (12128): Elaborating entity "ID_STAGE" for hierarchy "ID_STAGE:inst1"
Info (12128): Elaborating entity "ID_EX_Register" for hierarchy "ID_STAGE:inst1|ID_EX_Register:inst5"
Info (12128): Elaborating entity "Control" for hierarchy "ID_STAGE:inst1|Control:inst8"
Warning (10230): Verilog HDL assignment warning at Control.v(75): truncated value with size 32 to match size of target (1) File: D:/Processador/Quartus/ID_STAGE/Control.v Line: 75
Warning (10230): Verilog HDL assignment warning at Control.v(77): truncated value with size 32 to match size of target (1) File: D:/Processador/Quartus/ID_STAGE/Control.v Line: 77
Warning (10230): Verilog HDL assignment warning at Control.v(85): truncated value with size 32 to match size of target (1) File: D:/Processador/Quartus/ID_STAGE/Control.v Line: 85
Warning (10230): Verilog HDL assignment warning at Control.v(87): truncated value with size 32 to match size of target (1) File: D:/Processador/Quartus/ID_STAGE/Control.v Line: 87
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "ID_STAGE:inst1|InstructionDecoder:inst9"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_STAGE:inst1|RegisterFile:inst7"
Info (12128): Elaborating entity "SignExtend" for hierarchy "ID_STAGE:inst1|SignExtend:inst6"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:inst5"
Warning (12125): Using design file mem_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MEM_STAGE File: D:/Processador/Quartus/mem_stage.v Line: 19
Warning (12300): Found the following files while searching for definition of entity "MEM_STAGE", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: Mem_Stage.bdf
Info (12128): Elaborating entity "MEM_STAGE" for hierarchy "MEM_STAGE:inst4"
Info (12128): Elaborating entity "MEM_WB_Register" for hierarchy "MEM_STAGE:inst4|MEM_WB_Register:b2v_inst" File: D:/Processador/Quartus/mem_stage.v Line: 71
Info (12128): Elaborating entity "RAM" for hierarchy "MEM_STAGE:inst4|RAM:b2v_inst1" File: D:/Processador/Quartus/mem_stage.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" File: D:/Processador/Quartus/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" File: D:/Processador/Quartus/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component" with the following parameter: File: D:/Processador/Quartus/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_memory.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g4v3.tdf
    Info (12023): Found entity 1: altsyncram_g4v3 File: D:/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g4v3" for hierarchy "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eks2.tdf
    Info (12023): Found entity 1: altsyncram_eks2 File: D:/Processador/Quartus/db/altsyncram_eks2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eks2" for hierarchy "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|altsyncram_eks2:altsyncram1" File: D:/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
Info (12133): Instantiated megafunction "MEM_STAGE:inst4|RAM:b2v_inst1|altsyncram:altsyncram_component|altsyncram_g4v3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Processador/Quartus/db/altsyncram_g4v3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "ExtractMSB" for hierarchy "MEM_STAGE:inst4|ExtractMSB:b2v_inst2" File: D:/Processador/Quartus/mem_stage.v Line: 85
Error (12002): Port "IF_ID_Instruction1[10]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[11]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[12]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[13]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[14]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[15]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[16]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[17]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[18]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[19]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[20]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[21]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[22]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[23]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[24]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[25]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[26]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[27]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[28]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[29]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[30]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_Instruction1[31]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[1]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[2]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[3]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[4]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[5]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[6]" does not exist in macrofunction "inst1"
Error (12002): Port "IF_ID_PC4[7]" does not exist in macrofunction "inst1"
Info (144001): Generated suppressed messages file D:/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 29 errors, 17 warnings
    Error: Peak virtual memory: 4810 megabytes
    Error: Processing ended: Mon Feb 10 08:25:31 2025
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg.


