<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: drivers/Inc/stm32f401xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7f36621623353b8f9cb8ae096cf5dafd.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">stm32f401xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file containing all the necessary information about the STM32F401xx MCU.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdio.h&gt;</code><br />
<code>#include &quot;<a class="el" href="Platform__Types_8h_source.html">Platform_Types.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__gpio__driver_8h_source.html">stm32f401xx_gpio_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__rcc__driver_8h_source.html">stm32f401xx_rcc_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__usart__driver_8h_source.html">stm32f401xx_usart_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__i2c__driver_8h_source.html">stm32f401xx_i2c_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__spi__driver_8h_source.html">stm32f401xx_spi_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__nvic__driver_8h_source.html">stm32f401xx_nvic_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__systick__driver_8h_source.html">stm32f401xx_systick_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__timer__driver_8h_source.html">stm32f401xx_timer_driver.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f401xx.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f401xx_8h__incl.png" border="0" usemap="#adrivers_2Inc_2stm32f401xx_8h" alt=""/></div>
<map name="adrivers_2Inc_2stm32f401xx_8h" id="adrivers_2Inc_2stm32f401xx_8h">
<area shape="rect" title="Header file containing all the necessary information about the STM32F401xx MCU." alt="" coords="958,5,1150,32"/>
<area shape="rect" title=" " alt="" coords="5,87,76,114"/>
<area shape="rect" title=" " alt="" coords="100,87,171,114"/>
<area shape="rect" title=" " alt="" coords="195,87,262,114"/>
<area shape="rect" href="Platform__Types_8h.html" title="Defines data types and macros for STM32F401xx microcontrollers." alt="" coords="287,87,421,114"/>
<area shape="rect" href="stm32f401xx__gpio__driver_8h.html" title="Header file for GPIO driver for STM32F401xx microcontroller." alt="" coords="625,169,824,196"/>
<area shape="rect" href="stm32f401xx__rcc__driver_8h.html" title="Header file for RCC (Reset and Clock Control) driver for STM32F401xx MCU." alt="" coords="1196,169,1387,196"/>
<area shape="rect" href="stm32f401xx__usart__driver_8h.html" title="USART driver header file for STM32F401 series microcontrollers." alt="" coords="1181,87,1385,114"/>
<area shape="rect" href="stm32f401xx__nvic__driver_8h.html" title="Header file for NVIC (Nested Vectored Interrupt Controller) driver for STM32F401xx microcontroller." alt="" coords="1411,169,1609,196"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8h.html" title="Header file for STM32F401xx I2C driver." alt="" coords="521,87,712,114"/>
<area shape="rect" href="stm32f401xx__spi__driver_8h.html" title="This file contains definitions and function prototypes for the STM32F401xx SPI driver." alt="" coords="736,87,927,114"/>
<area shape="rect" href="stm32f401xx__systick__driver_8h.html" title="Header file for configuring and controlling the SysTick timer in the STM32F401xx MCU...." alt="" coords="1560,80,1721,121"/>
<area shape="rect" href="stm32f401xx__timer__driver_8h.html" title="Header file providing timer functionalities for the STM32F401xx MCU. This file contains the necessary..." alt="" coords="951,87,1157,114"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f401xx_8h__dep__incl.png" border="0" usemap="#adrivers_2Inc_2stm32f401xx_8hdep" alt=""/></div>
<map name="adrivers_2Inc_2stm32f401xx_8hdep" id="adrivers_2Inc_2stm32f401xx_8hdep">
<area shape="rect" title="Header file containing all the necessary information about the STM32F401xx MCU." alt="" coords="1092,5,1284,32"/>
<area shape="rect" href="servo__motor__driver_8h_source.html" title=" " alt="" coords="75,259,230,300"/>
<area shape="rect" href="stm32f401xx__gpio__driver_8h.html" title="Header file for GPIO driver for STM32F401xx microcontroller." alt="" coords="638,80,818,121"/>
<area shape="rect" href="stm32f401xx__spi__driver_8h.html" title="This file contains definitions and function prototypes for the STM32F401xx SPI driver." alt="" coords="1541,169,1721,211"/>
<area shape="rect" href="stm32f401xx__spi__driver_8c.html" title="Contains the implementation of the SPI driver APIs for STM32F401." alt="" coords="1540,259,1722,300"/>
<area shape="rect" href="stm32f401xx__timer__driver_8h.html" title="Header file providing timer functionalities for the STM32F401xx MCU. This file contains the necessary..." alt="" coords="26,169,206,211"/>
<area shape="rect" href="stm32f401xx__usart__driver_8h.html" title="USART driver header file for STM32F401 series microcontrollers." alt="" coords="1234,169,1414,211"/>
<area shape="rect" href="stm32f401xx__nvic__driver_8h.html" title="Header file for NVIC (Nested Vectored Interrupt Controller) driver for STM32F401xx microcontroller." alt="" coords="1098,80,1278,121"/>
<area shape="rect" href="stm32f401xx__rcc__driver_8h.html" title="Header file for RCC (Reset and Clock Control) driver for STM32F401xx MCU." alt="" coords="1378,80,1558,121"/>
<area shape="rect" href="stm32f401xx__systick__driver_8h.html" title="Header file for configuring and controlling the SysTick timer in the STM32F401xx MCU...." alt="" coords="842,80,1022,121"/>
<area shape="rect" href="ecu_8h.html" title="Header file containing all the necessary information about the STM32F401xx MCU." alt="" coords="506,348,586,375"/>
<area shape="rect" href="app__states_8h.html" title="Header file containing definitions and macros for managing application states on the STM32F401xx MCU." alt="" coords="418,423,546,449"/>
<area shape="rect" href="ecu_8c.html" title="Header file containing all necessary information and functionality for managing STM32F401xx MCU&#45;based..." alt="" coords="570,423,650,449"/>
<area shape="rect" href="app__states_8c.html" title="Application state machine implementation for managing entry/exit gates and parking slots using the ST..." alt="" coords="418,497,546,524"/>
<area shape="rect" href="keypad__driver_8h.html" title="Header file for the STM32F401xx microcontroller keypad driver." alt="" coords="282,177,457,203"/>
<area shape="rect" href="lcd__driver_8h.html" title="Header file for the STM32F401xx microcontroller LCD driver." alt="" coords="859,177,1006,203"/>
<area shape="rect" href="led__driver_8h.html" title="Header file for the STM32F401xx microcontroller LED driver." alt="" coords="481,177,629,203"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8h.html" title="Header file for STM32F401xx I2C driver." alt="" coords="1030,169,1210,211"/>
<area shape="rect" href="stm32f401xx__gpio__driver_8c.html" title="GPIO driver for STM32F401xx microcontroller." alt="" coords="654,169,835,211"/>
<area shape="rect" href="keypad__driver_8c.html" title="Source file for the keypad driver, implementing functionality to initialize and read input from a key..." alt="" coords="333,266,508,293"/>
<area shape="rect" href="lcd__driver_8c.html" title="Contains functions for controlling an LCD using an STM32F401xx MCU." alt="" coords="756,266,903,293"/>
<area shape="rect" href="led__driver_8c.html" title="LED Driver Functions for STM32F401xx MCU." alt="" coords="584,266,732,293"/>
<area shape="rect" href="eeprom__flash_8h.html" title="Header file for EEPROM flash memory operations." alt="" coords="1010,266,1182,293"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8c.html" title="I2C Peripheral Driver Implementation for STM32F103C6." alt="" coords="1234,259,1415,300"/>
<area shape="rect" href="eeprom__flash_8c.html" title="Implementation of EEPROM flash memory operations for STM32F401xx MCU." alt="" coords="1010,348,1182,375"/>
</map>
</div>
</div>
<p><a href="stm32f401xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNVIC__TypeDef.html">NVIC_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCB__TypeDef.html">SCB_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSTK__TypeDef.html">STK_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="structGPIO__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__TypeDef.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="structRCC__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEXTI__TypeDef.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="structEXTI__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSART__TypeDef.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="structUSART__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__TypeDef.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="structSPI__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structI2C__TypeDef.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="structI2C__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCRC__TypeDef.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="structCRC__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM1__TypeDef.html">TIM1_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6bfd7b423502349e3724700e9b66526f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__BASE__ADDRESSES.html#ga6bfd7b423502349e3724700e9b66526f">FLASH_MEMORY_BASE</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="memdesc:ga6bfd7b423502349e3724700e9b66526f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Flash memory. <br /></td></tr>
<tr class="separator:ga6bfd7b423502349e3724700e9b66526f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45c35d6d6d9b1120517dcce64705e21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__BASE__ADDRESSES.html#gac45c35d6d6d9b1120517dcce64705e21">SYSTEM_MEMORY_BASE</a>&#160;&#160;&#160;0x1FFFF000UL</td></tr>
<tr class="memdesc:gac45c35d6d6d9b1120517dcce64705e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System memory. <br /></td></tr>
<tr class="separator:gac45c35d6d6d9b1120517dcce64705e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae074603a4bf33da08b3a07b7dcdbb87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__BASE__ADDRESSES.html#gaae074603a4bf33da08b3a07b7dcdbb87">SRAM_MEMORY_BASE</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="memdesc:gaae074603a4bf33da08b3a07b7dcdbb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SRAM memory. <br /></td></tr>
<tr class="separator:gaae074603a4bf33da08b3a07b7dcdbb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac328996b7853b5fa35cf22b46b92a6cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__BASE__ADDRESSES.html#gac328996b7853b5fa35cf22b46b92a6cc">PERIPHERALS_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="memdesc:gac328996b7853b5fa35cf22b46b92a6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Peripheral registers. <br /></td></tr>
<tr class="separator:gac328996b7853b5fa35cf22b46b92a6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837f98943b477a437ce478580534340b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__BASE__ADDRESSES.html#ga837f98943b477a437ce478580534340b">CORTEX_M4_INTERNAL_BASE</a>&#160;&#160;&#160;0xE0000000UL</td></tr>
<tr class="memdesc:ga837f98943b477a437ce478580534340b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Cortex-M4 internal peripherals. <br /></td></tr>
<tr class="separator:ga837f98943b477a437ce478580534340b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0288691785a5f868238e0468b39523d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a>&#160;&#160;&#160;0xE000E100UL</td></tr>
<tr class="memdesc:gaa0288691785a5f868238e0468b39523d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of NVIC (Nested Vectored Interrupt Controller) <br /></td></tr>
<tr class="separator:gaa0288691785a5f868238e0468b39523d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a>&#160;&#160;&#160;0xE000ED00UL</td></tr>
<tr class="memdesc:gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System Control Block (SCB) <br /></td></tr>
<tr class="separator:gad55a7ddb8d4b2398b0c1cfec76c0d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b77fde5300186cbf81428a13b8d97f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#ga1b77fde5300186cbf81428a13b8d97f2">STK_BASE</a>&#160;&#160;&#160;0xE000E010UL</td></tr>
<tr class="memdesc:ga1b77fde5300186cbf81428a13b8d97f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SysTick Timer. <br /></td></tr>
<tr class="separator:ga1b77fde5300186cbf81428a13b8d97f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;0x40023800UL</td></tr>
<tr class="memdesc:ga0e681b03f364532055d88f63fec0d99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of RCC (Reset and Clock Control) <br /></td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;0x40023000UL</td></tr>
<tr class="memdesc:ga656a447589e785594cbf2f45c835ad7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of CRC (Cyclic Redundancy Check) <br /></td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;0x40020000UL</td></tr>
<tr class="memdesc:gad7723846cc5db8e43a44d78cf21f6efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOA (General Purpose I/O port A) <br /></td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;0x40020400UL</td></tr>
<tr class="memdesc:gac944a89eb789000ece920c0f89cb6a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOB (General Purpose I/O port B) <br /></td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;0x40020800UL</td></tr>
<tr class="memdesc:ga26f267dc35338eef219544c51f1e6b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOC (General Purpose I/O port C) <br /></td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;0x40020C00UL</td></tr>
<tr class="memdesc:ga1a93ab27129f04064089616910c296ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOD (General Purpose I/O port D) <br /></td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;0x40021000UL</td></tr>
<tr class="memdesc:gab487b1983d936c4fee3e9e88b95aad9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOE (General Purpose I/O port E) <br /></td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;0x40013C00UL</td></tr>
<tr class="memdesc:ga87371508b3bcdcd98cd1ec629be29061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EXTI (External Interrupt/Event Controller) <br /></td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;0x40010000UL</td></tr>
<tr class="memdesc:gaf8aa324ca5011b8173ab16585ed7324a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TIM1 (Timer 1) <br /></td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="memdesc:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TIM2 (Timer 2) <br /></td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;0x40011000UL</td></tr>
<tr class="memdesc:ga86162ab3f740db9026c1320d46938b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART1 (Universal Synchronous/Asynchronous Receiver Transmitter 1) <br /></td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3907fd0387ee832f426f52d568bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>&#160;&#160;&#160;0x40011400UL</td></tr>
<tr class="memdesc:gade4d3907fd0387ee832f426f52d568bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART6 (Universal Synchronous/Asynchronous Receiver Transmitter 6) <br /></td></tr>
<tr class="separator:gade4d3907fd0387ee832f426f52d568bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;0x40013000UL</td></tr>
<tr class="memdesc:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI1 (Serial Peripheral Interface 1) <br /></td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;0x40013800UL</td></tr>
<tr class="memdesc:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SYSCFG (System Configuration Controller) <br /></td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;0x40004400UL</td></tr>
<tr class="memdesc:gade83162a04bca0b15b39018a8e8ec090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART2 (Universal Synchronous/Asynchronous Receiver Transmitter 2) <br /></td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;0x40003800UL</td></tr>
<tr class="memdesc:gac3e357b4c25106ed375fb1affab6bb86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI2 (Serial Peripheral Interface 2) <br /></td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;0x40005400UL</td></tr>
<tr class="memdesc:gacd72dbffb1738ca87c838545c4eb85a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C1 (Inter-Integrated Circuit 1) <br /></td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;0x40005800UL</td></tr>
<tr class="memdesc:ga04bda70f25c795fb79f163b633ad4a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C2 (Inter-Integrated Circuit 2) <br /></td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e97e8ce56ae9f57da1363a937f8a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__NVIC__Instance.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>&#160;&#160;&#160;((<a class="el" href="structNVIC__TypeDef.html">NVIC_TypeDef</a>*)<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a>)</td></tr>
<tr class="separator:gac8e97e8ce56ae9f57da1363a937f8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCB__SCB__Instance.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>&#160;&#160;&#160;((<a class="el" href="structSCB__TypeDef.html">SCB_TypeDef</a>*)<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a>)</td></tr>
<tr class="separator:gaaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbfd9a2b36c64f065ab28c8330bc5010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SysTick__SysTick__Instance.html#gabbfd9a2b36c64f065ab28c8330bc5010">STK</a>&#160;&#160;&#160;((<a class="el" href="structSTK__TypeDef.html">STK_TypeDef</a>*)<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#ga1b77fde5300186cbf81428a13b8d97f2">STK_BASE</a>)</td></tr>
<tr class="separator:gabbfd9a2b36c64f065ab28c8330bc5010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__GPIO__Instances.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__GPIO__Instances.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__GPIO__Instances.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__GPIO__Instances.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__GPIO__Instances.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__RCC__Instance.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="structRCC__TypeDef.html">RCC_TypeDef</a>*)<a class="el" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EXTI__EXTI__Instance.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG__SYSCFG__Instance.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__TIM__Instances.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="structTIM1__TypeDef.html">TIM1_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__TIM__Instances.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="structTIM1__TypeDef.html">TIM1_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__USART__Instances.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="structUSART__TypeDef.html">USART_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__USART__Instances.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="structUSART__TypeDef.html">USART_TypeDef</a>*)<a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__USART__Instances.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="structUSART__TypeDef.html">USART_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td></tr>
<tr class="separator:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__SPI__Instances.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="structSPI__TypeDef.html">SPI_TypeDef</a>*)<a class="el" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__SPI__Instances.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="structSPI__TypeDef.html">SPI_TypeDef</a>*)<a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__I2C__Instances.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="structI2C__TypeDef.html">I2C_TypeDef</a>*)<a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__I2C__Instances.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="structI2C__TypeDef.html">I2C_TypeDef</a>*)<a class="el" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC__CRC__Instance.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="structCRC__TypeDef.html">CRC_TypeDef</a>*)<a class="el" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga7954738eae12426137b23733f12c7c14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Peripheral Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">More...</a><br /></td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gae26dbc9f9c06eb552db052b0603430c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Mode bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">More...</a><br /></td></tr>
<tr class="separator:gae26dbc9f9c06eb552db052b0603430c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>)</td></tr>
<tr class="separator:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gaf03323d716d67da6242e4da7431cd1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Type bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">More...</a><br /></td></tr>
<tr class="separator:gaf03323d716d67da6242e4da7431cd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>)</td></tr>
<tr class="separator:ga67a812813bce3b9996dec37eff310945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga183847901bff6ed293ac42cedcd0a00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the ARP Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">More...</a><br /></td></tr>
<tr class="separator:ga183847901bff6ed293ac42cedcd0a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>)</td></tr>
<tr class="separator:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:gad6320b277f4eb5ad80869cf46509ab63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the PEC Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">More...</a><br /></td></tr>
<tr class="separator:gad6320b277f4eb5ad80869cf46509ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>)</td></tr>
<tr class="separator:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga54ffd903ba1ddb087e7166a83b30d145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the General Call Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">More...</a><br /></td></tr>
<tr class="separator:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>)</td></tr>
<tr class="separator:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Clock Stretching Disable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">More...</a><br /></td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga26478428c37301f88c8fe5a27ab7cff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Start Generation bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">More...</a><br /></td></tr>
<tr class="separator:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>)</td></tr>
<tr class="separator:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:ga1acc4153373e71ad85766145727d751f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Stop Generation bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">More...</a><br /></td></tr>
<tr class="separator:ga1acc4153373e71ad85766145727d751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>)</td></tr>
<tr class="separator:gac560445dddd085e2ec78b6c38d290893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:gac4d488ef9214c8e156aa5789193b1af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Acknowledge Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">More...</a><br /></td></tr>
<tr class="separator:gac4d488ef9214c8e156aa5789193b1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>)</td></tr>
<tr class="separator:ga901752f0d8d57314c1bf5841b4d15927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Acknowledge/PEC Position bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">More...</a><br /></td></tr>
<tr class="separator:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>)</td></tr>
<tr class="separator:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:gae27ac08c854b421c8bbef0f91cb02e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Packet Error Checking bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">More...</a><br /></td></tr>
<tr class="separator:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>)</td></tr>
<tr class="separator:gad603ba46a4c90d87755bc21032343a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memdesc:ga2cbad0729b1263ee12efe299c460c7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Alert bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">More...</a><br /></td></tr>
<tr class="separator:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>)</td></tr>
<tr class="separator:ga2c1f4432707ef457508aa265173d3ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Software Reset bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">More...</a><br /></td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37aa57192c71b1b734815130eeee8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gae37aa57192c71b1b734815130eeee8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Peripheral Clock Frequency bits in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#gae37aa57192c71b1b734815130eeee8cd">More...</a><br /></td></tr>
<tr class="separator:gae37aa57192c71b1b734815130eeee8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gae37aa57192c71b1b734815130eeee8cd">I2C_CR2_FREQ_Pos</a>)</td></tr>
<tr class="separator:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d664ebaabc46a45c4453e17e5132056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga1d664ebaabc46a45c4453e17e5132056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Error Interrupt Enable bit in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#ga1d664ebaabc46a45c4453e17e5132056">More...</a><br /></td></tr>
<tr class="separator:ga1d664ebaabc46a45c4453e17e5132056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbb0dde5e57765d211af8595a728029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1d664ebaabc46a45c4453e17e5132056">I2C_CR2_ITERREN_Pos</a>)</td></tr>
<tr class="separator:ga3cbb0dde5e57765d211af8595a728029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b73580546ba348cd434416f7729d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:gae6b73580546ba348cd434416f7729d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Event Interrupt Enable bit in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#gae6b73580546ba348cd434416f7729d65">More...</a><br /></td></tr>
<tr class="separator:gae6b73580546ba348cd434416f7729d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gae6b73580546ba348cd434416f7729d65">I2C_CR2_ITEVTEN_Pos</a>)</td></tr>
<tr class="separator:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0976d8a817ec970a78137e6bac452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:ga1cf0976d8a817ec970a78137e6bac452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Buffer Interrupt Enable bit in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#ga1cf0976d8a817ec970a78137e6bac452">More...</a><br /></td></tr>
<tr class="separator:ga1cf0976d8a817ec970a78137e6bac452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1cf0976d8a817ec970a78137e6bac452">I2C_CR2_ITBUFEN_Pos</a>)</td></tr>
<tr class="separator:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b0d5b0217bd628743324b8393bc74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:ga69b0d5b0217bd628743324b8393bc74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the DMA Requests Enable bit in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#ga69b0d5b0217bd628743324b8393bc74a">More...</a><br /></td></tr>
<tr class="separator:ga69b0d5b0217bd628743324b8393bc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2987290a42860b8700c2dcfb8eaef399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga69b0d5b0217bd628743324b8393bc74a">I2C_CR2_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga2987290a42860b8700c2dcfb8eaef399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Last DMA Transfer bit in the I2C_CR2 register.  <a href="group__I2C__CR2__Register__Bit__Definitions.html#ga0c908f15a0b4c9e603d17b066fc85b7b">More...</a><br /></td></tr>
<tr class="separator:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga0c908f15a0b4c9e603d17b066fc85b7b">I2C_CR2_LAST_Pos</a>)</td></tr>
<tr class="separator:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_OAR2 register.  <a href="group__I2C__OAR2__Register__Bit__Definitions.html#gabd1b7689ba1197bb496f7b0042e59ac9">More...</a><br /></td></tr>
<tr class="separator:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#gabd1b7689ba1197bb496f7b0042e59ac9">I2C_OAR2_ENDUAL_Pos</a>)</td></tr>
<tr class="separator:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;<a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a></td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d179042a15bdc94dd4477b990082c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga809d88f42d6572f85dd75ab2bb92b243">I2C_OAR2_ADD2_Pos</a>)</td></tr>
<tr class="separator:ga18d179042a15bdc94dd4477b990082c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;<a class="el" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a></td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_SR1 register.  <a href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">More...</a><br /></td></tr>
<tr class="separator:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>)</td></tr>
<tr class="separator:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>)</td></tr>
<tr class="separator:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>)</td></tr>
<tr class="separator:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57e3e98939884a675f561bd0133c73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>)</td></tr>
<tr class="separator:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>)</td></tr>
<tr class="separator:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga380b3695a5b03ae70e411ba048a04e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>)</td></tr>
<tr class="separator:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdceff8db6df40c017f96a5e606ea884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>)</td></tr>
<tr class="separator:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>)</td></tr>
<tr class="separator:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafab03fd640b6661848addb3cd9d38519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>)</td></tr>
<tr class="separator:ga7859c854cc27fefc075eb3a6d67410da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafb0a33028b96b10708bd881b21c17dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>)</td></tr>
<tr class="separator:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>)</td></tr>
<tr class="separator:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>)</td></tr>
<tr class="separator:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga7c0209188a2791eddad0c143ac7f9416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad0c047e24fefb89f3928b37b7695aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>)</td></tr>
<tr class="separator:ga617464b325a3649c9a36ad80386558b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_SR2 register.  <a href="group__I2C__SR2__Register__Bit__Definitions.html#gada5253dbcd3c7d67d0fad31d938f4b5b">More...</a><br /></td></tr>
<tr class="separator:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad723df35fcda84431aefaace405b62b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gada5253dbcd3c7d67d0fad31d938f4b5b">I2C_SR2_MSL_Pos</a>)</td></tr>
<tr class="separator:gad723df35fcda84431aefaace405b62b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a></td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43693f4a5b2f232a145eee42f26a1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa9b4a60a8e919cfe14e222976859b1cd">I2C_SR2_BUSY_Pos</a>)</td></tr>
<tr class="separator:ga43693f4a5b2f232a145eee42f26a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a></td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">I2C_SR2_TRA_Pos</a>)</td></tr>
<tr class="separator:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a></td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e3032167b56ec310c7b81945dc76a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga26e3032167b56ec310c7b81945dc76a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada42e3c3d8e62bfab1117a382def5383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga26e3032167b56ec310c7b81945dc76a4">I2C_SR2_GENCALL_Pos</a>)</td></tr>
<tr class="separator:gada42e3c3d8e62bfab1117a382def5383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a></td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4be26fe6702a976b50628c3df1b352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf4be26fe6702a976b50628c3df1b352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390034d42a7873287b68e9ae3935a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaf4be26fe6702a976b50628c3df1b352c">I2C_SR2_SMBDEFAULT_Pos</a>)</td></tr>
<tr class="separator:gaa390034d42a7873287b68e9ae3935a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a></td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gab3da82932b239f193ac2f57f87c3b1f0">I2C_SR2_SMBHOST_Pos</a>)</td></tr>
<tr class="separator:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a></td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546ae463133d2c719996689e24e61e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga546ae463133d2c719996689e24e61e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga546ae463133d2c719996689e24e61e1f">I2C_SR2_DUALF_Pos</a>)</td></tr>
<tr class="separator:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a></td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f5e12ed830e7d99b241549220a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga332f5e12ed830e7d99b241549220a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga332f5e12ed830e7d99b241549220a3c0">I2C_SR2_PEC_Pos</a>)</td></tr>
<tr class="separator:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR2__Register__Bit__Definitions.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a></td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_CCR register.  <a href="group__I2C__CCR__Register__Bit__Definitions.html#ga908f5b1edffdedba90f8bbb141eedb8a">More...</a><br /></td></tr>
<tr class="separator:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga908f5b1edffdedba90f8bbb141eedb8a">I2C_CCR_CCR_Pos</a>)</td></tr>
<tr class="separator:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga152abc0c5a01abf887e702cbc9fe4f49">I2C_CCR_DUTY_Pos</a>)</td></tr>
<tr class="separator:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CCR__Register__Bit__Definitions.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__TRISE__Register__Bit__Definitions.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gafb08ecb9599f81e5112a25142cb0e98f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_TRISE register.  <a href="group__I2C__TRISE__Register__Bit__Definitions.html#gafb08ecb9599f81e5112a25142cb0e98f">More...</a><br /></td></tr>
<tr class="separator:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__TRISE__Register__Bit__Definitions.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group__I2C__TRISE__Register__Bit__Definitions.html#gafb08ecb9599f81e5112a25142cb0e98f">I2C_TRISE_TRISE_Pos</a>)</td></tr>
<tr class="separator:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__TRISE__Register__Bit__Definitions.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__TRISE__Register__Bit__Definitions.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a></td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6e58efc5730641fd3282ba749e4d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gafe6e58efc5730641fd3282ba749e4d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57d64642fb17fa0f3d90db47c7fb95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CR__Bit__Positions.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gab57d64642fb17fa0f3d90db47c7fb95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLCFGR__Bit__Positions.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLCFGR__Bit__Positions.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLCFGR__Bit__Positions.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLCFGR__Bit__Positions.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLCFGR__Bit__Positions.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c067c52ecd135252c691aad32c0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad7c067c52ecd135252c691aad32c0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga23171ca70972a106109a6e0804385ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CFGR__Bit__Positions.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga022248a1167714f4d847b89243dc5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338d8663c078cf3d73e4bfaa44da093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad338d8663c078cf3d73e4bfaa44da093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33085822ed319bf2549742043e56f55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga33085822ed319bf2549742043e56f55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7017a347f40972bc457594991a5470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaea7017a347f40972bc457594991a5470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425b11a624411ace33a1884128175f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CIR__Bit__Positions.html#ga425b11a624411ace33a1884128175f4f">RCC_CIR_PLLSAIRDYC</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga425b11a624411ace33a1884128175f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae6409c0bc4deeb1c6f6f9870691fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga3ae6409c0bc4deeb1c6f6f9870691fed">RCC_AHB1RSTR_GPIOA</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3ae6409c0bc4deeb1c6f6f9870691fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01318b3223183982c3ec8728e91d6b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga01318b3223183982c3ec8728e91d6b7d">RCC_AHB1RSTR_GPIOB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga01318b3223183982c3ec8728e91d6b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9871c2dbea1e9d4890ddfaa0a56f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadc9871c2dbea1e9d4890ddfaa0a56f20">RCC_AHB1RSTR_GPIOC</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadc9871c2dbea1e9d4890ddfaa0a56f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458f2bcd3d1c56e6286b66d7d6e70763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga458f2bcd3d1c56e6286b66d7d6e70763">RCC_AHB1RSTR_GPIOD</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga458f2bcd3d1c56e6286b66d7d6e70763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6709322729d274b316a586943ab95ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga6709322729d274b316a586943ab95ad2">RCC_AHB1RSTR_GPIOE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6709322729d274b316a586943ab95ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa184b0643a72a65a3ea39b82aacf5951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa184b0643a72a65a3ea39b82aacf5951">RCC_AHB1RSTR_GPIOF</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa184b0643a72a65a3ea39b82aacf5951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a461be715f8dfbb556eca9a433d1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga38a461be715f8dfbb556eca9a433d1f4">RCC_AHB1RSTR_GPIOG</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga38a461be715f8dfbb556eca9a433d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad04f4704d72c596b7178bc2aa7115ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaad04f4704d72c596b7178bc2aa7115ef">RCC_AHB1RSTR_GPIOH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaad04f4704d72c596b7178bc2aa7115ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54e6dafc1543c963e6e77704ecc1ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa54e6dafc1543c963e6e77704ecc1ab9">RCC_AHB1RSTR_GPIOI</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa54e6dafc1543c963e6e77704ecc1ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c85f826c354eca9256509db763798e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga8c85f826c354eca9256509db763798e8">RCC_AHB1RSTR_CRC</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga8c85f826c354eca9256509db763798e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25bff81c7c9a4270ed260bbf43ff0a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga25bff81c7c9a4270ed260bbf43ff0a1d">RCC_AHB1RSTR_DMA1</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga25bff81c7c9a4270ed260bbf43ff0a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd982224b2e61a51ef1c757147d10b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadd982224b2e61a51ef1c757147d10b02">RCC_AHB1RSTR_DMA2</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gadd982224b2e61a51ef1c757147d10b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543390dedceea6c691a8c3936706534b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga543390dedceea6c691a8c3936706534b">RCC_AHB1RSTR_ETHMAC</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga543390dedceea6c691a8c3936706534b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f9a94e5effa12d42de5ee48cbdb925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga96f9a94e5effa12d42de5ee48cbdb925">RCC_AHB1RSTR_OTGHS</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga96f9a94e5effa12d42de5ee48cbdb925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0929b4e26de68c14c6840e1322712071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga0929b4e26de68c14c6840e1322712071">RCC_AHB1RSTR_OTGHSULPI</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga0929b4e26de68c14c6840e1322712071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7db690c6b5dbfd4e46862404fa2573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga3f7db690c6b5dbfd4e46862404fa2573">RCC_AHB2RSTR_DCMI</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3f7db690c6b5dbfd4e46862404fa2573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5851d263a3845270320dd892b36a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga0a5851d263a3845270320dd892b36a98">RCC_AHB2RSTR_CRYP</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0a5851d263a3845270320dd892b36a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5331cc9459525e321048937836277847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga5331cc9459525e321048937836277847">RCC_AHB2RSTR_HASH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5331cc9459525e321048937836277847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6244421ae3cc87a74ce03bb13ee5dc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga6244421ae3cc87a74ce03bb13ee5dc1f">RCC_AHB2RSTR_RNG</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6244421ae3cc87a74ce03bb13ee5dc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d01846e7e5b6946184090cd79c031fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga8d01846e7e5b6946184090cd79c031fd">RCC_AHB2RSTR_OTGFS</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8d01846e7e5b6946184090cd79c031fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1f3de9cbcc9d32216114f8b13779ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB3RSTR__Bit__Positions.html#ga0f1f3de9cbcc9d32216114f8b13779ab">RCC_AHB3RSTR_FSMC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0f1f3de9cbcc9d32216114f8b13779ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0603be12ce449d4dece8265deeb1c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gac0603be12ce449d4dece8265deeb1c8b">RCC_APB1RSTR_TIM2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac0603be12ce449d4dece8265deeb1c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8890b2d7f86e0136a32409427b25b51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga8890b2d7f86e0136a32409427b25b51e">RCC_APB1RSTR_TIM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8890b2d7f86e0136a32409427b25b51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e75b6d94acd4ace9bf92aacef67c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga48e75b6d94acd4ace9bf92aacef67c2b">RCC_APB1RSTR_TIM4</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga48e75b6d94acd4ace9bf92aacef67c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0c392375118e130e3e3208ab99b0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga4c0c392375118e130e3e3208ab99b0d4">RCC_APB1RSTR_TIM5</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4c0c392375118e130e3e3208ab99b0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5bf63c05aab56927dad130f2eae0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gaae5bf63c05aab56927dad130f2eae0e2">RCC_APB1RSTR_TIM6</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaae5bf63c05aab56927dad130f2eae0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838da6a6cc48c99037464044bec85c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga838da6a6cc48c99037464044bec85c07">RCC_APB1RSTR_TIM7</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga838da6a6cc48c99037464044bec85c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837ac34a97050c783d680d395be91b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga837ac34a97050c783d680d395be91b3f">RCC_APB1RSTR_TIM12</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga837ac34a97050c783d680d395be91b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da0ca6c573e2c33b46f22921aa546d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga1da0ca6c573e2c33b46f22921aa546d4">RCC_APB1RSTR_TIM13</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1da0ca6c573e2c33b46f22921aa546d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f249cdf93105441e5375f5f85b89de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga12f249cdf93105441e5375f5f85b89de">RCC_APB1RSTR_TIM14</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga12f249cdf93105441e5375f5f85b89de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176ff20fae842440bff9788cea477c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga20176ff20fae842440bff9788cea477c">RCC_APB1RSTR_WWDG</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga20176ff20fae842440bff9788cea477c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405e469e37a9e664d74a59783b4496d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga405e469e37a9e664d74a59783b4496d1">RCC_APB1RSTR_SPI2</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga405e469e37a9e664d74a59783b4496d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5c47116fc059163a9af5420339b879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga3d5c47116fc059163a9af5420339b879">RCC_APB1RSTR_SPI3</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga3d5c47116fc059163a9af5420339b879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10846caaac27b433a07b4cf124541096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga10846caaac27b433a07b4cf124541096">RCC_APB1RSTR_USART2</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga10846caaac27b433a07b4cf124541096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90320ecf748db6ba3df641ce3ceb8fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga90320ecf748db6ba3df641ce3ceb8fd0">RCC_APB1RSTR_USART3</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga90320ecf748db6ba3df641ce3ceb8fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9569d8fd249496aac9f15f2e300a42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gaa9569d8fd249496aac9f15f2e300a42c">RCC_APB1RSTR_UART4</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaa9569d8fd249496aac9f15f2e300a42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae2139059d70d3567cdb340d8896490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gacae2139059d70d3567cdb340d8896490">RCC_APB1RSTR_UART5</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gacae2139059d70d3567cdb340d8896490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023830ce6d45b6317c0e173aff0fb2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga023830ce6d45b6317c0e173aff0fb2ba">RCC_APB1RSTR_I2C1</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga023830ce6d45b6317c0e173aff0fb2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5723ae1df8b4a9636b705f92fc01f61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5723ae1df8b4a9636b705f92fc01f61e">RCC_APB1RSTR_I2C2</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga5723ae1df8b4a9636b705f92fc01f61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad412001efa6fc10c5694d51ae734d9f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gad412001efa6fc10c5694d51ae734d9f9">RCC_APB1RSTR_I2C3</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gad412001efa6fc10c5694d51ae734d9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f4095012f92c3e4cb64741ca77fdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga38f4095012f92c3e4cb64741ca77fdeb">RCC_APB1RSTR_CAN1</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga38f4095012f92c3e4cb64741ca77fdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a00f71ee4df9cb70b530bd3b2146557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5a00f71ee4df9cb70b530bd3b2146557">RCC_APB1RSTR_CAN2</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga5a00f71ee4df9cb70b530bd3b2146557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382ebffd56fdd11e2c2e68ce08a444d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga382ebffd56fdd11e2c2e68ce08a444d9">RCC_APB1RSTR_PWR</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga382ebffd56fdd11e2c2e68ce08a444d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac504bd9df49ea48373dbe122fe1df230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#gac504bd9df49ea48373dbe122fe1df230">RCC_APB1RSTR_DAC</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gac504bd9df49ea48373dbe122fe1df230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc39ade6618f1d76c106866bb2a46b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga2cc39ade6618f1d76c106866bb2a46b1">RCC_APB1RSTR_UART7</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga2cc39ade6618f1d76c106866bb2a46b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee0d231723745bf48c0fd49f34088d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1RSTR__Bit__Positions.html#ga7ee0d231723745bf48c0fd49f34088d1">RCC_APB1RSTR_UART8</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga7ee0d231723745bf48c0fd49f34088d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0a5ea7b83d01c1056e52ada97bfbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8c0a5ea7b83d01c1056e52ada97bfbac">RCC_APB2RSTR_TIM1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8c0a5ea7b83d01c1056e52ada97bfbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891b0921a9ffd0a951af6f2a0e4a2970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga891b0921a9ffd0a951af6f2a0e4a2970">RCC_APB2RSTR_TIM8</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga891b0921a9ffd0a951af6f2a0e4a2970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74a22d2f631aafac83089916c9d3cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#gac74a22d2f631aafac83089916c9d3cb8">RCC_APB2RSTR_USART1</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac74a22d2f631aafac83089916c9d3cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2013ce0268dc93f5c232817341ff13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8f2013ce0268dc93f5c232817341ff13">RCC_APB2RSTR_USART6</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8f2013ce0268dc93f5c232817341ff13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d245b6dc5bc7c798ef457d70222ab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9d245b6dc5bc7c798ef457d70222ab48">RCC_APB2RSTR_ADC</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9d245b6dc5bc7c798ef457d70222ab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9279222b525358b31d6422c8f0fd4f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9279222b525358b31d6422c8f0fd4f69">RCC_APB2RSTR_SDIO</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9279222b525358b31d6422c8f0fd4f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f676c6c842fc9471d51a50584fbe91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga38f676c6c842fc9471d51a50584fbe91">RCC_APB2RSTR_SPI1</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga38f676c6c842fc9471d51a50584fbe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a869b617b1b8c18fe86eca50ed5cf56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga4a869b617b1b8c18fe86eca50ed5cf56">RCC_APB2RSTR_SYSCFG</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga4a869b617b1b8c18fe86eca50ed5cf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e85c4553f7143a13c62adadadd1f207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#ga3e85c4553f7143a13c62adadadd1f207">RCC_APB2RSTR_TIM9</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3e85c4553f7143a13c62adadadd1f207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee53d097ce4ced69d251a118d4c584c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#gaee53d097ce4ced69d251a118d4c584c1">RCC_APB2RSTR_TIM10</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaee53d097ce4ced69d251a118d4c584c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e88e4a199a2e15d3d61df85b929d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2RSTR__Bit__Positions.html#gaf0e88e4a199a2e15d3d61df85b929d12">RCC_APB2RSTR_TIM11</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaf0e88e4a199a2e15d3d61df85b929d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89002894839d323b05c4b3f674b54470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga89002894839d323b05c4b3f674b54470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2980a6e02550369d05e121ff6f16505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2980a6e02550369d05e121ff6f16505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a50c0506b1014d89224933c6c42e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa7a50c0506b1014d89224933c6c42e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dc004ecb0a2950100a062cda47586f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab1dc004ecb0a2950100a062cda47586f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga197be77b89e9eae127a536bd2601ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d927cfb1d110133bd64989b216a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga70d927cfb1d110133bd64989b216a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f499894f161bdb3e9dfc1a647f634d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga1f499894f161bdb3e9dfc1a647f634d7">RCC_AHB1LPENR_CRCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1f499894f161bdb3e9dfc1a647f634d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421fd0aec3671e054ef18cd290bc164e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga421fd0aec3671e054ef18cd290bc164e">RCC_AHB1LPENR_ETHMACLPEN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga421fd0aec3671e054ef18cd290bc164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga09935984b92821f18c3e00f7e4fbeb62">RCC_AHB1LPENR_ETHMACTXLPEN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga28dc3cec4693215c0db36dcfd8a55ee8">RCC_AHB1LPENR_ETHMACRXLPEN</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa04c4dfda05aebb5efe66518a28e29de">RCC_AHB1LPENR_ETHMACPTPLPEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22df0304104d09ac0be7fe76b0bc06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB1LPENR__Bit__Positions.html#gae22df0304104d09ac0be7fe76b0bc06b">RCC_AHB1LPENR_OTGHSHULPI</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gae22df0304104d09ac0be7fe76b0bc06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga36a5b2e07710be6b18bcf11b817a396d">RCC_AHB2LPENR_CRYPLPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7959241184aefcd08cf78763b38a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2LPENR__Bit__Positions.html#gae7959241184aefcd08cf78763b38a113">RCC_AHB2LPENR_HASHLPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae7959241184aefcd08cf78763b38a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab54623c517f1450a7fde279c2cae864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2LPENR__Bit__Positions.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaab54623c517f1450a7fde279c2cae864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB2LPENR__Bit__Positions.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB3LPENR__Bit__Positions.html#gabf56147909fa8e7f8629c7fd7349ecb3">RCC_AHB3LPENR_FSMCLPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga439a5998fd60c3375411c7db2129ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab7867dc2695855fa9084a13d06a4299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b47fde44967a5a600a042398a9cf3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3b47fde44967a5a600a042398a9cf3c6">RCC_APB1LPENR_TIM12LPEN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3b47fde44967a5a600a042398a9cf3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9897d5f0033623a05997ca222d3a132b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9897d5f0033623a05997ca222d3a132b">RCC_APB1LPENR_TIM13LPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9897d5f0033623a05997ca222d3a132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1af8912fedadb9edead5b31167a310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gacd1af8912fedadb9edead5b31167a310">RCC_APB1LPENR_TIM14LPEN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacd1af8912fedadb9edead5b31167a310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93b42a94b988f4a03bed9ea78b4519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gafb93b42a94b988f4a03bed9ea78b4519">RCC_APB1LPENR_CAN1LPEN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gafb93b42a94b988f4a03bed9ea78b4519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167ad9fc43674d6993a9550ac3b6e70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga167ad9fc43674d6993a9550ac3b6e70f">RCC_APB1LPENR_CAN2LPEN</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga167ad9fc43674d6993a9550ac3b6e70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gaf36a11e89644548702385d548f3f9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880ef558dbbf424fb90c409b04c48226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga880ef558dbbf424fb90c409b04c48226">RCC_APB1LPENR_UART7LPEN</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga880ef558dbbf424fb90c409b04c48226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97752f7c9da5bfb81da7f1724b5e3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB1LPENR__Bit__Positions.html#ga97752f7c9da5bfb81da7f1724b5e3192">RCC_APB1LPENR_UART8LPEN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga97752f7c9da5bfb81da7f1724b5e3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga82580245686c32761e8354fb174ba5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1a808f511ff563f05f32ad3ae6d7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga8a1a808f511ff563f05f32ad3ae6d7c1">RCC_APB2LPENR_TIM8LPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8a1a808f511ff563f05f32ad3ae6d7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9570ba4efde9d8e285987233a9f2f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#gad9570ba4efde9d8e285987233a9f2f31">RCC_APB2LPENR_ADCLPEN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad9570ba4efde9d8e285987233a9f2f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__APB2LPENR__Bit__Positions.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__BDCR__Bit__Positions.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__CSR__Bit__Positions.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__SSCGR__Bit__Positions.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f801e25eb841262467f54e7325b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__SSCGR__Bit__Positions.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0f801e25eb841262467f54e7325b7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__SSCGR__Bit__Positions.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga392689f6486224a7f19d7ad0cd195687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__SSCGR__Bit__Positions.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c599fc84dcde859974ed5b334e90f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga0c599fc84dcde859974ed5b334e90f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6a0a911078e837f4c14cc2201e0f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIO__Base__Address__to__Code.html#ga4d6a0a911078e837f4c14cc2201e0f2e">GPIO_BASEADDR_TO_CODE</a>(x)</td></tr>
<tr class="memdesc:ga4d6a0a911078e837f4c14cc2201e0f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to convert GPIO base address to port code.  <a href="group__GPIO__Base__Address__to__Code.html#ga4d6a0a911078e837f4c14cc2201e0f2e">More...</a><br /></td></tr>
<tr class="separator:ga4d6a0a911078e837f4c14cc2201e0f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file containing all the necessary information about the STM32F401xx MCU. </p>
<dl class="section author"><dt>Author</dt><dd>Mohamed Ali Haoufa</dd></dl>
<p>This file provides definitions, memory maps, and register structures for the STM32F401xx series of microcontrollers. It includes base addresses for various memory regions and peripheral registers.</p>
<dl class="section version"><dt>Version</dt><dd>1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2024-09-21</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>This file is designed specifically for the STM32F401xx series microcontrollers. Ensure that all references and addresses are compliant with the specific microcontroller variant being used.</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>(c) 2024 </dd></dl>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
