`timescale 1ns / 1ps

module tb_top_module();
    logic clk, reset, switch_in;

    logic [3:0] count;
    logic [6:0] BCD7_out;
    logic fib_out;
    logic [6:0]switch_out;

    // Instancias de los mï¿½dulos bajo test (DUT)
    top_module topmoduleDUT(
        .clk (clk),
        .reset (reset),
        .switch_in (switch_in),
        .count (count),
        .switch_out (switch_out),
        .fib_out (fib_out),
        .BCD7_out (BCD7_out)
        );

    always #5 clk = ~clk;
    
    initial begin
        clk = 0;
        #4
        switch_in = 1'b1;
        #6
        switch_in = 1'b0;
        #1
        reset = 1;
        #5
        reset = 0;
        #100
        $finish;
    end
endmodule