#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr  6 14:33:51 2024
# Process ID: 13980
# Current directory: C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10548 C:\Users\sarab\Desktop\final_ca_project_hehe\final_ca_project_hehe\final_ca_project_hehe.xpr
# Log file: C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/vivado.log
# Journal file: C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sb08586/Desktop/final_ca_project_hehe' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1206.887 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.Instruction_Fetch
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr  6 15:54:29 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source testbench.tcl
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TOP [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v w ]
add_files -fileset sim_1 C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v
update_compile_order -fileset sim_1
set_property top tb_toppppp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RISC_V_Processor> not found while processing module instance <P> [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim/xsim.dir/tb_toppppp_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 113.898 ; gain = 23.590
INFO: [Common 17-206] Exiting Webtalk at Sat Apr  6 16:56:54 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1206.887 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'sel' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1206.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'opcode' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'Opcode' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:60]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'Funct' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_toppppp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_toppppp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/instructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sim_1/new/tb_toppppp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toppppp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
"xelab -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39153d9b9ddd4095bf862398446a4da9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_toppppp_behav xil_defaultlib.tb_toppppp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'b' [C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.srcs/sources_1/new/top_module_11.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.instructionParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_toppppp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toppppp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sarab/Desktop/final_ca_project_hehe/final_ca_project_hehe/final_ca_project_hehe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_toppppp_behav -key {Behavioral:sim_1:Functional:tb_toppppp} -tclbatch {tb_toppppp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_toppppp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_toppppp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 21:33:53 2024...
