Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp opened at Tue Jan 20 10:11:27 KST 2026
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.7 sec.
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
Execute       ap_set_clock -name default -period 12 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     source ./directive_tmp.tcl 
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
Execute       set_directive_pipeline -off case_3/L_n1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n1_1 
Execute       set_directive_pipeline -off case_3/L_n1_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n1_2 
Execute       set_directive_pipeline -off case_3/L_n2_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n2_1 
Execute       set_directive_pipeline -off case_3/L_n2_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n2_2 
Execute       set_directive_pipeline -off case_3/L_n3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n3_1 
Execute       set_directive_pipeline -off case_3/L_n3_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n3_2 
Execute       set_directive_pipeline case_3/L_n3_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n3_3 
Execute       set_directive_pipeline -off case_3/L_n4_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n4_1 
Execute       set_directive_pipeline -off case_3/L_n4_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n4_2 
Execute       set_directive_pipeline -off case_3/L_n4_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n4_3 
Execute       set_directive_pipeline -off case_3/L_n5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n5_1 
Execute       set_directive_pipeline case_3/L_n5_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n5_2 
Execute       set_directive_pipeline -off case_3/L_n5_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n5_3 
Execute       set_directive_pipeline -off case_3/L_n6_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n6_1 
Execute       set_directive_pipeline case_3/L_n6_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n6_2 
Execute       set_directive_pipeline -off case_3/L_n6_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n6_3 
Execute       set_directive_pipeline -off case_3/L_n7_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n7_1 
Execute       set_directive_pipeline -off case_3/L_n7_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n7_2 
Execute       set_directive_pipeline -off case_3/L_n8_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n8_1 
Execute       set_directive_pipeline case_3/L_n8_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n8_2 
Execute       set_directive_pipeline -off case_3/L_n9_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n9_1 
Execute       set_directive_pipeline -off case_3/L_n9_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n9_2 
Execute       set_directive_pipeline -off case_3/L_n10_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n10_1 
Execute       set_directive_pipeline case_3/L_n10_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n10_2 
Execute       set_directive_pipeline case_3/L_n10_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n10_3 
Execute       set_directive_pipeline case_3/L_s1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_s1_1 
Execute       set_directive_pipeline case_3/L_n11_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n11_1 
Execute       set_directive_pipeline -off case_3/L_n11_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n11_2 
Execute       set_directive_pipeline case_3/L_n12_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n12_1 
Execute       set_directive_pipeline -off case_3/L_n12_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_3/L_n12_2 
Execute       set_directive_pipeline case_3/L_s2_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_s2_1 
Execute       set_directive_pipeline case_3/L_n13_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n13_1 
Execute       set_directive_pipeline case_3/L_n13_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n13_2 
Execute       set_directive_pipeline case_3/L_n13_3 
INFO: [HLS 200-1510] Running: set_directive_pipeline case_3/L_n13_3 
Execute       set_directive_bind_op -op add -impl fabric case_3 m32 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m32 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m33 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m33 
Execute       set_directive_bind_op -op add -impl fabric case_3 m36 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m36 
Execute       set_directive_bind_op -op add -impl fabric case_3 m37 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m37 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m45 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m45 
Execute       set_directive_bind_op -op add -impl fabric case_3 m47 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m47 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m55 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m55 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m56 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m56 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m58 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m58 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m62 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m62 
Execute       set_directive_bind_op -op add -impl fabric case_3 m64 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m64 
Execute       set_directive_bind_op -op add -impl fabric case_3 m68 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m68 
Execute       set_directive_bind_op -op add -impl fabric case_3 m76 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m76 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m82 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m82 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m87 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m87 
Execute       set_directive_bind_op -op add -impl fabric case_3 m88 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m88 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m89 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m89 
Execute       set_directive_bind_op -op add -impl fabric case_3 m92 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m92 
Execute       set_directive_bind_op -op add -impl fabric case_3 m93 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m93 
Execute       set_directive_bind_op -op add -impl fabric case_3 m98 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m98 
Execute       set_directive_bind_op -op add -impl fabric case_3 m99 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m99 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m101 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m101 
Execute       set_directive_bind_op -op add -impl fabric case_3 m103 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m103 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m104 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m104 
Execute       set_directive_bind_op -op add -impl fabric case_3 m109 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m109 
Execute       set_directive_bind_op -op mul -impl fabric case_3 m110 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_3 m110 
Execute       set_directive_bind_op -op add -impl fabric case_3 m112 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric case_3 m112 
Command     ap_source done; 0.2 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector case_3.cc -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.xilinx-performance-pragma-detector.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.93 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.01 seconds; current allocated memory: 250.469 MB.
Execute         set_directive_top case_3 -name=case_3 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'case_3.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling case_3.cc as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang case_3.cc -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.46 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.34 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.96 seconds; current allocated memory: 254.117 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.g.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.34 sec.
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_3 -reflow-float-conversion -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.97 sec.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_3 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=case_3 -mllvm -hls-db-dir -mllvm /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=12 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=3.24 -x ir /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,705 Compile/Link (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 19,705 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,045 Unroll/Inline (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,045 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,023 Unroll/Inline (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,023 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,836 Unroll/Inline (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,836 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,836 Unroll/Inline (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,836 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,257 Array/Struct (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,182 Array/Struct (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,182 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,226 Array/Struct (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,226 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,270 Array/Struct (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,270 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,304 Array/Struct (step 5) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,304 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,216 Performance (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,216 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,170 Performance (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,170 Performance (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,170 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,151 Performance (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,151 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,108 HW Transforms (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,108 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,230 HW Transforms (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,230 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'L_n13_2' is marked as complete unroll implied by the pipeline pragma (case_3.cc:235:18)
INFO: [HLS 214-291] Loop 'L_n13_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:236:22)
INFO: [HLS 214-291] Loop 'L_n12_2' is marked as complete unroll implied by the pipeline pragma (case_3.cc:224:18)
INFO: [HLS 214-291] Loop 'L_n11_2' is marked as complete unroll implied by the pipeline pragma (case_3.cc:211:18)
INFO: [HLS 214-291] Loop 'L_n10_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:192:22)
INFO: [HLS 214-291] Loop 'L_n6_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:145:21)
INFO: [HLS 214-291] Loop 'L_n5_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:134:21)
INFO: [HLS 214-186] Unrolling loop 'L_n13_2' (case_3.cc:235:18) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L_n13_2' (case_3.cc:235:18) in function 'case_3' has been removed because the loop is unrolled completely (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n13_3' (case_3.cc:236:22) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L_n13_3' (case_3.cc:236:22) in function 'case_3' has been removed because the loop is unrolled completely (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n12_2' (case_3.cc:224:18) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n11_2' (case_3.cc:211:18) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n10_3' (case_3.cc:192:22) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L_n10_3' (case_3.cc:192:22) in function 'case_3' has been removed because the loop is unrolled completely (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n6_3' (case_3.cc:145:21) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'L_n5_3' (case_3.cc:134:21) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_15' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_14' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_13' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_12' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_11' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_10' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_9' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_8' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_7' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_6' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_5' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_4' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_3' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_2' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_1' with compact=bit mode in 2-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_0' with compact=bit mode in 2-bits (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_15' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_14' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_13' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_12' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_11' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_10' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_9' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_8' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_7' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_6' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_5' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_4' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_3' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_2' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_1' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_0' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_scalar' since this interface mode only supports scalar types (case_3.cc:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.64 seconds. CPU system time: 0.54 seconds. Elapsed time: 9.19 seconds; current allocated memory: 263.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 263.719 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top case_3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 266.602 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'case_3' (case_3.cc:1:17)...89 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.133 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n3_2'(case_3.cc:99:17) and 'L_n3_3'(case_3.cc:100:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n3_1'(case_3.cc:98:13) and 'L_n3_2'(case_3.cc:99:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n8_1'(case_3.cc:169:13) and 'L_n8_2'(case_3.cc:170:17) in function 'case_3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n3_2' (case_3.cc:99:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n8_1' (case_3.cc:169:13) in function 'case_3'.
Execute             auto_get_db
Command           transform done; 0.16 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.008 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.57 sec.
Command       elaborate done; 16.72 sec.
Execute       ap_eval exec zip -j /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'case_3' ...
Execute         ap_set_top_model case_3 
Execute         get_model_list case_3 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model case_3 
Execute         get_model_list case_3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: case_3
INFO-FLOW: Configuring Module : case_3 ...
Execute         set_default_model case_3 
Execute         apply_spec_resource_limit case_3 
INFO-FLOW: Model list for preprocess: case_3
INFO-FLOW: Preprocessing Module: case_3 ...
Execute         set_default_model case_3 
Execute         cdfg_preprocess -model case_3 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:36): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:74): 'return' does not exist or is optimized away.
Execute         rtl_gen_preprocess case_3 
INFO-FLOW: Model list for synthesis: case_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3 
Execute         schedule -model case_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n3_2_L_n3_3'.
INFO: [SCHED 204-61] Pipelining loop 'L_n8_1_L_n8_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n3_2_L_n3_3'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n8_1_L_n8_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 290.008 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3.
Execute         set_default_model case_3 
Execute         bind -model case_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 290.008 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.bind.adb -f 
INFO-FLOW: Finish binding case_3.
Execute         get_model_list case_3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess case_3 
INFO-FLOW: Model list for RTL generation: case_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3 -top_prefix  -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_scalar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_8_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_8_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_2s_7s_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_2s_3_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_2s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_2s_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_4s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_2s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 290.375 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3 -istop -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3 
Execute         gen_rtl case_3 -istop -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3 
Execute         syn_report -csynth -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.adb 
Execute         db_write -model case_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3 
Execute         export_constraint_db -f -tool general -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute         syn_report -designview -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.design.xml 
Execute         syn_report -csynthDesign -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.rpt -MHOut /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.protoinst 
Execute         sc_get_clocks case_3 
Execute         sc_get_portdomain case_3 
INFO-FLOW: Model list for RTL component generation: case_3
INFO-FLOW: Handling components in module [case_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_6s_4s_10_1_1.
INFO-FLOW: Append model case_3_mul_6s_4s_10_1_1
INFO-FLOW: Found component case_3_mul_6s_2s_8_1_1.
INFO-FLOW: Append model case_3_mul_6s_2s_8_1_1
INFO-FLOW: Found component case_3_mul_5s_5s_5_1_1.
INFO-FLOW: Append model case_3_mul_5s_5s_5_1_1
INFO-FLOW: Found component case_3_mul_4s_4s_8_1_1.
INFO-FLOW: Append model case_3_mul_4s_4s_8_1_1
INFO-FLOW: Found component case_3_mul_3s_2s_3_1_1.
INFO-FLOW: Append model case_3_mul_3s_2s_3_1_1
INFO-FLOW: Found component case_3_mul_5s_4s_9_1_1.
INFO-FLOW: Append model case_3_mul_5s_4s_9_1_1
INFO-FLOW: Found component case_3_mul_4s_2s_6_1_1.
INFO-FLOW: Append model case_3_mul_4s_2s_6_1_1
INFO-FLOW: Found component case_3_mul_5s_2s_7_1_1.
INFO-FLOW: Append model case_3_mul_5s_2s_7_1_1
INFO-FLOW: Found component case_3_mac_muladd_5s_2s_7s_8_4_1.
INFO-FLOW: Append model case_3_mac_muladd_5s_2s_7s_8_4_1
INFO-FLOW: Append model case_3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: case_3_mul_6s_4s_10_1_1 case_3_mul_6s_2s_8_1_1 case_3_mul_5s_5s_5_1_1 case_3_mul_4s_4s_8_1_1 case_3_mul_3s_2s_3_1_1 case_3_mul_5s_4s_9_1_1 case_3_mul_4s_2s_6_1_1 case_3_mul_5s_2s_7_1_1 case_3_mac_muladd_5s_2s_7s_8_4_1 case_3
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model case_3_mul_6s_4s_10_1_1
INFO-FLOW: To file: write model case_3_mul_6s_2s_8_1_1
INFO-FLOW: To file: write model case_3_mul_5s_5s_5_1_1
INFO-FLOW: To file: write model case_3_mul_4s_4s_8_1_1
INFO-FLOW: To file: write model case_3_mul_3s_2s_3_1_1
INFO-FLOW: To file: write model case_3_mul_5s_4s_9_1_1
INFO-FLOW: To file: write model case_3_mul_4s_2s_6_1_1
INFO-FLOW: To file: write model case_3_mul_5s_2s_7_1_1
INFO-FLOW: To file: write model case_3_mac_muladd_5s_2s_7s_8_4_1
INFO-FLOW: To file: write model case_3
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vhdl' dstVlogDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vlog' tclDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db' modelList='case_3_mul_6s_4s_10_1_1
case_3_mul_6s_2s_8_1_1
case_3_mul_5s_5s_5_1_1
case_3_mul_4s_4s_8_1_1
case_3_mul_3s_2s_3_1_1
case_3_mul_5s_4s_9_1_1
case_3_mul_4s_2s_6_1_1
case_3_mul_5s_2s_7_1_1
case_3_mac_muladd_5s_2s_7s_8_4_1
case_3
' expOnly='0'
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 307.812 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='case_3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='case_3_mul_6s_4s_10_1_1
case_3_mul_6s_2s_8_1_1
case_3_mul_5s_5s_5_1_1
case_3_mul_4s_4s_8_1_1
case_3_mul_3s_2s_3_1_1
case_3_mul_5s_4s_9_1_1
case_3_mul_4s_2s_6_1_1
case_3_mul_5s_2s_7_1_1
case_3_mac_muladd_5s_2s_7s_8_4_1
case_3
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.dataonly.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute         sc_get_clocks case_3 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST case_3 MODULE2INSTS {case_3 case_3} INST2MODULE {case_3 case_3} INSTDATA {case_3 {DEPTH 1 CHILDREN {}}} MODULEDATA {case_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_962_p2 SOURCE case_3.cc:84 VARIABLE icmp_ln84 LOOP L_n1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n1_0_2_fu_968_p2 SOURCE case_3.cc:84 VARIABLE i_n1_0_2 LOOP L_n1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_984_p2 SOURCE case_3.cc:85 VARIABLE icmp_ln85 LOOP L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_990_p2 SOURCE case_3.cc:85 VARIABLE add_ln85 LOOP L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m32_fu_1017_p2 SOURCE case_3.cc:86 VARIABLE m32 LOOP L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1022_p2 SOURCE case_3.cc:86 VARIABLE add_ln86 LOOP L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_fu_1035_p2 SOURCE case_3.cc:88 VARIABLE m29 LOOP L_n1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_1062_p2 SOURCE case_3.cc:91 VARIABLE icmp_ln91 LOOP L_n2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n2_0_2_fu_1068_p2 SOURCE case_3.cc:91 VARIABLE i_n2_0_2 LOOP L_n2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln92_fu_1084_p2 SOURCE case_3.cc:92 VARIABLE icmp_ln92 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1090_p2 SOURCE case_3.cc:92 VARIABLE add_ln92 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m37_fu_1130_p2 SOURCE case_3.cc:94 VARIABLE m37 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1136_p2 SOURCE case_3.cc:94 VARIABLE add_ln94 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_1154_p2 SOURCE case_3.cc:95 VARIABLE add_ln95 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_9_fu_1163_p2 SOURCE case_3.cc:95 VARIABLE m29_9 LOOP L_n2_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m41_fu_1192_p2 SOURCE {} VARIABLE m41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_4s_10_1_1_U1 SOURCE case_3.cc:86 VARIABLE m42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m50_fu_1237_p2 SOURCE {} VARIABLE m50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln98_fu_1266_p2 SOURCE case_3.cc:98 VARIABLE icmp_ln98 LOOP L_n3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n3_0_2_fu_1272_p2 SOURCE case_3.cc:98 VARIABLE i_n3_0_2 LOOP L_n3_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln99_fu_1294_p2 SOURCE case_3.cc:99 VARIABLE icmp_ln99 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1300_p2 SOURCE case_3.cc:99 VARIABLE add_ln99 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_fu_1306_p2 SOURCE case_3.cc:100 VARIABLE icmp_ln100 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln6_fu_1312_p3 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6 VARIABLE select_ln6 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m43_fu_1335_p2 SOURCE case_3.cc:103 VARIABLE m43 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_6s_2s_8_1_1_U2 SOURCE case_3.cc:106 VARIABLE mul_ln106 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m46_fu_1377_p2 SOURCE case_3.cc:108 VARIABLE m46 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_1382_p2 SOURCE case_3.cc:108 VARIABLE add_ln108 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_1395_p2 SOURCE case_3.cc:115 VARIABLE add_ln115 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_1400_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_1 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_1409_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_2 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_4_fu_1414_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_4 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_5_fu_1423_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_5 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_1431_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_6 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_7_fu_1440_p2 SOURCE case_3.cc:115 VARIABLE add_ln115_7 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_21_fu_1480_p2 SOURCE case_3.cc:115 VARIABLE m29_21 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_1325_p2 SOURCE case_3.cc:100 VARIABLE add_ln100 LOOP L_n3_2_L_n3_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U3 SOURCE case_3.cc:106 VARIABLE mul_i3092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_8_1_1_U4 SOURCE case_3.cc:22 VARIABLE mul_i2994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i2819_fu_1587_p2 SOURCE {} VARIABLE conv_i2819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U6 SOURCE case_3.cc:22 VARIABLE conv_i2917_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U7 SOURCE case_3.cc:22 VARIABLE conv_i2917_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U8 SOURCE case_3.cc:22 VARIABLE conv_i2917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U9 SOURCE case_3.cc:22 VARIABLE conv_i2917_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U10 SOURCE case_3.cc:22 VARIABLE conv_i2917_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U5 SOURCE case_3.cc:22 VARIABLE conv_i2917_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_fu_1702_p2 SOURCE case_3.cc:22 VARIABLE add_i2718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_1_fu_1707_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_2_fu_1712_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U11 SOURCE {} VARIABLE conv_i2628_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_3_fu_1722_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U12 SOURCE {} VARIABLE conv_i2628_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_4_fu_1732_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U13 SOURCE {} VARIABLE conv_i2628_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U14 SOURCE {} VARIABLE conv_i2628_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U15 SOURCE {} VARIABLE conv_i2628_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U16 SOURCE {} VARIABLE conv_i2628_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U17 SOURCE case_3.cc:22 VARIABLE conv_i2917_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U18 SOURCE {} VARIABLE conv_i2628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U19 SOURCE {} VARIABLE conv_i2628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_5_fu_1771_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_2s_3_1_1_U20 SOURCE case_3.cc:22 VARIABLE conv_i2917_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_6_fu_1781_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i2718_7_fu_1792_p2 SOURCE case_3.cc:22 VARIABLE add_i2718_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_1891_p2 SOURCE case_3.cc:132 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_1901_p2 SOURCE case_3.cc:132 VARIABLE tmp9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6_fu_1911_p2 SOURCE case_3.cc:132 VARIABLE tmp6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11_fu_1921_p2 SOURCE case_3.cc:132 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp13_fu_1931_p2 SOURCE case_3.cc:132 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_1941_p2 SOURCE case_3.cc:132 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_1951_p2 SOURCE case_3.cc:132 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_1961_p2 SOURCE case_3.cc:143 VARIABLE tmp16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp17_fu_1971_p2 SOURCE case_3.cc:143 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp15_fu_1981_p2 SOURCE case_3.cc:143 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp19_fu_1991_p2 SOURCE case_3.cc:143 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_2001_p2 SOURCE case_3.cc:143 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_2011_p2 SOURCE case_3.cc:143 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_2021_p2 SOURCE case_3.cc:143 VARIABLE tmp14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_2031_p2 SOURCE case_3.cc:143 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp26_fu_2037_p2 SOURCE case_3.cc:143 VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp27_fu_2047_p2 SOURCE case_3.cc:143 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp25_fu_2057_p2 SOURCE case_3.cc:143 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp29_fu_2067_p2 SOURCE case_3.cc:143 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_2077_p2 SOURCE case_3.cc:143 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp28_fu_2087_p2 SOURCE case_3.cc:143 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp24_fu_2097_p2 SOURCE case_3.cc:143 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp33_fu_1503_p2 SOURCE case_3.cc:143 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp34_fu_1520_p2 SOURCE case_3.cc:143 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp32_fu_1530_p2 SOURCE case_3.cc:143 VARIABLE tmp32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp36_fu_1544_p2 SOURCE case_3.cc:143 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp37_fu_1621_p2 SOURCE {} VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35_fu_1631_p2 SOURCE case_3.cc:143 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp31_fu_1641_p2 SOURCE case_3.cc:143 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_2110_p2 SOURCE case_3.cc:143 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_2158_p2 SOURCE case_3.cc:143 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp39_fu_2129_p2 SOURCE case_3.cc:106 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m76_fu_1284_p2 SOURCE case_3.cc:86 VARIABLE m76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln155_fu_2219_p2 SOURCE case_3.cc:155 VARIABLE icmp_ln155 LOOP L_n7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n7_0_2_fu_2225_p2 SOURCE case_3.cc:155 VARIABLE i_n7_0_2 LOOP L_n7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_fu_2262_p2 SOURCE case_3.cc:156 VARIABLE icmp_ln156 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_2268_p2 SOURCE case_3.cc:156 VARIABLE add_ln156 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_2s_6_1_1_U22 SOURCE case_3.cc:158 VARIABLE m74 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U23 SOURCE case_3.cc:162 VARIABLE mul_ln162 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_2322_p2 SOURCE case_3.cc:163 VARIABLE add_ln163 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_2327_p2 SOURCE case_3.cc:163 VARIABLE add_ln163_1 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_2_fu_2348_p2 SOURCE case_3.cc:163 VARIABLE add_ln163_2 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_16_fu_2358_p2 SOURCE case_3.cc:163 VARIABLE m29_16 LOOP L_n7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5s_4s_9_1_1_U24 SOURCE case_3.cc:162 VARIABLE m82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5s_4s_9_1_1_U21 SOURCE case_3.cc:22 VARIABLE m87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m88_fu_2241_p2 SOURCE case_3.cc:22 VARIABLE m88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_fu_2397_p2 SOURCE case_3.cc:169 VARIABLE icmp_ln169 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_2403_p2 SOURCE case_3.cc:169 VARIABLE add_ln169 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln170_fu_2412_p2 SOURCE case_3.cc:170 VARIABLE icmp_ln170 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln19_fu_2418_p3 SOURCE /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:19 VARIABLE select_ln19 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m85_fu_2452_p2 SOURCE case_3.cc:174 VARIABLE m85 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_1_fu_2461_p2 SOURCE case_3.cc:180 VARIABLE add_ln180_1 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_2_fu_2471_p2 SOURCE case_3.cc:180 VARIABLE add_ln180_2 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_22_fu_2506_p2 SOURCE case_3.cc:180 VARIABLE m29_22 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_2432_p2 SOURCE case_3.cc:170 VARIABLE add_ln170 LOOP L_n8_1_L_n8_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln183_fu_2547_p2 SOURCE case_3.cc:183 VARIABLE icmp_ln183 LOOP L_n9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_n9_0_2_fu_2553_p2 SOURCE case_3.cc:183 VARIABLE i_n9_0_2 LOOP L_n9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln184_fu_2587_p2 SOURCE case_3.cc:184 VARIABLE icmp_ln184 LOOP L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_2593_p2 SOURCE case_3.cc:184 VARIABLE add_ln184 LOOP L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA yes RTLNAME m92_fu_2612_p2 SOURCE case_3.cc:185 VARIABLE m92 LOOP L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_2621_p2 SOURCE case_3.cc:187 VARIABLE add_ln187 LOOP L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m29_20_fu_2629_p2 SOURCE case_3.cc:187 VARIABLE m29_20 LOOP L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1108_fu_2566_p2 SOURCE {} VARIABLE add_i1108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_3_fu_2996_p2 SOURCE {} VARIABLE conv_i1183_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_4_fu_3005_p2 SOURCE {} VARIABLE conv_i1183_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_fu_3021_p2 SOURCE {} VARIABLE conv_i1183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_1_fu_3027_p2 SOURCE {} VARIABLE conv_i1183_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_2_fu_3033_p2 SOURCE {} VARIABLE conv_i1183_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_7_fu_3039_p2 SOURCE {} VARIABLE conv_i1183_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_6_fu_3045_p2 SOURCE {} VARIABLE conv_i1183_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv_i1183_5_fu_3051_p2 SOURCE {} VARIABLE conv_i1183_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i634_fu_3065_p2 SOURCE {} VARIABLE add_i634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_fu_2717_p2 SOURCE case_3.cc:158 VARIABLE add_i526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_1_fu_2726_p2 SOURCE case_3.cc:158 VARIABLE add_i526_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_2_fu_2735_p2 SOURCE case_3.cc:158 VARIABLE add_i526_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_3_fu_2753_p2 SOURCE case_3.cc:158 VARIABLE add_i526_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_4_fu_2759_p2 SOURCE case_3.cc:158 VARIABLE add_i526_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_5_fu_2768_p2 SOURCE case_3.cc:158 VARIABLE add_i526_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i526_6_fu_2774_p2 SOURCE case_3.cc:158 VARIABLE add_i526_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U25 SOURCE {} VARIABLE conv_i289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U26 SOURCE {} VARIABLE conv_i289_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U27 SOURCE {} VARIABLE conv_i289_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U28 SOURCE {} VARIABLE conv_i289_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U29 SOURCE {} VARIABLE conv_i289_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U30 SOURCE {} VARIABLE conv_i289_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_2s_7_1_1_U31 SOURCE {} VARIABLE conv_i289_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5s_2s_7s_8_4_1_U32 SOURCE {} VARIABLE conv_i289_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp55_fu_3110_p2 SOURCE case_3.cc:190 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp57_fu_3120_p2 SOURCE case_3.cc:190 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp56_fu_3130_p2 SOURCE case_3.cc:190 VARIABLE tmp56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp54_fu_3140_p2 SOURCE case_3.cc:190 VARIABLE tmp54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp59_fu_3146_p2 SOURCE case_3.cc:190 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp61_fu_3156_p2 SOURCE case_3.cc:210 VARIABLE tmp61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp60_fu_3166_p2 SOURCE case_3.cc:210 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp58_fu_3176_p2 SOURCE case_3.cc:210 VARIABLE tmp58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp710_fu_3251_p2 SOURCE case_3.cc:210 VARIABLE tmp710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp139812_fu_2581_p2 SOURCE {} VARIABLE tmp139812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_5s_2s_7s_8_4_1_U32 SOURCE {} VARIABLE conv_i289_7_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp65_fu_2846_p2 SOURCE case_3.cc:223 VARIABLE tmp65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp64_fu_2856_p2 SOURCE case_3.cc:223 VARIABLE tmp64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp63_fu_2882_p2 SOURCE case_3.cc:223 VARIABLE tmp63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5s_2s_7s_8_4_1_U32 SOURCE case_3.cc:223 VARIABLE tmp70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp69_fu_2888_p2 SOURCE case_3.cc:223 VARIABLE tmp69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp77_fu_2927_p2 SOURCE case_3.cc:158 VARIABLE tmp77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp83_fu_2949_p2 SOURCE case_3.cc:223 VARIABLE tmp83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp96_fu_3228_p2 SOURCE case_3.cc:223 VARIABLE tmp96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_3280_p2 SOURCE case_3.cc:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.33 seconds; current allocated memory: 310.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_3.
INFO: [VLOG 209-307] Generating Verilog RTL for case_3.
Execute         syn_report -model case_3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.19 MHz
Command       autosyn done; 3.03 sec.
Command     csynth_design done; 20.79 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:20; Allocated memory: 61.324 MB.
Execute     export_design -evaluate verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=case_3 xml_exists=0
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to case_3
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=21
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=10 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='case_3_mul_6s_4s_10_1_1
case_3_mul_6s_2s_8_1_1
case_3_mul_5s_5s_5_1_1
case_3_mul_4s_4s_8_1_1
case_3_mul_3s_2s_3_1_1
case_3_mul_5s_4s_9_1_1
case_3_mul_4s_2s_6_1_1
case_3_mul_5s_2s_7_1_1
case_3_mac_muladd_5s_2s_7s_8_4_1
case_3
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.dataonly.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute       sc_get_clocks case_3 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/impl.sh
