# Digital-vlsi-soc-design-and-planning
Documentation of my learning journey for this particular course.


<details>
  <summary><strong>ðŸ“˜ Day-wise Digital VLSI SoC Design Journey (Click to Expand)</strong></summary>

  <ul>
    <li>
      <a href="images/day%201%20images">
        ðŸ“… Day 1 â€“ Open-source EDA, OpenLANE & RTL-to-GDS Overview
      </a>
    </li>
    <li>
      <a href="images/day%202%20images">
        ðŸ“… Day 2 â€“ Floorplanning, Placement & Library Characterization
      </a>
    </li>
    <li>
      <a href="images/day%203%20images">
        ðŸ“… Day 3 â€“ Standard Cell Design & SPICE Characterization
      </a>
    </li>
    <li>
      <a href="images/day%204%20images">
        ðŸ“… Day 4 â€“ Timing Analysis & Clock Tree Synthesis
      </a>
    </li>
    <li>
      <a href="images/day%205%20images">
        ðŸ“… Day 5 â€“ Routing, DRC & Final RTL-to-GDS Closure
      </a>
    </li>
  </ul>

</details>


## ðŸ“… Day 1 â€“ OpenLane & Synthesis Flow

### Lab Day 1 â€“ Part 1
<img src="images/day%201%20images/lab%20day%201%20part%201.jpg"/>

### Lab Day 1 â€“ Part 2
<img src="images/day%201%20images/lab%20day%20part%202.JPG"/>

### Lab Day 1 â€“ Part 3
<img src="images/day%201%20images/lab%20day%201%20part%203.jpg"/>

### Lab Day 1 â€“ Part 4
<img src="images/day%201%20images/lab%20day%201%20part%204.jpg"/>

### Lab Day 1 â€“ Part 5
<img src="images/day%201%20images/lab%20day%201%20part%205.jpg"/>

### Lab Day 1 â€“ Part 6
<img src="images/day%201%20images/lab%20day%201%20part%206.jpg"/>

### Lab Day 1 â€“ Part 7
<img src="images/day%201%20images/lab%20day%201%20part%207.jpg"/>

### Lab Day 1 â€“ Part 8
<img src="images/day%201%20images/lab%20day%201%20part%208.jpg"/>

<hr/>

### OpenLane Work Directory (Day 1)
<img src="images/day%201%20images/openlane%20work%20directory%20day%201.jpg"/>

### OpenLane Open (Day 1)
<img src="images/day%201%20images/day%201%20lab%20openlane%20open.jpg"/>

### config.tcl File
<img src="images/day%201%20images/day%201%20lab%20config.tcl%20fike.jpg"/>

### Prep Design â€“ picorv32a
<img src="images/day%201%20images/day%201%20lab%20prep%20-design%20picorv32a.jpg"/>

### New Runs File Created
<img src="images/day%201%20images/day%201%20lab,%20new%20runs%20file%20created.jpg"/>

### Results Folder
<img src="images/day%201%20images/results%20folder%20day%201%20lab.jpg"/>

### Successful Synthesis
<img src="images/day%201%20images/successful%20synthesis.jpg"/>

### Number of Flip-Flops
<img src="images/day%201%20images/no%20of%20ff%201613%20day%201.jpg"/>

### FF Ratio (Final)
<img src="images/day%201%20images/ff%20ratio%20final%20day%201.jpg"/>

### FF Ratio (Percentage)
<img src="images/day%201%20images/ff%20ratio%20in%20percentage%20day%201.jpg"/>

### Synthesised Netlist (Runs Folder)
<img src="images/day%201%20images/synthesised%20netlist%20in%20runs%20folder.jpg"/>

### Synthesised Netlist (Gedit)
<img src="images/day%201%20images/synthesised%20netlist%20in%20gedit%20day%201.jpg"/>

### Yosys Statistics Report
<img src="images/day%201%20images/yosys%20statistics%20report%20day%201.jpg"/>

### Yosys Stats Report (Gedit)
<img src="images/day%201%20images/yosys%20stats%20report%20gedit%20day%201.jpg"/>

### Available Reports
<img src="images/day%201%20images/different%20available%20reports%20day%201.jpg"/>

### OpenSTA Timing Report
<img src="images/day%201%20images/opensta%20timing%20day%201.jpg"/>



