// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv2d_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv2d_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv2d_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> Conv2d_2::ap_ST_fsm_state1 = "1";
const sc_lv<7> Conv2d_2::ap_ST_fsm_state2 = "10";
const sc_lv<7> Conv2d_2::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<7> Conv2d_2::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<7> Conv2d_2::ap_ST_fsm_pp0_stage2 = "10000";
const sc_lv<7> Conv2d_2::ap_ST_fsm_pp0_stage3 = "100000";
const sc_lv<7> Conv2d_2::ap_ST_fsm_state12 = "1000000";
const bool Conv2d_2::ap_const_boolean_1 = true;
const sc_lv<32> Conv2d_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv2d_2::ap_const_lv32_1 = "1";
const sc_lv<1> Conv2d_2::ap_const_lv1_0 = "0";
const sc_lv<32> Conv2d_2::ap_const_lv32_2 = "10";
const bool Conv2d_2::ap_const_boolean_0 = false;
const sc_lv<32> Conv2d_2::ap_const_lv32_3 = "11";
const sc_lv<32> Conv2d_2::ap_const_lv32_5 = "101";
const sc_lv<32> Conv2d_2::ap_const_lv32_6 = "110";
const sc_lv<1> Conv2d_2::ap_const_lv1_1 = "1";
const sc_lv<4> Conv2d_2::ap_const_lv4_0 = "0000";
const sc_lv<2> Conv2d_2::ap_const_lv2_0 = "00";
const sc_lv<3> Conv2d_2::ap_const_lv3_3 = "11";
const sc_lv<32> Conv2d_2::ap_const_lv32_4 = "100";
const sc_lv<4> Conv2d_2::ap_const_lv4_9 = "1001";
const sc_lv<4> Conv2d_2::ap_const_lv4_1 = "1";
const sc_lv<2> Conv2d_2::ap_const_lv2_1 = "1";
const sc_lv<3> Conv2d_2::ap_const_lv3_6 = "110";
const sc_lv<5> Conv2d_2::ap_const_lv5_0 = "00000";
const sc_lv<3> Conv2d_2::ap_const_lv3_1 = "1";
const sc_lv<8> Conv2d_2::ap_const_lv8_1A = "11010";

Conv2d_2::Conv2d_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    forw_back_fadd_32bkb_U70 = new forw_back_fadd_32bkb<1,4,32,32,32>("forw_back_fadd_32bkb_U70");
    forw_back_fadd_32bkb_U70->clk(ap_clk);
    forw_back_fadd_32bkb_U70->reset(ap_rst);
    forw_back_fadd_32bkb_U70->din0(empty_reg_164);
    forw_back_fadd_32bkb_U70->din1(tmp_reg_600);
    forw_back_fadd_32bkb_U70->ce(ap_var_for_const0);
    forw_back_fadd_32bkb_U70->dout(grp_fu_185_p2);
    forw_back_fmul_32cud_U71 = new forw_back_fmul_32cud<1,3,32,32,32>("forw_back_fmul_32cud_U71");
    forw_back_fmul_32cud_U71->clk(ap_clk);
    forw_back_fmul_32cud_U71->reset(ap_rst);
    forw_back_fmul_32cud_U71->din0(conv_out_1_load_reg_585);
    forw_back_fmul_32cud_U71->din1(kernel_load_reg_590);
    forw_back_fmul_32cud_U71->ce(ap_var_for_const0);
    forw_back_fmul_32cud_U71->dout(grp_fu_191_p2);
    forw_back_mac_mulmb6_U72 = new forw_back_mac_mulmb6<1,1,4,6,2,8>("forw_back_mac_mulmb6_U72");
    forw_back_mac_mulmb6_U72->din0(sub_ln36_6_mid2_v_v_2_fu_440_p2);
    forw_back_mac_mulmb6_U72->din1(grp_fu_497_p1);
    forw_back_mac_mulmb6_U72->din2(grp_fu_497_p2);
    forw_back_mac_mulmb6_U72->dout(grp_fu_497_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln31_fu_223_p2);
    sensitive << ( indvar_flatten7_reg_100 );

    SC_METHOD(thread_add_ln32_fu_492_p2);
    sensitive << ( indvars_iv_mid2_reg_514 );

    SC_METHOD(thread_add_ln33_fu_315_p2);
    sensitive << ( sub_ln33_mid2_fu_295_p3 );
    sensitive << ( row_cast5_fu_303_p1 );

    SC_METHOD(thread_add_ln34_fu_366_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_148_p4 );

    SC_METHOD(thread_add_ln36_2_fu_472_p2);
    sensitive << ( row_0_cast1_mid2_cas_fu_449_p1 );
    sensitive << ( grp_fu_497_p3 );

    SC_METHOD(thread_add_ln36_fu_457_p2);
    sensitive << ( sub_ln36_10_mid2_fu_420_p3 );
    sensitive << ( row_0_cast_mid2_cast_fu_453_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln34_fu_360_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln31_fu_217_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_col_0_phi_fu_158_p4);
    sensitive << ( col_0_reg_155 );
    sensitive << ( icmp_ln34_reg_556 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sub_ln36_6_mid2_v_v_s_reg_570 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_148_p4);
    sensitive << ( indvar_flatten_reg_144 );
    sensitive << ( icmp_ln34_reg_556 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln34_reg_560 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_row_0_phi_fu_179_p4);
    sensitive << ( row_0_reg_176 );
    sensitive << ( icmp_ln34_reg_556 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( row_6_reg_595 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln31_fu_217_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_col_8_fu_372_p2);
    sensitive << ( ap_phi_mux_col_0_phi_fu_158_p4 );

    SC_METHOD(thread_col_cast6_fu_195_p1);
    sensitive << ( col_reg_111 );

    SC_METHOD(thread_col_cast6_mid1_fu_269_p1);
    sensitive << ( i_fu_229_p2 );

    SC_METHOD(thread_col_cast7_mid2_fu_265_p1);
    sensitive << ( col_cast7_mid2_v_fu_257_p3 );

    SC_METHOD(thread_col_cast7_mid2_v_fu_257_p3);
    sensitive << ( col_reg_111 );
    sensitive << ( icmp_ln32_fu_235_p2 );
    sensitive << ( i_fu_229_p2 );

    SC_METHOD(thread_col_cast_mid2_fu_273_p1);
    sensitive << ( col_cast7_mid2_v_fu_257_p3 );

    SC_METHOD(thread_conv_out_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln36_fu_467_p1 );

    SC_METHOD(thread_conv_out_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_grp_fu_497_p1);
    sensitive << ( icmp_ln34_fu_360_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_497_p2);
    sensitive << ( row_cast_reg_546 );
    sensitive << ( icmp_ln34_fu_360_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_i_fu_229_p2);
    sensitive << ( col_reg_111 );

    SC_METHOD(thread_icmp_ln31_fu_217_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten7_reg_100 );

    SC_METHOD(thread_icmp_ln32_fu_235_p2);
    sensitive << ( icmp_ln31_fu_217_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvars_iv_reg_122 );

    SC_METHOD(thread_icmp_ln34_fu_360_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_148_p4 );

    SC_METHOD(thread_icmp_ln35_fu_378_p2);
    sensitive << ( indvars_iv_mid2_reg_514 );
    sensitive << ( icmp_ln34_fu_360_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_row_0_phi_fu_179_p4 );

    SC_METHOD(thread_indvars_iv_mid2_fu_241_p3);
    sensitive << ( indvars_iv_reg_122 );
    sensitive << ( icmp_ln32_fu_235_p2 );

    SC_METHOD(thread_j_fu_487_p2);
    sensitive << ( row_mid2_reg_520 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln36_1_fu_477_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_out_matrix_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_matrix_addr_reg_551 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln33_fu_325_p1 );

    SC_METHOD(thread_out_matrix_ce0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_out_matrix_d0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( grp_fu_185_p2 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_matrix_we0);
    sensitive << ( icmp_ln31_fu_217_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln34_reg_556_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_row_0_cast1_mid2_cas_fu_449_p1);
    sensitive << ( row_0_mid2_fu_383_p3 );

    SC_METHOD(thread_row_0_cast_mid2_cast_fu_453_p1);
    sensitive << ( row_0_mid2_fu_383_p3 );

    SC_METHOD(thread_row_0_mid2_fu_383_p3);
    sensitive << ( row_cast4_reg_540 );
    sensitive << ( ap_phi_mux_row_0_phi_fu_179_p4 );
    sensitive << ( icmp_ln35_fu_378_p2 );

    SC_METHOD(thread_row_6_fu_482_p2);
    sensitive << ( row_0_mid2_reg_565 );

    SC_METHOD(thread_row_cast4_fu_307_p1);
    sensitive << ( row_mid2_fu_249_p3 );

    SC_METHOD(thread_row_cast5_fu_303_p1);
    sensitive << ( row_mid2_fu_249_p3 );

    SC_METHOD(thread_row_cast_fu_311_p1);
    sensitive << ( row_mid2_fu_249_p3 );

    SC_METHOD(thread_row_mid2_fu_249_p3);
    sensitive << ( row_reg_133 );
    sensitive << ( icmp_ln32_fu_235_p2 );

    SC_METHOD(thread_sext_ln33_fu_321_p1);
    sensitive << ( add_ln33_fu_315_p2 );

    SC_METHOD(thread_sext_ln36_1_fu_477_p1);
    sensitive << ( add_ln36_2_fu_472_p2 );

    SC_METHOD(thread_sext_ln36_2_fu_463_p1);
    sensitive << ( add_ln36_fu_457_p2 );

    SC_METHOD(thread_shl_ln33_mid1_fu_277_p3);
    sensitive << ( i_fu_229_p2 );

    SC_METHOD(thread_shl_ln36_8_fu_342_p3);
    sensitive << ( ap_phi_mux_col_0_phi_fu_158_p4 );

    SC_METHOD(thread_shl_ln36_8_mid1_fu_402_p3);
    sensitive << ( col_8_fu_372_p2 );

    SC_METHOD(thread_shl_ln36_mid1_fu_390_p3);
    sensitive << ( col_8_fu_372_p2 );

    SC_METHOD(thread_shl_ln7_fu_330_p3);
    sensitive << ( ap_phi_mux_col_0_phi_fu_158_p4 );

    SC_METHOD(thread_shl_ln_fu_199_p3);
    sensitive << ( col_reg_111 );

    SC_METHOD(thread_sub_ln33_4_fu_289_p2);
    sensitive << ( zext_ln33_16_fu_285_p1 );
    sensitive << ( col_cast6_mid1_fu_269_p1 );

    SC_METHOD(thread_sub_ln33_fu_211_p2);
    sensitive << ( zext_ln33_8_fu_207_p1 );
    sensitive << ( col_cast6_fu_195_p1 );

    SC_METHOD(thread_sub_ln33_mid2_fu_295_p3);
    sensitive << ( icmp_ln32_fu_235_p2 );
    sensitive << ( sub_ln33_4_fu_289_p2 );
    sensitive << ( sub_ln33_fu_211_p2 );

    SC_METHOD(thread_sub_ln36_10_fu_354_p2);
    sensitive << ( zext_ln36_2_fu_338_p1 );
    sensitive << ( zext_ln36_3_fu_350_p1 );

    SC_METHOD(thread_sub_ln36_10_mid2_fu_420_p3);
    sensitive << ( icmp_ln35_fu_378_p2 );
    sensitive << ( sub_ln36_fu_414_p2 );
    sensitive << ( sub_ln36_10_fu_354_p2 );

    SC_METHOD(thread_sub_ln36_6_mid2_v_v_1_fu_436_p1);
    sensitive << ( sub_ln36_6_mid2_v_v_s_fu_428_p3 );

    SC_METHOD(thread_sub_ln36_6_mid2_v_v_2_fu_440_p2);
    sensitive << ( col_cast_mid2_reg_535 );
    sensitive << ( sub_ln36_6_mid2_v_v_1_fu_436_p1 );

    SC_METHOD(thread_sub_ln36_6_mid2_v_v_s_fu_428_p3);
    sensitive << ( ap_phi_mux_col_0_phi_fu_158_p4 );
    sensitive << ( icmp_ln35_fu_378_p2 );
    sensitive << ( col_8_fu_372_p2 );

    SC_METHOD(thread_sub_ln36_fu_414_p2);
    sensitive << ( zext_ln36_4_fu_398_p1 );
    sensitive << ( zext_ln36_5_fu_410_p1 );

    SC_METHOD(thread_zext_ln33_16_fu_285_p1);
    sensitive << ( shl_ln33_mid1_fu_277_p3 );

    SC_METHOD(thread_zext_ln33_8_fu_207_p1);
    sensitive << ( shl_ln_fu_199_p3 );

    SC_METHOD(thread_zext_ln33_fu_325_p1);
    sensitive << ( sext_ln33_fu_321_p1 );

    SC_METHOD(thread_zext_ln36_2_fu_338_p1);
    sensitive << ( shl_ln7_fu_330_p3 );

    SC_METHOD(thread_zext_ln36_3_fu_350_p1);
    sensitive << ( shl_ln36_8_fu_342_p3 );

    SC_METHOD(thread_zext_ln36_4_fu_398_p1);
    sensitive << ( shl_ln36_mid1_fu_390_p3 );

    SC_METHOD(thread_zext_ln36_5_fu_410_p1);
    sensitive << ( shl_ln36_8_mid1_fu_402_p3 );

    SC_METHOD(thread_zext_ln36_fu_467_p1);
    sensitive << ( sext_ln36_2_fu_463_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln31_fu_217_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln34_fu_360_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv2d_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, out_matrix_address0, "(port)out_matrix_address0");
    sc_trace(mVcdFile, out_matrix_ce0, "(port)out_matrix_ce0");
    sc_trace(mVcdFile, out_matrix_we0, "(port)out_matrix_we0");
    sc_trace(mVcdFile, out_matrix_d0, "(port)out_matrix_d0");
    sc_trace(mVcdFile, conv_out_1_address0, "(port)conv_out_1_address0");
    sc_trace(mVcdFile, conv_out_1_ce0, "(port)conv_out_1_ce0");
    sc_trace(mVcdFile, conv_out_1_q0, "(port)conv_out_1_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_144, "indvar_flatten_reg_144");
    sc_trace(mVcdFile, col_0_reg_155, "col_0_reg_155");
    sc_trace(mVcdFile, empty_reg_164, "empty_reg_164");
    sc_trace(mVcdFile, row_0_reg_176, "row_0_reg_176");
    sc_trace(mVcdFile, icmp_ln31_fu_217_p2, "icmp_ln31_fu_217_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln31_fu_223_p2, "add_ln31_fu_223_p2");
    sc_trace(mVcdFile, add_ln31_reg_509, "add_ln31_reg_509");
    sc_trace(mVcdFile, indvars_iv_mid2_fu_241_p3, "indvars_iv_mid2_fu_241_p3");
    sc_trace(mVcdFile, indvars_iv_mid2_reg_514, "indvars_iv_mid2_reg_514");
    sc_trace(mVcdFile, row_mid2_fu_249_p3, "row_mid2_fu_249_p3");
    sc_trace(mVcdFile, row_mid2_reg_520, "row_mid2_reg_520");
    sc_trace(mVcdFile, col_cast7_mid2_v_fu_257_p3, "col_cast7_mid2_v_fu_257_p3");
    sc_trace(mVcdFile, col_cast7_mid2_v_reg_525, "col_cast7_mid2_v_reg_525");
    sc_trace(mVcdFile, col_cast7_mid2_fu_265_p1, "col_cast7_mid2_fu_265_p1");
    sc_trace(mVcdFile, col_cast_mid2_fu_273_p1, "col_cast_mid2_fu_273_p1");
    sc_trace(mVcdFile, col_cast_mid2_reg_535, "col_cast_mid2_reg_535");
    sc_trace(mVcdFile, row_cast4_fu_307_p1, "row_cast4_fu_307_p1");
    sc_trace(mVcdFile, row_cast4_reg_540, "row_cast4_reg_540");
    sc_trace(mVcdFile, row_cast_fu_311_p1, "row_cast_fu_311_p1");
    sc_trace(mVcdFile, row_cast_reg_546, "row_cast_reg_546");
    sc_trace(mVcdFile, out_matrix_addr_reg_551, "out_matrix_addr_reg_551");
    sc_trace(mVcdFile, icmp_ln34_fu_360_p2, "icmp_ln34_fu_360_p2");
    sc_trace(mVcdFile, icmp_ln34_reg_556, "icmp_ln34_reg_556");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter2, "ap_block_state11_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln34_reg_556_pp0_iter1_reg, "icmp_ln34_reg_556_pp0_iter1_reg");
    sc_trace(mVcdFile, add_ln34_fu_366_p2, "add_ln34_fu_366_p2");
    sc_trace(mVcdFile, add_ln34_reg_560, "add_ln34_reg_560");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, row_0_mid2_fu_383_p3, "row_0_mid2_fu_383_p3");
    sc_trace(mVcdFile, row_0_mid2_reg_565, "row_0_mid2_reg_565");
    sc_trace(mVcdFile, sub_ln36_6_mid2_v_v_s_fu_428_p3, "sub_ln36_6_mid2_v_v_s_fu_428_p3");
    sc_trace(mVcdFile, sub_ln36_6_mid2_v_v_s_reg_570, "sub_ln36_6_mid2_v_v_s_reg_570");
    sc_trace(mVcdFile, conv_out_1_load_reg_585, "conv_out_1_load_reg_585");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, kernel_load_reg_590, "kernel_load_reg_590");
    sc_trace(mVcdFile, row_6_fu_482_p2, "row_6_fu_482_p2");
    sc_trace(mVcdFile, row_6_reg_595, "row_6_reg_595");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage3_iter0, "ap_block_state6_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, grp_fu_191_p2, "grp_fu_191_p2");
    sc_trace(mVcdFile, tmp_reg_600, "tmp_reg_600");
    sc_trace(mVcdFile, grp_fu_185_p2, "grp_fu_185_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, j_fu_487_p2, "j_fu_487_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, add_ln32_fu_492_p2, "add_ln32_fu_492_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, indvar_flatten7_reg_100, "indvar_flatten7_reg_100");
    sc_trace(mVcdFile, col_reg_111, "col_reg_111");
    sc_trace(mVcdFile, indvars_iv_reg_122, "indvars_iv_reg_122");
    sc_trace(mVcdFile, row_reg_133, "row_reg_133");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_148_p4, "ap_phi_mux_indvar_flatten_phi_fu_148_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_col_0_phi_fu_158_p4, "ap_phi_mux_col_0_phi_fu_158_p4");
    sc_trace(mVcdFile, ap_phi_mux_row_0_phi_fu_179_p4, "ap_phi_mux_row_0_phi_fu_179_p4");
    sc_trace(mVcdFile, zext_ln33_fu_325_p1, "zext_ln33_fu_325_p1");
    sc_trace(mVcdFile, zext_ln36_fu_467_p1, "zext_ln36_fu_467_p1");
    sc_trace(mVcdFile, sext_ln36_1_fu_477_p1, "sext_ln36_1_fu_477_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, shl_ln_fu_199_p3, "shl_ln_fu_199_p3");
    sc_trace(mVcdFile, zext_ln33_8_fu_207_p1, "zext_ln33_8_fu_207_p1");
    sc_trace(mVcdFile, col_cast6_fu_195_p1, "col_cast6_fu_195_p1");
    sc_trace(mVcdFile, icmp_ln32_fu_235_p2, "icmp_ln32_fu_235_p2");
    sc_trace(mVcdFile, i_fu_229_p2, "i_fu_229_p2");
    sc_trace(mVcdFile, shl_ln33_mid1_fu_277_p3, "shl_ln33_mid1_fu_277_p3");
    sc_trace(mVcdFile, zext_ln33_16_fu_285_p1, "zext_ln33_16_fu_285_p1");
    sc_trace(mVcdFile, col_cast6_mid1_fu_269_p1, "col_cast6_mid1_fu_269_p1");
    sc_trace(mVcdFile, sub_ln33_4_fu_289_p2, "sub_ln33_4_fu_289_p2");
    sc_trace(mVcdFile, sub_ln33_fu_211_p2, "sub_ln33_fu_211_p2");
    sc_trace(mVcdFile, sub_ln33_mid2_fu_295_p3, "sub_ln33_mid2_fu_295_p3");
    sc_trace(mVcdFile, row_cast5_fu_303_p1, "row_cast5_fu_303_p1");
    sc_trace(mVcdFile, add_ln33_fu_315_p2, "add_ln33_fu_315_p2");
    sc_trace(mVcdFile, sext_ln33_fu_321_p1, "sext_ln33_fu_321_p1");
    sc_trace(mVcdFile, shl_ln7_fu_330_p3, "shl_ln7_fu_330_p3");
    sc_trace(mVcdFile, shl_ln36_8_fu_342_p3, "shl_ln36_8_fu_342_p3");
    sc_trace(mVcdFile, zext_ln36_2_fu_338_p1, "zext_ln36_2_fu_338_p1");
    sc_trace(mVcdFile, zext_ln36_3_fu_350_p1, "zext_ln36_3_fu_350_p1");
    sc_trace(mVcdFile, icmp_ln35_fu_378_p2, "icmp_ln35_fu_378_p2");
    sc_trace(mVcdFile, col_8_fu_372_p2, "col_8_fu_372_p2");
    sc_trace(mVcdFile, shl_ln36_mid1_fu_390_p3, "shl_ln36_mid1_fu_390_p3");
    sc_trace(mVcdFile, shl_ln36_8_mid1_fu_402_p3, "shl_ln36_8_mid1_fu_402_p3");
    sc_trace(mVcdFile, zext_ln36_4_fu_398_p1, "zext_ln36_4_fu_398_p1");
    sc_trace(mVcdFile, zext_ln36_5_fu_410_p1, "zext_ln36_5_fu_410_p1");
    sc_trace(mVcdFile, sub_ln36_fu_414_p2, "sub_ln36_fu_414_p2");
    sc_trace(mVcdFile, sub_ln36_10_fu_354_p2, "sub_ln36_10_fu_354_p2");
    sc_trace(mVcdFile, sub_ln36_6_mid2_v_v_1_fu_436_p1, "sub_ln36_6_mid2_v_v_1_fu_436_p1");
    sc_trace(mVcdFile, sub_ln36_6_mid2_v_v_2_fu_440_p2, "sub_ln36_6_mid2_v_v_2_fu_440_p2");
    sc_trace(mVcdFile, sub_ln36_10_mid2_fu_420_p3, "sub_ln36_10_mid2_fu_420_p3");
    sc_trace(mVcdFile, row_0_cast_mid2_cast_fu_453_p1, "row_0_cast_mid2_cast_fu_453_p1");
    sc_trace(mVcdFile, add_ln36_fu_457_p2, "add_ln36_fu_457_p2");
    sc_trace(mVcdFile, sext_ln36_2_fu_463_p1, "sext_ln36_2_fu_463_p1");
    sc_trace(mVcdFile, row_0_cast1_mid2_cas_fu_449_p1, "row_0_cast1_mid2_cas_fu_449_p1");
    sc_trace(mVcdFile, grp_fu_497_p3, "grp_fu_497_p3");
    sc_trace(mVcdFile, add_ln36_2_fu_472_p2, "add_ln36_2_fu_472_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, grp_fu_497_p1, "grp_fu_497_p1");
    sc_trace(mVcdFile, grp_fu_497_p2, "grp_fu_497_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage2_iter0, "ap_block_state5_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv2d_2::~Conv2d_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete forw_back_fadd_32bkb_U70;
    delete forw_back_fmul_32cud_U71;
    delete forw_back_mac_mulmb6_U72;
}

void Conv2d_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Conv2d_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        col_0_reg_155 = sub_ln36_6_mid2_v_v_s_reg_570.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
        col_0_reg_155 = col_cast7_mid2_fu_265_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        col_reg_111 = col_cast7_mid2_v_reg_525.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        col_reg_111 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556_pp0_iter1_reg.read()))) {
        empty_reg_164 = grp_fu_185_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
        empty_reg_164 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        indvar_flatten7_reg_100 = add_ln31_reg_509.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten7_reg_100 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_144 = add_ln34_reg_560.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_144 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        indvars_iv_reg_122 = add_ln32_fu_492_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvars_iv_reg_122 = ap_const_lv3_3;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        row_0_reg_176 = row_6_reg_595.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
        row_0_reg_176 = row_cast4_fu_307_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        row_reg_133 = j_fu_487_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        row_reg_133 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln31_reg_509 = add_ln31_fu_223_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln34_reg_560 = add_ln34_fu_366_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0))) {
        col_cast7_mid2_v_reg_525 = col_cast7_mid2_v_fu_257_p3.read();
        col_cast_mid2_reg_535 = col_cast_mid2_fu_273_p1.read();
        indvars_iv_mid2_reg_514 = indvars_iv_mid2_fu_241_p3.read();
        out_matrix_addr_reg_551 =  (sc_lv<4>) (zext_ln33_fu_325_p1.read());
        row_cast4_reg_540 = row_cast4_fu_307_p1.read();
        row_cast_reg_546 = row_cast_fu_311_p1.read();
        row_mid2_reg_520 = row_mid2_fu_249_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()))) {
        conv_out_1_load_reg_585 = conv_out_1_q0.read();
        kernel_load_reg_590 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln34_reg_556 = icmp_ln34_fu_360_p2.read();
        icmp_ln34_reg_556_pp0_iter1_reg = icmp_ln34_reg_556.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_fu_360_p2.read()))) {
        row_0_mid2_reg_565 = row_0_mid2_fu_383_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        row_6_reg_595 = row_6_fu_482_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_fu_360_p2.read()))) {
        sub_ln36_6_mid2_v_v_s_reg_570 = sub_ln36_6_mid2_v_v_s_fu_428_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()))) {
        tmp_reg_600 = grp_fu_191_p2.read();
    }
}

void Conv2d_2::thread_add_ln31_fu_223_p2() {
    add_ln31_fu_223_p2 = (!indvar_flatten7_reg_100.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(indvar_flatten7_reg_100.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Conv2d_2::thread_add_ln32_fu_492_p2() {
    add_ln32_fu_492_p2 = (!indvars_iv_mid2_reg_514.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(indvars_iv_mid2_reg_514.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Conv2d_2::thread_add_ln33_fu_315_p2() {
    add_ln33_fu_315_p2 = (!sub_ln33_mid2_fu_295_p3.read().is_01() || !row_cast5_fu_303_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(sub_ln33_mid2_fu_295_p3.read()) + sc_biguint<5>(row_cast5_fu_303_p1.read()));
}

void Conv2d_2::thread_add_ln34_fu_366_p2() {
    add_ln34_fu_366_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_148_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_indvar_flatten_phi_fu_148_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Conv2d_2::thread_add_ln36_2_fu_472_p2() {
    add_ln36_2_fu_472_p2 = (!row_0_cast1_mid2_cas_fu_449_p1.read().is_01() || !grp_fu_497_p3.read().is_01())? sc_lv<8>(): (sc_biguint<8>(row_0_cast1_mid2_cas_fu_449_p1.read()) + sc_bigint<8>(grp_fu_497_p3.read()));
}

void Conv2d_2::thread_add_ln36_fu_457_p2() {
    add_ln36_fu_457_p2 = (!sub_ln36_10_mid2_fu_420_p3.read().is_01() || !row_0_cast_mid2_cast_fu_453_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(sub_ln36_10_mid2_fu_420_p3.read()) + sc_biguint<9>(row_0_cast_mid2_cast_fu_453_p1.read()));
}

void Conv2d_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void Conv2d_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void Conv2d_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[4];
}

void Conv2d_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[5];
}

void Conv2d_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv2d_2::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[6];
}

void Conv2d_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Conv2d_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state11_pp0_stage0_iter2() {
    ap_block_state11_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state5_pp0_stage2_iter0() {
    ap_block_state5_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state6_pp0_stage3_iter0() {
    ap_block_state6_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv2d_2::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln34_fu_360_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Conv2d_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv2d_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv2d_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_ap_phi_mux_col_0_phi_fu_158_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_col_0_phi_fu_158_p4 = sub_ln36_6_mid2_v_v_s_reg_570.read();
    } else {
        ap_phi_mux_col_0_phi_fu_158_p4 = col_0_reg_155.read();
    }
}

void Conv2d_2::thread_ap_phi_mux_indvar_flatten_phi_fu_148_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_148_p4 = add_ln34_reg_560.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_148_p4 = indvar_flatten_reg_144.read();
    }
}

void Conv2d_2::thread_ap_phi_mux_row_0_phi_fu_179_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_row_0_phi_fu_179_p4 = row_6_reg_595.read();
    } else {
        ap_phi_mux_row_0_phi_fu_179_p4 = row_0_reg_176.read();
    }
}

void Conv2d_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Conv2d_2::thread_col_8_fu_372_p2() {
    col_8_fu_372_p2 = (!ap_phi_mux_col_0_phi_fu_158_p4.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(ap_phi_mux_col_0_phi_fu_158_p4.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Conv2d_2::thread_col_cast6_fu_195_p1() {
    col_cast6_fu_195_p1 = esl_zext<5,2>(col_reg_111.read());
}

void Conv2d_2::thread_col_cast6_mid1_fu_269_p1() {
    col_cast6_mid1_fu_269_p1 = esl_zext<5,2>(i_fu_229_p2.read());
}

void Conv2d_2::thread_col_cast7_mid2_fu_265_p1() {
    col_cast7_mid2_fu_265_p1 = esl_zext<3,2>(col_cast7_mid2_v_fu_257_p3.read());
}

void Conv2d_2::thread_col_cast7_mid2_v_fu_257_p3() {
    col_cast7_mid2_v_fu_257_p3 = (!icmp_ln32_fu_235_p2.read()[0].is_01())? sc_lv<2>(): ((icmp_ln32_fu_235_p2.read()[0].to_bool())? i_fu_229_p2.read(): col_reg_111.read());
}

void Conv2d_2::thread_col_cast_mid2_fu_273_p1() {
    col_cast_mid2_fu_273_p1 = esl_zext<4,2>(col_cast7_mid2_v_fu_257_p3.read());
}

void Conv2d_2::thread_conv_out_1_address0() {
    conv_out_1_address0 =  (sc_lv<10>) (zext_ln36_fu_467_p1.read());
}

void Conv2d_2::thread_conv_out_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        conv_out_1_ce0 = ap_const_logic_1;
    } else {
        conv_out_1_ce0 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_grp_fu_497_p1() {
    grp_fu_497_p1 =  (sc_lv<6>) (ap_const_lv8_1A);
}

void Conv2d_2::thread_grp_fu_497_p2() {
    grp_fu_497_p2 =  (sc_lv<2>) (row_cast_reg_546.read());
}

void Conv2d_2::thread_i_fu_229_p2() {
    i_fu_229_p2 = (!col_reg_111.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(col_reg_111.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Conv2d_2::thread_icmp_ln31_fu_217_p2() {
    icmp_ln31_fu_217_p2 = (!indvar_flatten7_reg_100.read().is_01() || !ap_const_lv4_9.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten7_reg_100.read() == ap_const_lv4_9);
}

void Conv2d_2::thread_icmp_ln32_fu_235_p2() {
    icmp_ln32_fu_235_p2 = (!indvars_iv_reg_122.read().is_01() || !ap_const_lv3_6.is_01())? sc_lv<1>(): sc_lv<1>(indvars_iv_reg_122.read() == ap_const_lv3_6);
}

void Conv2d_2::thread_icmp_ln34_fu_360_p2() {
    icmp_ln34_fu_360_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_148_p4.read().is_01() || !ap_const_lv4_9.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_148_p4.read() == ap_const_lv4_9);
}

void Conv2d_2::thread_icmp_ln35_fu_378_p2() {
    icmp_ln35_fu_378_p2 = (!ap_phi_mux_row_0_phi_fu_179_p4.read().is_01() || !indvars_iv_mid2_reg_514.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_row_0_phi_fu_179_p4.read() == indvars_iv_mid2_reg_514.read());
}

void Conv2d_2::thread_indvars_iv_mid2_fu_241_p3() {
    indvars_iv_mid2_fu_241_p3 = (!icmp_ln32_fu_235_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln32_fu_235_p2.read()[0].to_bool())? ap_const_lv3_3: indvars_iv_reg_122.read());
}

void Conv2d_2::thread_j_fu_487_p2() {
    j_fu_487_p2 = (!row_mid2_reg_520.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(row_mid2_reg_520.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Conv2d_2::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<10>) (sext_ln36_1_fu_477_p1.read());
}

void Conv2d_2::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_out_matrix_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        out_matrix_address0 = out_matrix_addr_reg_551.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_address0 =  (sc_lv<4>) (zext_ln33_fu_325_p1.read());
    } else {
        out_matrix_address0 = "XXXX";
    }
}

void Conv2d_2::thread_out_matrix_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        out_matrix_ce0 = ap_const_logic_1;
    } else {
        out_matrix_ce0 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_out_matrix_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        out_matrix_d0 = grp_fu_185_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        out_matrix_d0 = ap_const_lv32_0;
    } else {
        out_matrix_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Conv2d_2::thread_out_matrix_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln34_reg_556_pp0_iter1_reg.read())))) {
        out_matrix_we0 = ap_const_logic_1;
    } else {
        out_matrix_we0 = ap_const_logic_0;
    }
}

void Conv2d_2::thread_row_0_cast1_mid2_cas_fu_449_p1() {
    row_0_cast1_mid2_cas_fu_449_p1 = esl_zext<8,3>(row_0_mid2_fu_383_p3.read());
}

void Conv2d_2::thread_row_0_cast_mid2_cast_fu_453_p1() {
    row_0_cast_mid2_cast_fu_453_p1 = esl_zext<9,3>(row_0_mid2_fu_383_p3.read());
}

void Conv2d_2::thread_row_0_mid2_fu_383_p3() {
    row_0_mid2_fu_383_p3 = (!icmp_ln35_fu_378_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln35_fu_378_p2.read()[0].to_bool())? row_cast4_reg_540.read(): ap_phi_mux_row_0_phi_fu_179_p4.read());
}

void Conv2d_2::thread_row_6_fu_482_p2() {
    row_6_fu_482_p2 = (!row_0_mid2_reg_565.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(row_0_mid2_reg_565.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Conv2d_2::thread_row_cast4_fu_307_p1() {
    row_cast4_fu_307_p1 = esl_zext<3,2>(row_mid2_fu_249_p3.read());
}

void Conv2d_2::thread_row_cast5_fu_303_p1() {
    row_cast5_fu_303_p1 = esl_zext<5,2>(row_mid2_fu_249_p3.read());
}

void Conv2d_2::thread_row_cast_fu_311_p1() {
    row_cast_fu_311_p1 = esl_zext<8,2>(row_mid2_fu_249_p3.read());
}

void Conv2d_2::thread_row_mid2_fu_249_p3() {
    row_mid2_fu_249_p3 = (!icmp_ln32_fu_235_p2.read()[0].is_01())? sc_lv<2>(): ((icmp_ln32_fu_235_p2.read()[0].to_bool())? ap_const_lv2_0: row_reg_133.read());
}

void Conv2d_2::thread_sext_ln33_fu_321_p1() {
    sext_ln33_fu_321_p1 = esl_sext<32,5>(add_ln33_fu_315_p2.read());
}

void Conv2d_2::thread_sext_ln36_1_fu_477_p1() {
    sext_ln36_1_fu_477_p1 = esl_sext<64,8>(add_ln36_2_fu_472_p2.read());
}

void Conv2d_2::thread_sext_ln36_2_fu_463_p1() {
    sext_ln36_2_fu_463_p1 = esl_sext<32,9>(add_ln36_fu_457_p2.read());
}

void Conv2d_2::thread_shl_ln33_mid1_fu_277_p3() {
    shl_ln33_mid1_fu_277_p3 = esl_concat<2,2>(i_fu_229_p2.read(), ap_const_lv2_0);
}

void Conv2d_2::thread_shl_ln36_8_fu_342_p3() {
    shl_ln36_8_fu_342_p3 = esl_concat<3,2>(ap_phi_mux_col_0_phi_fu_158_p4.read(), ap_const_lv2_0);
}

void Conv2d_2::thread_shl_ln36_8_mid1_fu_402_p3() {
    shl_ln36_8_mid1_fu_402_p3 = esl_concat<3,2>(col_8_fu_372_p2.read(), ap_const_lv2_0);
}

void Conv2d_2::thread_shl_ln36_mid1_fu_390_p3() {
    shl_ln36_mid1_fu_390_p3 = esl_concat<3,5>(col_8_fu_372_p2.read(), ap_const_lv5_0);
}

void Conv2d_2::thread_shl_ln7_fu_330_p3() {
    shl_ln7_fu_330_p3 = esl_concat<3,5>(ap_phi_mux_col_0_phi_fu_158_p4.read(), ap_const_lv5_0);
}

void Conv2d_2::thread_shl_ln_fu_199_p3() {
    shl_ln_fu_199_p3 = esl_concat<2,2>(col_reg_111.read(), ap_const_lv2_0);
}

void Conv2d_2::thread_sub_ln33_4_fu_289_p2() {
    sub_ln33_4_fu_289_p2 = (!zext_ln33_16_fu_285_p1.read().is_01() || !col_cast6_mid1_fu_269_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln33_16_fu_285_p1.read()) - sc_biguint<5>(col_cast6_mid1_fu_269_p1.read()));
}

void Conv2d_2::thread_sub_ln33_fu_211_p2() {
    sub_ln33_fu_211_p2 = (!zext_ln33_8_fu_207_p1.read().is_01() || !col_cast6_fu_195_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln33_8_fu_207_p1.read()) - sc_biguint<5>(col_cast6_fu_195_p1.read()));
}

void Conv2d_2::thread_sub_ln33_mid2_fu_295_p3() {
    sub_ln33_mid2_fu_295_p3 = (!icmp_ln32_fu_235_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln32_fu_235_p2.read()[0].to_bool())? sub_ln33_4_fu_289_p2.read(): sub_ln33_fu_211_p2.read());
}

void Conv2d_2::thread_sub_ln36_10_fu_354_p2() {
    sub_ln36_10_fu_354_p2 = (!zext_ln36_2_fu_338_p1.read().is_01() || !zext_ln36_3_fu_350_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln36_2_fu_338_p1.read()) - sc_biguint<9>(zext_ln36_3_fu_350_p1.read()));
}

void Conv2d_2::thread_sub_ln36_10_mid2_fu_420_p3() {
    sub_ln36_10_mid2_fu_420_p3 = (!icmp_ln35_fu_378_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln35_fu_378_p2.read()[0].to_bool())? sub_ln36_fu_414_p2.read(): sub_ln36_10_fu_354_p2.read());
}

void Conv2d_2::thread_sub_ln36_6_mid2_v_v_1_fu_436_p1() {
    sub_ln36_6_mid2_v_v_1_fu_436_p1 = esl_zext<4,3>(sub_ln36_6_mid2_v_v_s_fu_428_p3.read());
}

void Conv2d_2::thread_sub_ln36_6_mid2_v_v_2_fu_440_p2() {
    sub_ln36_6_mid2_v_v_2_fu_440_p2 = (!sub_ln36_6_mid2_v_v_1_fu_436_p1.read().is_01() || !col_cast_mid2_reg_535.read().is_01())? sc_lv<4>(): (sc_biguint<4>(sub_ln36_6_mid2_v_v_1_fu_436_p1.read()) - sc_biguint<4>(col_cast_mid2_reg_535.read()));
}

void Conv2d_2::thread_sub_ln36_6_mid2_v_v_s_fu_428_p3() {
    sub_ln36_6_mid2_v_v_s_fu_428_p3 = (!icmp_ln35_fu_378_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln35_fu_378_p2.read()[0].to_bool())? col_8_fu_372_p2.read(): ap_phi_mux_col_0_phi_fu_158_p4.read());
}

void Conv2d_2::thread_sub_ln36_fu_414_p2() {
    sub_ln36_fu_414_p2 = (!zext_ln36_4_fu_398_p1.read().is_01() || !zext_ln36_5_fu_410_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln36_4_fu_398_p1.read()) - sc_biguint<9>(zext_ln36_5_fu_410_p1.read()));
}

void Conv2d_2::thread_zext_ln33_16_fu_285_p1() {
    zext_ln33_16_fu_285_p1 = esl_zext<5,4>(shl_ln33_mid1_fu_277_p3.read());
}

void Conv2d_2::thread_zext_ln33_8_fu_207_p1() {
    zext_ln33_8_fu_207_p1 = esl_zext<5,4>(shl_ln_fu_199_p3.read());
}

void Conv2d_2::thread_zext_ln33_fu_325_p1() {
    zext_ln33_fu_325_p1 = esl_zext<64,32>(sext_ln33_fu_321_p1.read());
}

void Conv2d_2::thread_zext_ln36_2_fu_338_p1() {
    zext_ln36_2_fu_338_p1 = esl_zext<9,8>(shl_ln7_fu_330_p3.read());
}

void Conv2d_2::thread_zext_ln36_3_fu_350_p1() {
    zext_ln36_3_fu_350_p1 = esl_zext<9,5>(shl_ln36_8_fu_342_p3.read());
}

void Conv2d_2::thread_zext_ln36_4_fu_398_p1() {
    zext_ln36_4_fu_398_p1 = esl_zext<9,8>(shl_ln36_mid1_fu_390_p3.read());
}

void Conv2d_2::thread_zext_ln36_5_fu_410_p1() {
    zext_ln36_5_fu_410_p1 = esl_zext<9,5>(shl_ln36_8_mid1_fu_402_p3.read());
}

void Conv2d_2::thread_zext_ln36_fu_467_p1() {
    zext_ln36_fu_467_p1 = esl_zext<64,32>(sext_ln36_2_fu_463_p1.read());
}

void Conv2d_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln31_fu_217_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln34_fu_360_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln34_fu_360_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

