#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 14:57:12 2019
# Process ID: 4300
# Current directory: /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151
# Command line: vivado
# Log file: /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/vivado.log
# Journal file: /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/petr/Projects/fpga/xapp1251/hw/source/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6450.367 ; gain = 123.711 ; free physical = 3234 ; free virtual = 7293
update_compile_order -fileset sources_1
open_bd_design {/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd}
Adding cell -- A_Clark:Debug:axi_jtag:1.0 - axi_jtag_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <xvc_system> from BD file </home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 15:23:49 2019...
