 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : vec_div
Version: V-2023.12-SP5
Date   : Thu Dec  5 18:18:40 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: out_r_reg_3__14_
              (rising edge-triggered flip-flop)
  Endpoint: out[62] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vec_div            16000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_r_reg_3__14_/CLK (DFFARX1_RVT)       0.05      0.00       0.00 r
  out_r_reg_3__14_/Q (DFFARX1_RVT)         0.02      0.11       0.11 f
  out[62] (net)                  2                   0.00       0.11 f
  out[62] (out)                            0.02      0.01       0.12 f
  data arrival time                                             0.12
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
