{"top":"global.top",
"namespaces":{
  "global":{
    "modules":{
      "ConfigReg":{
        "type":["Record",[
          ["D",["Array",2,"BitIn"]],
          ["Q",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["EN","BitIn"]
        ]],
        "metadata":{"verilog":{"verilog_string":"module ConfigReg(input [1:0] D, output reg [1:0] Q /*verilator public*/, input CLK, input EN);\nalways @(posedge CLK) begin\n    if (EN) Q <= D;\nend\nendmodule"}}
      },
      "SimpleALU":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["c",["Array",16,"Bit"]],
          ["config_data",["Array",2,"BitIn"]],
          ["config_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "ConfigReg_inst0":{
            "modref":"global.ConfigReg"
          }
        },
        "metadata":{"verilog":{"verilog_string":"module SimpleALU(input [15:0] a, input [15:0] b, output reg [15:0] c, input [1:0] config_data, input config_en, input CLK);\n\nwire [1:0] opcode/*verilator public*/;\nConfigReg config_reg(config_data, opcode, CLK, config_en);\n\n\nalways @(*) begin\n    case (opcode)\n        0: c = a + b;\n        1: c = a - b;\n        2: c = a * b;\n        3: c = a / b;\n    endcase\nend\nendmodule"}}
      },
      "top":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["c",["Array",16,"Bit"]],
          ["config_data",["Array",2,"BitIn"]],
          ["config_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "SimpleALU_inst0":{
            "modref":"global.SimpleALU"
          }
        },
        "connections":[
          ["self.CLK","SimpleALU_inst0.CLK"],
          ["self.a","SimpleALU_inst0.a"],
          ["self.b","SimpleALU_inst0.b"],
          ["self.c","SimpleALU_inst0.c"],
          ["self.config_data","SimpleALU_inst0.config_data"],
          ["self.config_en","SimpleALU_inst0.config_en"]
        ]
      }
    }
  }
}
}
