C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_time_out.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_time_out.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_time_out
-- Compiling architecture tb of projeto_genius_tb_modo1_time_out

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/hexa7seg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/hexa7seg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity hexa7seg
-- Compiling architecture comportamental of hexa7seg

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo2_todos_corretos.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo2_todos_corretos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo2_todos_corretos
-- Compiling architecture tb of projeto_genius_tb_modo2_todos_corretos

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_erra_quarta_jogada.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_erra_quarta_jogada.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo2_erra_quarta_jogada
-- Compiling architecture tb of projeto_genius_tb_modo2_erra_quarta_jogada

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/registrador_n.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/registrador_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity registrador_n
-- Compiling architecture comportamental of registrador_n

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/contador_163.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/contador_163.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contador_163
-- Compiling architecture comportamental of contador_163

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/fluxo_dados.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/fluxo_dados.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity fluxo_dados
-- Compiling architecture estrutural of fluxo_dados
-- Loading entity ram_16x6

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/edge_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/edge_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity edge_detector
-- Compiling architecture rtl of edge_detector

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/ram_16x6.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/ram_16x6.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram_16x6
-- Compiling architecture ram_mif of ram_16x6
-- Compiling architecture ram_modelsim of ram_16x6
-- Loading entity ram_16x6

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_erra_quarta_jogada.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_erra_quarta_jogada.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_erra_quarta_jogada
-- Compiling architecture tb of projeto_genius_tb_modo1_erra_quarta_jogada

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/comparador_85.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/comparador_85.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparador_85
-- Compiling architecture dataflow of comparador_85

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity projeto_genius
-- Compiling architecture estrutural of projeto_genius

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/contador_m.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/contador_m.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity contador_m
-- Compiling architecture comportamental of contador_m

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/contador_163.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/contador_163.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contador_163
-- Compiling architecture comportamental of contador_163

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/ram_16x6.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/ram_16x6.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram_16x6
-- Compiling architecture ram_mif of ram_16x6
-- Compiling architecture ram_modelsim of ram_16x6
-- Loading entity ram_16x6

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_erra_quarta_jogada.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_erra_quarta_jogada.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_erra_quarta_jogada
-- Compiling architecture tb of projeto_genius_tb_modo1_erra_quarta_jogada

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_todos_corretos.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_todos_corretos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo2_todos_corretos
-- Compiling architecture tb of projeto_genius_tb_modo2_todos_corretos

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/fluxo_dados.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/fluxo_dados.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity fluxo_dados
-- Compiling architecture estrutural of fluxo_dados
-- Loading entity ram_16x6

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity projeto_genius
-- Compiling architecture estrutural of projeto_genius

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/registrador_n.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/registrador_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity registrador_n
-- Compiling architecture comportamental of registrador_n

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/contador_163.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/contador_163.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contador_163
-- Compiling architecture comportamental of contador_163

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_todos_corretos.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_todos_corretos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_todos_corretos
-- Compiling architecture tb of projeto_genius_tb_modo1_todos_corretos

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/contador_m.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/contador_m.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity contador_m
-- Compiling architecture comportamental of contador_m

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/edge_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/edge_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity edge_detector
-- Compiling architecture rtl of edge_detector

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/ram_16x6.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/ram_16x6.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram_16x6
-- Compiling architecture ram_mif of ram_16x6
-- Compiling architecture ram_modelsim of ram_16x6
-- Loading entity ram_16x6

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo1_erra_quarta_jogada.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo1_erra_quarta_jogada.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_erra_quarta_jogada
-- Compiling architecture tb of projeto_genius_tb_modo1_erra_quarta_jogada

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/comparador_85.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/comparador_85.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparador_85
-- Compiling architecture dataflow of comparador_85

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/unidade_controle.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/unidade_controle.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity unidade_controle
-- Compiling architecture fsm of unidade_controle

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/contador_m.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/contador_m.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity contador_m
-- Compiling architecture comportamental of contador_m

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/hexa7seg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/hexa7seg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity hexa7seg
-- Compiling architecture comportamental of hexa7seg

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_todos_corretos.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/projeto_genius_tb_modo1_todos_corretos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_todos_corretos
-- Compiling architecture tb of projeto_genius_tb_modo1_todos_corretos

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_time_out.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo2_time_out.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo2_time_out
-- Compiling architecture tb of projeto_genius_tb_modo2_time_out

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/unidade_controle.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/unidade_controle.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity unidade_controle
-- Compiling architecture fsm of unidade_controle

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/fluxo_dados.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/fluxo_dados.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity fluxo_dados
-- Compiling architecture estrutural of fluxo_dados
-- Loading entity ram_16x6

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_time_out.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/projeto_genius_tb_modo1_time_out.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_time_out
-- Compiling architecture tb of projeto_genius_tb_modo1_time_out

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/edge_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/testes/testes3/edge_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity edge_detector
-- Compiling architecture rtl of edge_detector

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/registrador_n.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/registrador_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity registrador_n
-- Compiling architecture comportamental of registrador_n

} {} {}} C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo1_todos_corretos.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/rafat/Desktop/Politecncia/Labdig/testes3-20230321T171030Z-001/testes3/projeto_genius_tb_modo1_todos_corretos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity projeto_genius_tb_modo1_todos_corretos
-- Compiling architecture tb of projeto_genius_tb_modo1_todos_corretos

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/comparador_85.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/comparador_85.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparador_85
-- Compiling architecture dataflow of comparador_85

} {} {}} C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/hexa7seg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_lite/Projetos/Projetasso/Semana02/Quartus/hexa7seg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity hexa7seg
-- Compiling architecture comportamental of hexa7seg

} {} {}}
