FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.
 *  All rights reserved.
 */

#ifndef M00235_FDMA_PACKER_MEMMAP_PACKAGE_H
#define M00235_FDMA_PACKER_MEMMAP_PACKAGE_H

/*******************************************************************
 * Register Block
 * M00235_FDMA_PACKER_MEMMAP_PACKAGE_VHD_REGMAP
 *******************************************************************/
struct m00235_fdma_packer_regmap {
	uint32_t control; /* Reg 0x0000, Default=0x0 */
};
/* bench 3009.0.0 72b9219407a6 */
/* bench 3009.0.1 4a0fe6db2405 */
/* bench 3009.0.2 a3b732f11b29 */
/* bench 3009.0.3 c1fa8ffa4a87 */
/* bench 3009.0.4 568321f0f457 */
/* bench 3009.0.5 6b26e7c996dc */
/* bench 3009.0.6 e2451fab9f66 */
/* bench 3009.0.7 d72f02fdf0e9 */
/* bench 3009.0.8 1be1262929e8 */
/* bench 3009.0.9 7817460ae488 */
/* bench 3009.0.10 6c9b9cbfcd89 */
/* bench 3009.0.11 26957868624d */
/* bench 3009.0.12 31f023f20725 */

#define M00235_FDMA_PACKER_REG_CONTROL_OFST 0

/*******************************************************************
 * Bit Mask for register
 * M00235_FDMA_PACKER_MEMMAP_PACKAGE_VHD_BITMAP
 *******************************************************************/
/* control [3:0] */
#define M00235_CONTROL_BITMAP_ENABLE_OFST        (0)
#define M00235_CONTROL_BITMAP_ENABLE_MSK         (0x1 << M00235_CONTROL_BITMAP_ENABLE_OFST)
#define M00235_CONTROL_BITMAP_PACK_FORMAT_OFST   (1)
#define M00235_CONTROL_BITMAP_PACK_FORMAT_MSK    (0x3 << M00235_CONTROL_BITMAP_PACK_FORMAT_OFST)
#define M00235_CONTROL_BITMAP_ENDIAN_FORMAT_OFST (3)
#define M00235_CONTROL_BITMAP_ENDIAN_FORMAT_MSK  (0x1 << M00235_CONTROL_BITMAP_ENDIAN_FORMAT_OFST)

#endif /*M00235_FDMA_PACKER_MEMMAP_PACKAGE_H*/
