// Seed: 1180146634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  parameter id_12 = 1 == 1;
  wire id_13;
  wire id_14;
  ;
  logic id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  inout reg id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout tri0 id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout reg id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout supply1 id_1;
  parameter id_19 = 1;
  always @(*) if ((~1)) id_16 <= 1;
  parameter id_20 = -1;
  assign id_1 = 1;
  always @(id_11[1'b0]) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_7 <= 'b0;
      assign id_12 = 1'b0 == 1;
      fork
        id_7 <= -1'h0 == 1'd0;
        id_21;
      join
    end
  end
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_14,
      id_19,
      id_20,
      id_6,
      id_9,
      id_20,
      id_9
  );
  assign id_12 = -1;
endmodule
