
*** Running vivado
    with args -log saxi_full_garin.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source saxi_full_garin.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source saxi_full_garin.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/fpga-workspace/axi_slave_garin_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx-vivado/Vivado/2021.1/data/ip'.
Command: synth_design -top saxi_full_garin -part xc7z015clg485-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44020
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'saxi_full_garin' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:4]
INFO: [Synth 8-226] default block is never used [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:230]
INFO: [Synth 8-226] default block is never used [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:243]
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/FPGA-workspace/axi_slave_garin_ip/src/RAM.v:1]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [E:/FPGA-workspace/axi_slave_garin_ip/src/RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'saxi_full_garin' (2#1) [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015clg485-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'aw_ready_reg/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:294]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:294]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:294]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'w_ready_reg/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:328]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:328]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:328]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'r_valid_reg/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:429]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:429]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:429]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[5]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[4]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[3]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[2]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[1]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'axi_write_address_reg[0]/Q' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FPGA-workspace/axi_slave_garin_ip/src/saxi_full_garin.v:329]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|saxi_full_garin | RAM_inst/mem_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|saxi_full_garin | RAM_inst/mem_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance RAM_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |RAMB18E1 |     1|
|4     |FDCE     |     1|
|5     |IBUF     |    39|
|6     |OBUF     |    37|
|7     |OBUFT    |    11|
+------+---------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    91|
|2     |  RAM_inst |RAM    |     1|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1217.465 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1217.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf88c290
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1217.465 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/FPGA-workspace/axi_slave_garin_ip/axi_slave_garin_ip.runs/synth_1/saxi_full_garin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file saxi_full_garin_utilization_synth.rpt -pb saxi_full_garin_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 20:41:50 2023...
