--------------- Build Started: 04/04/2016 11:09:19 Project: HWSW 9, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\passw\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\passw\OneDrive\Documents\PSoC\HWSW 9\HWSW 9.cydsn\HWSW 9.cyprj" -d CY8C4247AZI-M485 -s "C:\Users\passw\OneDrive\Documents\PSoC\HWSW 9\HWSW 9.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\UART:tx(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\UART:rx(0)\". (App=cydsfit)
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC:ExtVref(0)\
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Skipped: 04/04/2016 11:09:29 ---------------
