<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 11 Configuration Register - configuration_dedicated_io_11</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 11 Configuration Register - configuration_dedicated_io_11</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 11</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e34d1c045357ece49cd407d219fb7ad"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4fee9ee432aec3be103bdfedadbb5134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4fee9ee432aec3be103bdfedadbb5134">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4fee9ee432aec3be103bdfedadbb5134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41755f9bee39519d4826cd1bf525730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaf41755f9bee39519d4826cd1bf525730">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf41755f9bee39519d4826cd1bf525730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ce600df49c775a8e2a4152d5a909dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga95ce600df49c775a8e2a4152d5a909dc">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga95ce600df49c775a8e2a4152d5a909dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf446440961577c582fae70cd863a34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gadf446440961577c582fae70cd863a34d">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gadf446440961577c582fae70cd863a34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7688476ddfcd2894e3782a011fa6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga3b7688476ddfcd2894e3782a011fa6df">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga3b7688476ddfcd2894e3782a011fa6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1463630d2eedc7cac6b114f8e6823e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga1463630d2eedc7cac6b114f8e6823e53">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga1463630d2eedc7cac6b114f8e6823e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434c4b6e03b4c15d1f5c478e8e770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga652434c4b6e03b4c15d1f5c478e8e770">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga652434c4b6e03b4c15d1f5c478e8e770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a2f12b65ac00dc48be5bf49e47c622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae3a2f12b65ac00dc48be5bf49e47c622">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gae3a2f12b65ac00dc48be5bf49e47c622"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4cef594c1dacade6d55fc2978a28c4df"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga807da637bd67e238e65403cfe465602b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga807da637bd67e238e65403cfe465602b">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga807da637bd67e238e65403cfe465602b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bbeee005e2997e5547a184dd6a700e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa2bbeee005e2997e5547a184dd6a700e">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa2bbeee005e2997e5547a184dd6a700e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fca05b09125909bcf21af4ebe11ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa5fca05b09125909bcf21af4ebe11ed2">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5fca05b09125909bcf21af4ebe11ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c52700e9f740879e8ba9c4706fc7765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga8c52700e9f740879e8ba9c4706fc7765">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga8c52700e9f740879e8ba9c4706fc7765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec332adb12ea1a2367ee73fc7f23335b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaec332adb12ea1a2367ee73fc7f23335b">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gaec332adb12ea1a2367ee73fc7f23335b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030beaac94a2cc6f856969936a3df122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga030beaac94a2cc6f856969936a3df122">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga030beaac94a2cc6f856969936a3df122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64a3c379a83ec8d646cd739ff96cb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa64a3c379a83ec8d646cd739ff96cb22">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaa64a3c379a83ec8d646cd739ff96cb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3c970c12f19d08f430e407a0adee38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gafb3c970c12f19d08f430e407a0adee38">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gafb3c970c12f19d08f430e407a0adee38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae4b0058bb59bd90ca13924c82cf0b57"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae51930fc099542fe16bbac742ffaa791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae51930fc099542fe16bbac742ffaa791">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae51930fc099542fe16bbac742ffaa791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853aae7dc182ad47b9e82c92311c429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gad853aae7dc182ad47b9e82c92311c429">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad853aae7dc182ad47b9e82c92311c429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2a7d4a76d9a806ddc5731f692a1266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga1f2a7d4a76d9a806ddc5731f692a1266">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1f2a7d4a76d9a806ddc5731f692a1266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f771450f35f14eaeb153a606a93a087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4f771450f35f14eaeb153a606a93a087">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga4f771450f35f14eaeb153a606a93a087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f5b1cd8bd43a6a88094790edc1a54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga43f5b1cd8bd43a6a88094790edc1a54e">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga43f5b1cd8bd43a6a88094790edc1a54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a752b8105da27a8d72577d4c9ac460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga67a752b8105da27a8d72577d4c9ac460">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga67a752b8105da27a8d72577d4c9ac460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab662d566ec7e93636829ec464d63cc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gab662d566ec7e93636829ec464d63cc2a">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gab662d566ec7e93636829ec464d63cc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5b47bb45a66616916c12049fcfd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga31d5b47bb45a66616916c12049fcfd18">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga31d5b47bb45a66616916c12049fcfd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5b687550a14a64f60f61bae7233b5855"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae81dd597aeac583e8fa518aa67dd9959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae81dd597aeac583e8fa518aa67dd9959">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae81dd597aeac583e8fa518aa67dd9959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f096fe0f67bd29a930aeceed9bab900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5f096fe0f67bd29a930aeceed9bab900">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga5f096fe0f67bd29a930aeceed9bab900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c85440865e7a0ae0e8d42e90e894441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga1c85440865e7a0ae0e8d42e90e894441">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1c85440865e7a0ae0e8d42e90e894441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ec363cbe2cc540550b8cc6603b934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gac0ec363cbe2cc540550b8cc6603b934f">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gac0ec363cbe2cc540550b8cc6603b934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa020881860b625a64b68a3329a16aeb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa020881860b625a64b68a3329a16aeb1">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gaa020881860b625a64b68a3329a16aeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46944a380d5903d07afc6bcae7e77844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga46944a380d5903d07afc6bcae7e77844">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga46944a380d5903d07afc6bcae7e77844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07f1c27c2d25675d3347723df518853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gad07f1c27c2d25675d3347723df518853">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gad07f1c27c2d25675d3347723df518853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49986c46f8f306a2fbcf8083f64586d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga49986c46f8f306a2fbcf8083f64586d7">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga49986c46f8f306a2fbcf8083f64586d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpac9d6f7e277be365138f097c1a46c6a5"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5e8c2a66ae0394fb022f364e8574cb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5e8c2a66ae0394fb022f364e8574cb52">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga5e8c2a66ae0394fb022f364e8574cb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e9d22e96d2877af99cf755ca6504ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga75e9d22e96d2877af99cf755ca6504ae">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga75e9d22e96d2877af99cf755ca6504ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b39f634168bec49bdac185bf64f92e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga8b39f634168bec49bdac185bf64f92e6">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8b39f634168bec49bdac185bf64f92e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b8fd25dcc0eec4502b86010e92129c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga75b8fd25dcc0eec4502b86010e92129c">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga75b8fd25dcc0eec4502b86010e92129c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838c239a04c321b151786cf22a6b08ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga838c239a04c321b151786cf22a6b08ed">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga838c239a04c321b151786cf22a6b08ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dffc95e0d6c313c055189a46892fa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga9dffc95e0d6c313c055189a46892fa57">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9dffc95e0d6c313c055189a46892fa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364c924d06d7164aa13f364aa7e803fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga364c924d06d7164aa13f364aa7e803fc">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga364c924d06d7164aa13f364aa7e803fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80418d3b8c9ddbdadb940f48b090649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gad80418d3b8c9ddbdadb940f48b090649">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gad80418d3b8c9ddbdadb940f48b090649"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1bdf1c9a999600267e842abac1fa00f5"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9664eafd89358543cfcaee776a3805bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga9664eafd89358543cfcaee776a3805bd">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga9664eafd89358543cfcaee776a3805bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af5378977bab457be90a52d3dbe099f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4af5378977bab457be90a52d3dbe099f">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga4af5378977bab457be90a52d3dbe099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2fdd84ebe43c61a47387b1792d4887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga6c2fdd84ebe43c61a47387b1792d4887">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6c2fdd84ebe43c61a47387b1792d4887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f66949db48eb74c4a8017cfa5d8dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga20f66949db48eb74c4a8017cfa5d8dd0">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga20f66949db48eb74c4a8017cfa5d8dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f46f56b848530b36b5c4bba0f4c2571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga3f46f56b848530b36b5c4bba0f4c2571">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga3f46f56b848530b36b5c4bba0f4c2571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196b12638ca26fb8858999f321433bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga196b12638ca26fb8858999f321433bb8">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga196b12638ca26fb8858999f321433bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5445af7fd14ef801e904418ab4704690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5445af7fd14ef801e904418ab4704690">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga5445af7fd14ef801e904418ab4704690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b792c55dcea99aeaf9e4c99d27bf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga34b792c55dcea99aeaf9e4c99d27bf4a">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga34b792c55dcea99aeaf9e4c99d27bf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp28e8f5750db3d13e84677e0802622d85"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4ccda184e48a18f0c8d49f004488ebe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4ccda184e48a18f0c8d49f004488ebe6">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4ccda184e48a18f0c8d49f004488ebe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09c2ff22161c552f3fa39e6cd753c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae09c2ff22161c552f3fa39e6cd753c53">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae09c2ff22161c552f3fa39e6cd753c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73caba1e049083b18256313afefe0885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga73caba1e049083b18256313afefe0885">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga73caba1e049083b18256313afefe0885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6c99adc4d5a7302c77d9abc1214b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga7f6c99adc4d5a7302c77d9abc1214b43">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga7f6c99adc4d5a7302c77d9abc1214b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d9fd019f12e96223324ae72d9ae216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga45d9fd019f12e96223324ae72d9ae216">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga45d9fd019f12e96223324ae72d9ae216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255b23f7b17af3762f6a50c192976ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga255b23f7b17af3762f6a50c192976ef2">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga255b23f7b17af3762f6a50c192976ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac74ba0a2e13d308ba3e5e051dc76a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaac74ba0a2e13d308ba3e5e051dc76a7e">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaac74ba0a2e13d308ba3e5e051dc76a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb67850cf6eb97e9c968b09060f2351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaeb67850cf6eb97e9c968b09060f2351d">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gaeb67850cf6eb97e9c968b09060f2351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp785325c8ab57ef052fdd100ca528e520"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae418eca1ae6a9b8d7e61a01f9fe380dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae418eca1ae6a9b8d7e61a01f9fe380dd">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gae418eca1ae6a9b8d7e61a01f9fe380dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31e6329050f0a6c1514b01b731c3e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa31e6329050f0a6c1514b01b731c3e78">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaa31e6329050f0a6c1514b01b731c3e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c2215548bb09da6ed6f51b364539e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaa3c2215548bb09da6ed6f51b364539e3">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa3c2215548bb09da6ed6f51b364539e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b166275604ba16f5efc21b53210223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga68b166275604ba16f5efc21b53210223">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:ga68b166275604ba16f5efc21b53210223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf421644b7c6ba4ac0b3a1e040ac88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5bf421644b7c6ba4ac0b3a1e040ac88d">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga5bf421644b7c6ba4ac0b3a1e040ac88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7b6e045f7ac7acb774e803aeafe2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4c7b6e045f7ac7acb774e803aeafe2c9">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4c7b6e045f7ac7acb774e803aeafe2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb30d0937f91b8f7a411c95da61512d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gacb30d0937f91b8f7a411c95da61512d6">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gacb30d0937f91b8f7a411c95da61512d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9c86e325227f3872ce75bbec3a35e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga3a9c86e325227f3872ce75bbec3a35e7">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga3a9c86e325227f3872ce75bbec3a35e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6c0b93d32e448e23c6e10149fa33853b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga628a0c9a11581ee883dad807fd05b8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga628a0c9a11581ee883dad807fd05b8fd">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga628a0c9a11581ee883dad807fd05b8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29dac545500e2c65e5ca3e587049ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gac29dac545500e2c65e5ca3e587049ca3">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gac29dac545500e2c65e5ca3e587049ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba30767b9966fac850d05d2016752d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gaba30767b9966fac850d05d2016752d0f">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaba30767b9966fac850d05d2016752d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16d489a2458bc44ddf12b638a779d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gac16d489a2458bc44ddf12b638a779d21">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gac16d489a2458bc44ddf12b638a779d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d562dec03aeeee5a36839eb97a204c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5d562dec03aeeee5a36839eb97a204c8">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga5d562dec03aeeee5a36839eb97a204c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b3a41ea81124ff15b186c36a8c09e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga85b3a41ea81124ff15b186c36a8c09e3">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga85b3a41ea81124ff15b186c36a8c09e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5c1c98f5ca9214e3476a15f1a3b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga9f5c1c98f5ca9214e3476a15f1a3b67b">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga9f5c1c98f5ca9214e3476a15f1a3b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0af76ccfd314627cf1b3320451a171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga4b0af76ccfd314627cf1b3320451a171">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga4b0af76ccfd314627cf1b3320451a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6495a4e448e83bb9c3570afe5d95976b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac298aa090729fde3a3be10dee3ed37a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gac298aa090729fde3a3be10dee3ed37a8">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac298aa090729fde3a3be10dee3ed37a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73fd2788dff146779bb6f2547e31206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gae73fd2788dff146779bb6f2547e31206">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gae73fd2788dff146779bb6f2547e31206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312bffcb03ecc8d6b1d9841d3a67cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga312bffcb03ecc8d6b1d9841d3a67cfb1">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga312bffcb03ecc8d6b1d9841d3a67cfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d47b58aa3ce998c434aff23f66f95e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga0d47b58aa3ce998c434aff23f66f95e4">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga0d47b58aa3ce998c434aff23f66f95e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54c5345dadb14336fdb5829a09f5e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gad54c5345dadb14336fdb5829a09f5e94">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gad54c5345dadb14336fdb5829a09f5e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5381e19b39f2cf1246ae83e0d0ca3bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga5381e19b39f2cf1246ae83e0d0ca3bea">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5381e19b39f2cf1246ae83e0d0ca3bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823db73d4c7a6b7525e6479a76b717a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga823db73d4c7a6b7525e6479a76b717a7">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga823db73d4c7a6b7525e6479a76b717a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8acf8ed171abfdb3d4182c75b9cef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#gab8acf8ed171abfdb3d4182c75b9cef11">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gab8acf8ed171abfdb3d4182c75b9cef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s">ALT_PINMUX_DCTD_IO_CFG_11_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga73f1626e8d164aa7b38fbeb15abbcbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga73f1626e8d164aa7b38fbeb15abbcbcb">ALT_PINMUX_DCTD_IO_CFG_11_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga73f1626e8d164aa7b38fbeb15abbcbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2439cae35eb5948d94a970cbf745c8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga2439cae35eb5948d94a970cbf745c8fc">ALT_PINMUX_DCTD_IO_CFG_11_OFST</a>&#160;&#160;&#160;0x12c</td></tr>
<tr class="separator:ga2439cae35eb5948d94a970cbf745c8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga39272a00d831e1dea443aa5496367590"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s">ALT_PINMUX_DCTD_IO_CFG_11_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga39272a00d831e1dea443aa5496367590">ALT_PINMUX_DCTD_IO_CFG_11_t</a></td></tr>
<tr class="separator:ga39272a00d831e1dea443aa5496367590"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_11_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html">ALT_PINMUX_DCTD_IO_CFG_11</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75ef8282c4b4f3701fcebe1c4e44b812"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaff1504c04c8b14bd5f4ad42806ad566"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac9611c12914ce9618ce56d816df7a4f1"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad64aa8e52ab916a1fd92313d5d5ca2ab"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afbdb32b54b12341924d3d04190438905"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6238dc7778754b556d97bcdef49e30e3"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe0b7f4766cf7150254aaa5db5641a57"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a67b8f37c2c63fdca9f698dfd91a57fa9"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5f00ea14203561967653b810e924f8c5"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a450423a611c72a60f3ae8eb34b077a50"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga4fee9ee432aec3be103bdfedadbb5134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf41755f9bee39519d4826cd1bf525730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95ce600df49c775a8e2a4152d5a909dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf446440961577c582fae70cd863a34d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3b7688476ddfcd2894e3782a011fa6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1463630d2eedc7cac6b114f8e6823e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga652434c4b6e03b4c15d1f5c478e8e770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae3a2f12b65ac00dc48be5bf49e47c622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga807da637bd67e238e65403cfe465602b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa2bbeee005e2997e5547a184dd6a700e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5fca05b09125909bcf21af4ebe11ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c52700e9f740879e8ba9c4706fc7765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec332adb12ea1a2367ee73fc7f23335b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga030beaac94a2cc6f856969936a3df122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa64a3c379a83ec8d646cd739ff96cb22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafb3c970c12f19d08f430e407a0adee38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae51930fc099542fe16bbac742ffaa791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad853aae7dc182ad47b9e82c92311c429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f2a7d4a76d9a806ddc5731f692a1266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f771450f35f14eaeb153a606a93a087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga43f5b1cd8bd43a6a88094790edc1a54e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga67a752b8105da27a8d72577d4c9ac460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab662d566ec7e93636829ec464d63cc2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga31d5b47bb45a66616916c12049fcfd18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae81dd597aeac583e8fa518aa67dd9959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f096fe0f67bd29a930aeceed9bab900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c85440865e7a0ae0e8d42e90e894441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0ec363cbe2cc540550b8cc6603b934f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa020881860b625a64b68a3329a16aeb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga46944a380d5903d07afc6bcae7e77844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad07f1c27c2d25675d3347723df518853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga49986c46f8f306a2fbcf8083f64586d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_11_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5e8c2a66ae0394fb022f364e8574cb52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75e9d22e96d2877af99cf755ca6504ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b39f634168bec49bdac185bf64f92e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75b8fd25dcc0eec4502b86010e92129c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga838c239a04c321b151786cf22a6b08ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9dffc95e0d6c313c055189a46892fa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga364c924d06d7164aa13f364aa7e803fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad80418d3b8c9ddbdadb940f48b090649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_11_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9664eafd89358543cfcaee776a3805bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4af5378977bab457be90a52d3dbe099f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c2fdd84ebe43c61a47387b1792d4887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20f66949db48eb74c4a8017cfa5d8dd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3f46f56b848530b36b5c4bba0f4c2571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga196b12638ca26fb8858999f321433bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5445af7fd14ef801e904418ab4704690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga34b792c55dcea99aeaf9e4c99d27bf4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4ccda184e48a18f0c8d49f004488ebe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae09c2ff22161c552f3fa39e6cd753c53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73caba1e049083b18256313afefe0885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f6c99adc4d5a7302c77d9abc1214b43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45d9fd019f12e96223324ae72d9ae216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga255b23f7b17af3762f6a50c192976ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac74ba0a2e13d308ba3e5e051dc76a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaeb67850cf6eb97e9c968b09060f2351d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_11_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae418eca1ae6a9b8d7e61a01f9fe380dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa31e6329050f0a6c1514b01b731c3e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3c2215548bb09da6ed6f51b364539e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68b166275604ba16f5efc21b53210223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bf421644b7c6ba4ac0b3a1e040ac88d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c7b6e045f7ac7acb774e803aeafe2c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb30d0937f91b8f7a411c95da61512d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a9c86e325227f3872ce75bbec3a35e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_11_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga628a0c9a11581ee883dad807fd05b8fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac29dac545500e2c65e5ca3e587049ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba30767b9966fac850d05d2016752d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac16d489a2458bc44ddf12b638a779d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5d562dec03aeeee5a36839eb97a204c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga85b3a41ea81124ff15b186c36a8c09e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f5c1c98f5ca9214e3476a15f1a3b67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4b0af76ccfd314627cf1b3320451a171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RTRIM">ALT_PINMUX_DCTD_IO_CFG_11_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac298aa090729fde3a3be10dee3ed37a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae73fd2788dff146779bb6f2547e31206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga312bffcb03ecc8d6b1d9841d3a67cfb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d47b58aa3ce998c434aff23f66f95e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad54c5345dadb14336fdb5829a09f5e94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5381e19b39f2cf1246ae83e0d0ca3bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga823db73d4c7a6b7525e6479a76b717a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab8acf8ed171abfdb3d4182c75b9cef11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_11_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga73f1626e8d164aa7b38fbeb15abbcbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html">ALT_PINMUX_DCTD_IO_CFG_11</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2439cae35eb5948d94a970cbf745c8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_11_OFST&#160;&#160;&#160;0x12c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html">ALT_PINMUX_DCTD_IO_CFG_11</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga39272a00d831e1dea443aa5496367590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11__s">ALT_PINMUX_DCTD_IO_CFG_11_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html#ga39272a00d831e1dea443aa5496367590">ALT_PINMUX_DCTD_IO_CFG_11_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__11.html">ALT_PINMUX_DCTD_IO_CFG_11</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
