$date
	Mon Oct 21 15:41:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0907 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0907 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
1"
0!
#26
0"
#28
1"
#30
0"
#32
1"
#34
0"
#36
1!
#48
1"
0!
#50
0"
#52
1"
#54
0"
#56
1"
#58
0"
#60
1!
#72
1"
0!
#74
0"
#76
1"
#78
0"
#80
1"
#82
0"
#84
1!
#96
1"
0!
#98
0"
#100
1"
#102
0"
#104
1"
#106
0"
#108
1!
#120
1"
0!
#122
0"
#124
1"
#126
0"
#128
1"
#130
0"
#132
1!
#144
1"
0!
#146
0"
#148
1"
#150
0"
#152
1"
#154
0"
#156
1!
#168
1"
0!
#170
0"
#172
1"
#174
0"
#176
1"
#178
0"
#180
1!
#192
1"
0!
#194
0"
#196
1"
#198
0"
#200
1"
#202
0"
#204
1!
#216
1"
0!
#218
0"
#220
1"
#222
0"
#224
1"
#226
0"
#228
1!
#240
1"
0!
#242
0"
#244
1"
#246
0"
#248
1"
#250
0"
#252
1!
#264
1"
0!
#266
0"
#268
1"
#270
0"
#272
1"
#274
0"
#276
1!
#288
1"
0!
#290
0"
#292
1"
#294
0"
#296
1"
#298
0"
#300
1!
#312
1"
0!
#314
0"
#316
1"
#318
0"
#320
1"
#322
0"
#324
1!
#336
1"
0!
#338
0"
#340
1"
#342
0"
#344
1"
#346
0"
#348
1!
#360
1"
0!
#362
0"
#364
1"
#366
0"
#368
1"
#370
0"
#372
1!
#384
1"
0!
#386
0"
#388
1"
#390
0"
#392
1"
#394
0"
#396
1!
#408
1"
0!
#410
0"
#412
1"
#414
0"
#416
1"
#418
0"
#420
1!
#432
1"
0!
#434
0"
#436
1"
#438
0"
#440
1"
#442
0"
#444
1!
#456
1"
0!
#458
0"
#460
1"
#462
0"
#464
1"
#466
0"
#468
1!
#480
1"
0!
