{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616398240185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616398240209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:00:39 2021 " "Processing started: Mon Mar 22 13:00:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616398240209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398240209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_test -c ADC_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398240209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616398241447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616398241447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-logic " "Found design unit 1: ADC-logic" {  } { { "ADC.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_test-logic " "Found design unit 1: ADC_test-logic" {  } { { "ADC_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260813 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_test " "Found entity 1: ADC_test" {  } { { "ADC_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-main " "Found design unit 1: Tx-main" {  } { { "output_files/Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/output_files/Tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "output_files/Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/output_files/Tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260819 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-main " "Found design unit 1: Rx-main" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/Rx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/Rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398260828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398260828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_test " "Elaborating entity \"ADC_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616398260893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_data ADC_test.vhd(55) " "Verilog HDL or VHDL warning at ADC_test.vhd(55): object \"Rx_data\" assigned a value but never read" {  } { { "ADC_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616398260897 "|ADC_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_busy ADC_test.vhd(56) " "Verilog HDL or VHDL warning at ADC_test.vhd(56): object \"Rx_busy\" assigned a value but never read" {  } { { "ADC_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616398260897 "|ADC_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ready ADC_test.vhd(143) " "VHDL Process Statement warning at ADC_test.vhd(143): signal \"ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616398260899 "|ADC_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:C0 " "Elaborating entity \"ADC\" for hierarchy \"ADC:C0\"" {  } { { "ADC_test.vhd" "C0" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398260948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:C1 " "Elaborating entity \"Tx\" for hierarchy \"Tx:C1\"" {  } { { "ADC_test.vhd" "C1" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:C2 " "Elaborating entity \"Rx\" for hierarchy \"Rx:C2\"" {  } { { "ADC_test.vhd" "C2" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C3 " "Elaborating entity \"pll\" for hierarchy \"pll:C3\"" {  } { { "ADC_test.vhd" "C3" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:C3\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:C3\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616398261281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398261309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616398261309 ""}  } { { "pll/pll_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616398261309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib84 " "Found entity 1: altsyncram_ib84" {  } { { "db/altsyncram_ib84.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/altsyncram_ib84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398264094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398264094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398264440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398264440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398264582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398264582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398264815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398264815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398264920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398264920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398265042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398265042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398265253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398265253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398265508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398265508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398265636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398265636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398265748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398265748 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398266830 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616398267081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.22.13:01:13 Progress: Loading sld258fafa2/alt_sld_fab_wrapper_hw.tcl " "2021.03.22.13:01:13 Progress: Loading sld258fafa2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398273542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398278547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398278725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398285788 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616398286614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld258fafa2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld258fafa2/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287610 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/db/ip/sld258fafa2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616398287733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398287733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398291852 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 69 81 0 0 12 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 69 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1616398294802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616398294866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616398294866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1511 " "Implemented 1511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616398295394 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616398295394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1454 " "Implemented 1454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616398295394 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616398295394 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616398295394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616398295394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616398295494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:01:35 2021 " "Processing ended: Mon Mar 22 13:01:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616398295494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616398295494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616398295494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616398295494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616398297420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616398297436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:01:36 2021 " "Processing started: Mon Mar 22 13:01:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616398297436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616398297436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616398297436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616398297582 ""}
{ "Info" "0" "" "Project  = ADC_test" {  } {  } 0 0 "Project  = ADC_test" 0 0 "Fitter" 0 0 1616398297583 ""}
{ "Info" "0" "" "Revision = ADC_test" {  } {  } 0 0 "Revision = ADC_test" 0 0 "Fitter" 0 0 1616398297583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616398297885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616398297889 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_test 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"ADC_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616398297930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616398298023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616398298023 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1616398298268 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616398299031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616398299076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616398299413 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616398299496 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616398312410 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 364 global CLKCTRL_G12 " "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 364 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616398312674 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616398312674 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 316 global CLKCTRL_G13 " "clock~inputCLKENA0 with 316 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616398312674 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616398312674 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398312676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398315080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398315080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398315080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616398315080 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616398315080 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_test.sdc " "Reading SDC File: 'ADC_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616398315096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616398315096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616398315096 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315100 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315100 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 71 pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] clock " "Ignored filter at ADC_test.sdc(71): pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] could not be matched with a clock" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315100 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315100 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315104 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 75 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(75): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 76 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(76): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 81 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(81): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315105 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 82 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(82): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 83 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(83): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 84 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(84): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 85 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(85): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 86 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(86): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315109 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315113 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315117 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315117 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315118 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315118 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315119 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315119 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315119 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315119 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398315119 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616398315119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616398315144 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616398315144 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398315148 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398315148 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398315148 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616398315148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616398315175 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616398315176 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616398315176 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1616398315176 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616398315176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616398315176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616398315176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616398315176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616398315176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616398315176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616398315293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616398315297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616398315310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616398315324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616398315324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616398315329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616398315692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616398315697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616398315697 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398315899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616398323931 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616398324756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398330693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616398335833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616398339611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398339611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616398343057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/Workspace/ADC_test/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616398353159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616398353159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616398356633 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616398356633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398356640 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.45 " "Total time spent on timing analysis during the Fitter is 5.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616398362422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616398362501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616398364224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616398364224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616398367827 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616398379942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/ADC_test/output_files/ADC_test.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/ADC_test/output_files/ADC_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616398381050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6575 " "Peak virtual memory: 6575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616398383887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:03:03 2021 " "Processing ended: Mon Mar 22 13:03:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616398383887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616398383887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616398383887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616398383887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616398385850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616398385871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:03:05 2021 " "Processing started: Mon Mar 22 13:03:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616398385871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616398385871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616398385871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616398387773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616398399256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616398400156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:03:20 2021 " "Processing ended: Mon Mar 22 13:03:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616398400156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616398400156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616398400156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616398400156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616398400971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616398401995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616398402015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:03:21 2021 " "Processing started: Mon Mar 22 13:03:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616398402015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398402015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_test -c ADC_test " "Command: quartus_sta ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398402015 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398402251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398404020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398404020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398404137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398404137 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398405623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398405623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616398405623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616398405623 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405623 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_test.sdc " "Reading SDC File: 'ADC_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405646 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405650 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405652 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405653 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 71 pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] clock " "Ignored filter at ADC_test.sdc(71): pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] could not be matched with a clock" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405656 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405657 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405658 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405659 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 75 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(75): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405659 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 76 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(76): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405660 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405660 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405660 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405661 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405661 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 81 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(81): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405663 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 82 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(82): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405663 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 83 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(83): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405664 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 84 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(84): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405664 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 85 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(85): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405664 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 86 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(86): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405665 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405667 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405667 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405668 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405668 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405668 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405669 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405670 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405670 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405671 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405672 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405672 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405673 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405673 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405674 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405675 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405675 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405676 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405677 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405677 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405678 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405679 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616398405679 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405679 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616398405708 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405708 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398405722 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398405722 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398405722 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398405722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407135 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407136 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616398407137 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407137 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398407139 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398407175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.182 " "Worst-case setup slack is 6.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.182               0.000 clk  " "    6.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 altera_reserved_tck  " "    9.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.078 " "Worst-case recovery slack is 30.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.078               0.000 altera_reserved_tck  " "   30.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 altera_reserved_tck  " "    0.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.668 " "Worst-case minimum pulse width slack is 8.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.668               0.000 clk  " "    8.668               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.339               0.000 altera_reserved_tck  " "   15.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398407445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 42.127 ns " "Worst Case Available Settling Time: 42.127 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398407510 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398407526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398407626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398413376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616398413793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398413793 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398413803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398413803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398413803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398413803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415115 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415116 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616398415116 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.275 " "Worst-case setup slack is 6.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.275               0.000 clk  " "    6.275               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662               0.000 altera_reserved_tck  " "    9.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 altera_reserved_tck  " "    0.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.201 " "Worst-case recovery slack is 30.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.201               0.000 altera_reserved_tck  " "   30.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.755 " "Worst-case removal slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 altera_reserved_tck  " "    0.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.623 " "Worst-case minimum pulse width slack is 8.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.623               0.000 clk  " "    8.623               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.361               0.000 altera_reserved_tck  " "   15.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398415436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415436 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 42.376 ns " "Worst Case Available Settling Time: 42.376 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398415501 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398415501 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398415518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398416414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398419538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616398419825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398419825 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398419834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398419834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398419834 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398419834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421037 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421037 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616398421037 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.816 " "Worst-case setup slack is 7.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.816               0.000 clk  " "    7.816               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.913               0.000 altera_reserved_tck  " "   12.913               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clk  " "    0.129               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 altera_reserved_tck  " "    0.213               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.289 " "Worst-case recovery slack is 31.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.289               0.000 altera_reserved_tck  " "   31.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.273 " "Worst-case removal slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 altera_reserved_tck  " "    0.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.771 " "Worst-case minimum pulse width slack is 8.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 clk  " "    8.771               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.155               0.000 altera_reserved_tck  " "   15.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398421145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.826 ns " "Worst Case Available Settling Time: 45.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398421194 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421194 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616398421207 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616398421701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421701 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398421711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398421711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616398421711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398421711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422916 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422916 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616398422916 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.937 " "Worst-case setup slack is 7.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.937               0.000 clk  " "    7.937               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.343               0.000 altera_reserved_tck  " "   13.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 clk  " "    0.119               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.490 " "Worst-case recovery slack is 31.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.490               0.000 altera_reserved_tck  " "   31.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398422993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398422993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 altera_reserved_tck  " "    0.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398423009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.769 " "Worst-case minimum pulse width slack is 8.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.769               0.000 clk  " "    8.769               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.184               0.000 altera_reserved_tck  " "   15.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616398423023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398423023 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.246 ns " "Worst Case Available Settling Time: 46.246 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616398423071 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398423071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398426562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398426562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616398426821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:03:46 2021 " "Processing ended: Mon Mar 22 13:03:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616398426821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616398426821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616398426821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398426821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616398428605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616398428621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 13:03:48 2021 " "Processing started: Mon Mar 22 13:03:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616398428621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616398428621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616398428621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1616398430883 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1616398431981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_test.vho D:/intelFPGA_lite/Workspace/ADC_test/simulation/modelsim/ simulation " "Generated file ADC_test.vho in folder \"D:/intelFPGA_lite/Workspace/ADC_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1616398433490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616398435707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 13:03:55 2021 " "Processing ended: Mon Mar 22 13:03:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616398435707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616398435707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616398435707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616398435707 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616398436515 ""}
