<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>Pipelined RISC-V Processor</title>
  <link
    rel="stylesheet"
    href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.2/dist/css/bootstrap.min.css"
  >

  <style>
    /* remove default body padding/margins so the navbar truly stretches edge‐to‐edge */
    html, body {
      margin: 0;
      padding: 0;
    }

    /* enforce a max‐width of 850px for the “page‐wrapper” and center it */
    .page-wrapper {
      max-width: 850px;
      margin: 0 auto;
      padding: 2.5% 1rem;
      /* justify-align all paragraph and list text */
      text-align: justify;
    }

    /* responsive images */
    .page-wrapper img {
      max-width: 100%;
      height: auto;
      display: block;
      margin-left: auto;
      margin-right: auto;
    }

    /* ensure text wraps normally */
    .page-wrapper p,
    .page-wrapper li {
      white-space: normal;
      overflow-wrap: break-word;
      /* explicitly justify paragraphs and list items */
      text-align: justify;
    }

    /* nav “inner” container also limited to 850px, plus matching horizontal padding */
    nav > .nav-inner {
      max-width: 850px;
      margin: 0 auto;
      display: flex;
      justify-content: flex-end;
      align-items: center;
      padding: 10px 0px 10px 18px;
    }

    /* scroll‐progress bar at bottom of navbar */
    #scroll-progress {
      position: absolute;
      bottom: 0;
      left: 0;
      height: 2px;
      width: 0%;
      background-color: #007bff;
      transition: width 0.1s ease-out;
    }

    /* simple link styling in nav */
    .nav-inner a {
      margin: 0 10px;
      text-decoration: none;
      color: #333;
      font-size: 1rem;
    }
    .nav-inner .brand {
      margin-right: auto;
      margin-left: 0;
      font-size: 1.25rem;
      font-weight: 500;
    }

    nav div {
      line-height: 24px;
    }
  </style>
</head>

<body>
  <!-- ======== NAVBAR ======== -->
  <nav style="position: sticky; top: 0; background-color: rgba(255, 255, 255, 0.95); z-index: 1000; box-shadow: 0 2px 4px rgba(0,0,0,0.1);">
    <div class="nav-inner">
      <a href="../index.html" class="brand">Anh Tran</a>
      <a href="../index.html#about">about</a>
      <a href="../index.html#projects">projects</a>
      <a href="../index.html#contact">contact</a>
    </div>
    <div id="scroll-progress"></div>
  </nav>

  <!-- ======== PAGE CONTENT ======== -->
  <div class="page-wrapper">
    <!-- HEADER -->
    <header class="text-center mb-5">
      <h1><strong>Pipelined RISC-V Processor</strong></h1>
    </header>

    <main>
      <p>
        This project was carried out by myself and my teammate, Khanh Tran (Eddie), as part of the CIS 5710 course during Spring 2025 at the University of Pennsylvania.
      </p>

      <figure class="text-center my-4">
        <img
          src="../../assets/projects/riscv_core/system_architecture.png"
          alt="System Architecture"
        >
        <!-- If you need a caption, uncomment below:
        <figcaption class="fst-italic">System Architecture of our RISC-V core</figcaption>
        -->
      </figure>

      <p>
        In this project, we developed a custom 32-bit RISC-V core using SystemVerilog. The technical specifications of our design are as follows:
      </p>
      <ul>
        <li><strong>Architecture:</strong> 32-bit RISC-V core implemented in SystemVerilog</li>
        <li>
          <strong>Pipeline:</strong> Five-stage fully pipelined datapath featuring:
          <ul>
            <li>Full bypassing (forwarding) logic</li>
            <li>Comprehensive stall control to handle data and control hazards</li>
          </ul>
        </li>
        <li>
          <strong>Cache:</strong>
          <ul>
            <li>Direct-mapped data cache (D$)</li>
            <li>Direct-mapped instruction cache (I$) (currently under development)</li>
            <li>Communication with main memory via the AXI4-Lite protocol</li>
          </ul>
        </li>
        <li>
          <strong>Arithmetic Logic:</strong>
          <ul>
            <li>Carry-Lookahead Adder (CLA) for low-latency arithmetic operations</li>
            <li>8-cycle divider to reduce critical path delays and improve max clock frequency</li>
          </ul>
        </li>
      </ul>

      <p>
        Our implementation is functionally correct, as verified by the Dhrystone benchmark. The design was synthesized using the Yosys toolchain and deployed on a Lattice ECP5 FPGA board.
      </p>

      <p>Performance metrics and resource utilization of our design are reported in the table below:</p>

      <!-- Wrap the table in a responsive container -->
      <div class="table-responsive text-center mb-5">
        <table class="table table-bordered">
          <thead class="table-light">
            <tr>
              <th>Metric</th>
              <th>Without caches</th>
              <th>With caches</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>Max frequency</td>
              <td>30.78 MHz</td>
              <td>26.64 MHz</td>
            </tr>
            <tr>
              <td>LUT</td>
              <td>30.9%</td>
              <td>22.8%</td>
            </tr>
            <tr>
              <td>Flip-Flop</td>
              <td>4.1%</td>
              <td>3.9%</td>
            </tr>
            <tr>
              <td>Multiplier Blocks</td>
              <td>3.2%</td>
              <td>2.6%</td>
            </tr>
            <tr>
              <td>BRAM</td>
              <td>1.0%</td>
              <td>15.4%</td>
            </tr>
            <tr>
              <td>I/O Blocks</td>
              <td>4.4%</td>
              <td>4.4%</td>
            </tr>
          </tbody>
        </table>
      </div>

      <p>
        <strong>Note:</strong> Since the <em>with-caches</em> version was later developed, several logic optimizations were made by us. As a result, its LUT and flip-flop usage is slightly more efficient compared to its predecessor.
      </p>

      <div class="text-center mt-4 fst-italic">
        As part of the course policy, we are unable to publicly share our code. However, our full SystemVerilog implementation and other technical details can be made available upon request and will be considered on a case-by-case basis (typically shared in cases like recruitment processes or work unrelated to CIS 5710).
      </div>
    </main>
  </div>

  <!-- ======== SCROLL PROGRESS SCRIPT ======== -->
  <script>
    window.addEventListener('scroll', () => {
      const scrollTop = window.scrollY;
      const docHeight = document.documentElement.scrollHeight - window.innerHeight;
      const scrollPercent = (scrollTop / docHeight) * 100;
      document.getElementById('scroll-progress').style.width = scrollPercent + '%';
    });
  </script>
</body>
</html>
