##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
		4.5::Critical Path Report for FanController_TACH_CLK_500K
		4.6::Critical Path Report for clock_3
		4.7::Critical Path Report for clock_4
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
		5.4::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
		5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
		5.7::Critical Path Report for (clock_4:R vs. clock_4:R)
		5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. clock_4:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.16 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.16 MHz    | 
Clock: Clock_1                               | Frequency: 183.26 MHz  | Target: 12.00 MHz   | 
Clock: Clock_2                               | Frequency: 44.11 MHz   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 51.45 MHz   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | Frequency: 83.82 MHz   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: FanController_TACH_CLK_500K           | Frequency: 36.66 MHz   | Target: 0.50 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: clock_3                               | Frequency: 28.95 MHz   | Target: 0.10 MHz    | 
Clock: clock_4                               | Frequency: 42.91 MHz   | Target: 0.32 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2                      Clock_1                      41666.7          36210       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      Clock_2                      83333.3          60663       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      CyBUS_CLK                    41666.7          34144       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      FanController_TACH_CLK_500K  41666.7          29736       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_2                      41666.7          22230       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK                    41666.7          22243       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    clock_4                      41666.7          25853       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  Clock_2                      41666.7          32360       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  FanController_TACH_CLK_500K  2e+006           1972721     N/A              N/A         N/A              N/A         N/A              N/A         
clock_3                      clock_3                      1e+007           9965460     N/A              N/A         N/A              N/A         N/A              N/A         
clock_4                      clock_4                      3.125e+006       3101694     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase               
-------------  ------------  -----------------------------  
tach_1(0)_PAD  15818         FanController_TACH_CLK_500K:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P0_1(0)_PAD   23382         clock_3:R         
pwm_1(0)_PAD  23863         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 183.26 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36210p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell3    1250   1250  36210  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2637   3887  36210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.11 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17580
-------------------------------------   ----- 
End-of-path arrival time (ps)           17580
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2590   7870  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17580  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17580  60663  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.45 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 22230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15927
-------------------------------------   ----- 
End-of-path arrival time (ps)           15927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  22230  RISE       1
Net_947/main_0                      macrocell3    6927  15927  22230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 83.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 29736p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:Net_6146\/clk_en                       macrocell30    7251   9831  29736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 36.66 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972721p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23769
-------------------------------------   ----- 
End-of-path arrival time (ps)           23769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20746  1972721  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell26     3023  23769  1972721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for clock_3
*************************************
Clock: clock_3
Frequency: 28.95 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29450
-------------------------------------   ----- 
End-of-path arrival time (ps)           29450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29450  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29450  9965460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for clock_4
*************************************
Clock: clock_4
Frequency: 42.91 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18216
-------------------------------------   ----- 
End-of-path arrival time (ps)           18216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3226   8506  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18216  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18216  3101694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36210p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell3    1250   1250  36210  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2637   3887  36210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17580
-------------------------------------   ----- 
End-of-path arrival time (ps)           17580
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2590   7870  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17580  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17580  60663  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 29736p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:Net_6146\/clk_en                       macrocell30    7251   9831  29736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell17   1250   1250  34144  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell14   2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1


5.5::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallError_LSB\/clock
Path slack     : 32360p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -1570
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                       macrocell31   1250   1250  32360  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/status_0  statuscell2   6487   7737  32360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/clock             statuscell2         0      0  RISE       1


5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972721p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23769
-------------------------------------   ----- 
End-of-path arrival time (ps)           23769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20746  1972721  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell26     3023  23769  1972721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1


5.7::Critical Path Report for (clock_4:R vs. clock_4:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18216
-------------------------------------   ----- 
End-of-path arrival time (ps)           18216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3226   8506  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18216  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18216  3101694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29450
-------------------------------------   ----- 
End-of-path arrival time (ps)           29450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29450  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29450  9965460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 22230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15927
-------------------------------------   ----- 
End-of-path arrival time (ps)           15927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  22230  RISE       1
Net_947/main_0                      macrocell3    6927  15927  22230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. clock_4:R)
**********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25853p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13883
-------------------------------------   ----- 
End-of-path arrival time (ps)           13883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell4      5578   7731  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell4      3350  11081  25853  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2802  13883  25853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 22243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15913
-------------------------------------   ----- 
End-of-path arrival time (ps)           15913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  22243  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell14   6913  15913  22243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 22230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15927
-------------------------------------   ----- 
End-of-path arrival time (ps)           15927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  22230  RISE       1
Net_947/main_0                      macrocell3    6927  15927  22230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 22230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15927
-------------------------------------   ----- 
End-of-path arrival time (ps)           15927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout         drqcell1      9000   9000  22230  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_0  macrocell17   6927  15927  22230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 22243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15913
-------------------------------------   ----- 
End-of-path arrival time (ps)           15913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  22243  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell14   6913  15913  22243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25853p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13883
-------------------------------------   ----- 
End-of-path arrival time (ps)           13883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell4      5578   7731  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell4      3350  11081  25853  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2802  13883  25853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25883p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -1930
-----------------------------------------------   ----- 
End-of-path required time (ps)                    39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3         2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/main_0    macrocell4      5578   7731  25853  RISE       1
\Echo_Timer:TimerUDB:capt_fifo_load\/q         macrocell4      3350  11081  25853  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   2773  13854  25883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 29736p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:Net_6146\/clk_en                       macrocell30    7251   9831  29736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:pulse_tc\/clk_en
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 29739p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:pulse_tc\/clk_en               macrocell23    7248   9828  29739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_3\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 29739p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach_state_3\/clk_en           macrocell29    7248   9828  29739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30426p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                 iocell3       2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_2  macrocell5    5578   7731  30426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:capture_last\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 30426p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                iocell3       2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:capture_last\/main_0  macrocell6    5578   7731  30426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach_state_0\/main_0           macrocell26    4710   7290  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 30914p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29736  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell6   6072   8652  30914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 30914p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell26    6072   8652  30914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 30914p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell28    6072   8652  30914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 30917p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29736  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell5   6070   8650  30917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 30917p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell27    6070   8650  30917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 30917p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:drq\/clk_en                            macrocell33    6070   8650  30917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanCounter\/clk_en
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 31010p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:FanCounter\/clk_en             count7cell     5976   8556  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:next_fan\/clk_en
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:next_fan\/clk_en               macrocell22    5976   8556  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:stall_det\/clk_en
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:stall_det\/clk_en              macrocell24    5976   8556  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell25    5976   8556  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_0\/clk_en
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:Net_6149_0\/clk_en                     macrocell31    5976   8556  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3       2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_2  macrocell7    4677   6830  31327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_2(0)/fb
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#75 vs. clock_4:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_2(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_2(0)/fb                                    iocell3       2153   2153  25853  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_2  macrocell8    4677   6830  31327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 31759p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell19    3818   6398  31759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6505\/clk_en
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 31935p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:Net_6505\/clk_en                       macrocell32    5052   7632  31935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 31938p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  29736  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell7   5049   7629  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell18    5049   7629  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell19    5049   7629  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell20    5049   7629  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  29736  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell21    5049   7629  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallError_LSB\/clock
Path slack     : 32360p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -1570
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                       macrocell31   1250   1250  32360  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/status_0  statuscell2   6487   7737  32360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/clock             statuscell2         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32494p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell31   1250   1250  32360  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell15   4413   5663  32494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertMaskLSB\/control_0
Path End       : \FanController:Net_6149_0\/main_3
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 32641p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertMaskLSB\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertMaskLSB\/control_0  controlcell2   2580   2580  32641  RISE       1
\FanController:Net_6149_0\/main_3                 macrocell31    2935   5515  32641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell17   1250   1250  34144  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell14   2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q       macrocell14   1250   1250  34321  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_2  macrocell14   2585   3835  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : Net_947/main_2
Capture Clock  : Net_947/clock_0
Path slack     : 34324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell14   1250   1250  34324  RISE       1
Net_947/main_2                              macrocell3    2582   3832  34324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 34324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell14   1250   1250  34324  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_2   macrocell17   2582   3832  34324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 36210p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell3    1250   1250  36210  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   2637   3887  36210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17580
-------------------------------------   ----- 
End-of-path arrival time (ps)           17580
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2590   7870  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell3   9710  17580  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell4      0  17580  60663  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 63943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell3   2590   7870  63943  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 63945p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0  datapathcell4   2588   7868  63945  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 70044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  70044  RISE       1
Net_357/main_0                                        macrocell1     7200   9780  70044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 70340p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0       datapathcell3   4140   4140  70340  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0i      datapathcell4      0   4140  70340  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0_comb  datapathcell4   3040   7180  70340  RISE       1
Net_357/main_1                                                                  macrocell1      2303   9483  70340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0
Path End       : Net_357/main_2
Capture Clock  : Net_357/clock_0
Path slack     : 71018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0       datapathcell3   3540   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0i      datapathcell4      0   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0_comb  datapathcell4   2960   6500  71018  RISE       1
Net_357/main_2                                                                  macrocell1      2306   8806  71018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 71221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10542
-------------------------------------   ----- 
End-of-path arrival time (ps)           10542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell3   2580   2580  71221  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell16    2304   4884  71221  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell16    3350   8234  71221  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell2   2308  10542  71221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 73459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell2   4030   4030  73459  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1          macrocell13    2334   6364  73459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73563p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load  datapathcell3   2590   7870  73563  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load  datapathcell4   2588   7868  73565  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load  datapathcell3   2590   7870  73683  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell3   2320   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell4      0   2320  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell4   2960   5280  60663  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load  datapathcell4   2588   7868  73685  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 74925p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell3   2580   2580  74925  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell13    2318   4898  74925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 75153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                                   macrocell3    1250   1250  75153  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3  macrocell13   3420   4670  75153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : Net_947/main_1
Capture Clock  : Net_947/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q  macrocell17   1250   1250  75797  RISE       1
Net_947/main_1                        macrocell3    2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q       macrocell17   1250   1250  75797  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_1  macrocell17   2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell13   1250   1250  76279  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell13   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1972721p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23769
-------------------------------------   ----- 
End-of-path arrival time (ps)           23769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20746  1972721  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell26     3023  23769  1972721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1972724p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23766
-------------------------------------   ----- 
End-of-path arrival time (ps)           23766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20746  1972721  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell27     3021  23766  1972724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_5
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1972896p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23594
-------------------------------------   ----- 
End-of-path arrival time (ps)           23594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell6      0  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell6   4830  20746  1972721  RISE       1
\FanController:FanTach:tach_state_2\/main_5            macrocell28     2848  23594  1972896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1978984p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -5100
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15916
-------------------------------------   ----- 
End-of-path arrival time (ps)           15916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell5   4956   6206  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell5   9710  15916  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell6      0  15916  1978984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1981476p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell6   5744   6994  1981476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982264p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell26     1250   1250  1972721  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell5   4956   6206  1982264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1982364p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell7   3820   3820  1982364  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell7   2286   6106  1982364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982706p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell28     1250   1250  1973162  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell5   4514   5764  1982706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1982954p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell28     1250   1250  1973162  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell6   4266   5516  1982954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983746p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell27     1250   1250  1974386  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell6   3474   4724  1983746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983929p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell27     1250   1250  1974386  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell5   3291   4541  1983929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984629p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell19     1250   1250  1984629  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell7   2591   3841  1984629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984916p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell20     1250   1250  1984916  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell7   2304   3554  1984916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:pulse_tc\/main_2
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1985663p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:pulse_tc\/main_2  macrocell23   9577  10827  1985663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:pulse_tc\/main_0
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1985792p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:pulse_tc\/main_0  macrocell23   9448  10698  1985792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6146\/main_2
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1986227p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10263
-------------------------------------   ----- 
End-of-path arrival time (ps)           10263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell26   1250   1250  1972721  RISE       1
\FanController:Net_6146\/main_2         macrocell30   9013  10263  1986227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6146\/main_0
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1986366p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell28   1250   1250  1973162  RISE       1
\FanController:Net_6146\/main_0         macrocell30   8874  10124  1986366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:stall_det\/main_2
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1986687p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:stall_det\/main_2  macrocell24   8553   9803  1986687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:next_fan\/main_3
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1986692p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9798
-------------------------------------   ---- 
End-of-path arrival time (ps)           9798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:next_fan\/main_3  macrocell22   8548   9798  1986692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_3\/main_0
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1986772p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:tach_state_3\/main_0  macrocell29   8468   9718  1986772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1987477p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:tach_state_0\/main_5  macrocell26   7763   9013  1987477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1988004p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell27   7236   8486  1988004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:next_fan\/main_1
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1988360p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:next_fan\/main_1  macrocell22   6880   8130  1988360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:stall_det\/main_0
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1988376p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:stall_det\/main_0  macrocell24   6864   8114  1988376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1988410p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:tach_state_2\/main_4  macrocell28   6830   8080  1988410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6146\/main_1
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1988704p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell27   1250   1250  1974386  RISE       1
\FanController:Net_6146\/main_1         macrocell30   6536   7786  1988704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_3\/main_1
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1988708p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:tach_state_3\/main_1  macrocell29   6532   7782  1988708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:pulse_tc\/main_1
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1988742p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:pulse_tc\/main_1  macrocell23   6498   7748  1988742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6505\/main_0
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1989437p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           7053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell28   1250   1250  1973162  RISE       1
\FanController:Net_6505\/main_0         macrocell32   5803   7053  1989437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1989479p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell26   5761   7011  1989479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:drq\/main_1
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1989488p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell26   1250   1250  1972721  RISE       1
\FanController:drq\/main_1              macrocell33   5752   7002  1989488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:next_fan\/main_4
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1989897p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:next_fan\/main_4  macrocell22   5343   6593  1989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6505\/main_3
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1989954p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell29   1250   1250  1987477  RISE       1
\FanController:Net_6505\/main_3         macrocell32   5286   6536  1989954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:next_fan\/main_2
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1989956p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:next_fan\/main_2  macrocell22   5284   6534  1989956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:stall_det\/main_1
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1989980p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q    macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:stall_det\/main_1  macrocell24   5260   6510  1989980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6505\/main_2
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1990024p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell26   1250   1250  1972721  RISE       1
\FanController:Net_6505\/main_2         macrocell32   5216   6466  1990024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990035p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell18   1250   1250  1990035  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell27   5205   6455  1990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990042p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell18   1250   1250  1990035  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell28   5198   6448  1990042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1990347p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell7   3850   3850  1990347  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell18     2293   6143  1990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1990347p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell7   3850   3850  1990347  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell21     2293   6143  1990347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:stall_det\/main_3
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1990458p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q    macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:stall_det\/main_3  macrocell24   4782   6032  1990458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990572p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell18   1250   1250  1990035  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell26   4668   5918  1990572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:Net_6149_0\/main_4
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1990800p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_0\/q       macrocell31   1250   1250  1990800  RISE       1
\FanController:Net_6149_0\/main_4  macrocell31   4440   5690  1990800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990956p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell28   4284   5534  1990956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990974p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell26   1250   1250  1972721  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell27   4266   5516  1990974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1990985p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell28   1250   1250  1973162  RISE       1
\FanController:drq\/main_0              macrocell33   4255   5505  1990985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990987p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell28   4253   5503  1990987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990996p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell27   4244   5494  1990996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991002p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell28   1250   1250  1973162  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell26   4238   5488  1991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6505\/main_1
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1991029p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell27   1250   1250  1974386  RISE       1
\FanController:Net_6505\/main_1         macrocell32   4211   5461  1991029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:Net_6149_0\/main_1
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991578p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991578  RISE       1
\FanController:Net_6149_0\/main_1           macrocell31   2802   4912  1991578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991589p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991589  RISE       1
\FanController:FanTach:tach\/main_2         macrocell25   2791   4901  1991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:Net_6149_0\/main_0
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991591p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991589  RISE       1
\FanController:Net_6149_0\/main_0           macrocell31   2789   4899  1991591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:FanTach:tach\/main_3
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991592p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991578  RISE       1
\FanController:FanTach:tach\/main_3         macrocell25   2788   4898  1991592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991772p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell28   3468   4718  1991772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991785p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell26   3455   4705  1991785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991959p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell27   1250   1250  1974386  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell27   3281   4531  1991959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_3
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992062p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_3  count7cell    2110   2110  1992062  RISE       1
\FanController:FanTach:tach\/main_0         macrocell25   2318   4428  1992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_2
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992065p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_2  count7cell    2110   2110  1992065  RISE       1
\FanController:FanTach:tach\/main_1         macrocell25   2315   4425  1992065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992334p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell25   1250   1250  1992334  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell20   2906   4156  1992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell20         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992334p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell25   1250   1250  1992334  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell21   2906   4156  1992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_3\/main_2
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1992339p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:tach_state_3\/main_2  macrocell29   2901   4151  1992339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6146\/main_3
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1992339p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell29   1250   1250  1987477  RISE       1
\FanController:Net_6146\/main_3         macrocell30   2901   4151  1992339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:pulse_tc\/main_3
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992343p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell29   1250   1250  1987477  RISE       1
\FanController:FanTach:pulse_tc\/main_3  macrocell23   2897   4147  1992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:FanTach:stall_det\/main_4
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1992461p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q       macrocell24   1250   1250  1992461  RISE       1
\FanController:FanTach:stall_det\/main_4  macrocell24   2779   4029  1992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_0\/main_2
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1992471p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell24   1250   1250  1992461  RISE       1
\FanController:Net_6149_0\/main_2    macrocell31   2769   4019  1992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:next_fan\/main_0
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1992644p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q       macrocell22   1250   1250  1992644  RISE       1
\FanController:FanTach:next_fan\/main_0  macrocell22   2596   3846  1992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1992652p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell19   1250   1250  1984629  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell19   2588   3838  1992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell19         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:FanCounter\/enable
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 1992799p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3340
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q         macrocell22   1250   1250  1992644  RISE       1
\FanController:FanTach:FanCounter\/enable  count7cell    2611   3861  1992799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell21   1250   1250  1992937  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell18   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell18         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell21   1250   1250  1992937  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell20   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell20         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell21   1250   1250  1992937  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell21   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell21         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:pulse_tc\/q
Path End       : \FanController:FanTach:pulse_tc\/main_4
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992952p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:pulse_tc\/q       macrocell23   1250   1250  1992952  RISE       1
\FanController:FanTach:pulse_tc\/main_4  macrocell23   2288   3538  1992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6146\/q
Path End       : \FanController:Net_6146\/main_4
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1992953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6146\/q       macrocell30   1250   1250  1992953  RISE       1
\FanController:Net_6146\/main_4  macrocell30   2287   3537  1992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6505\/q
Path End       : \FanController:Net_6505\/main_4
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1992954p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6505\/q       macrocell32   1250   1250  1992954  RISE       1
\FanController:Net_6505\/main_4  macrocell32   2286   3536  1992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3101694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                 3119910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18216
-------------------------------------   ----- 
End-of-path arrival time (ps)           18216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3226   8506  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18216  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18216  3101694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3104973p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3227   8507  3104973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 3104974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3226   8506  3104974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3107325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell11     1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell2   4905   6155  3107325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 3107750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                 3113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell11     1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   4480   5730  3107750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3109244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14186
-------------------------------------   ----- 
End-of-path arrival time (ps)           14186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:status_tc\/main_1         macrocell10     3233   8513  3109244  RISE       1
\Echo_Timer:TimerUDB:status_tc\/q              macrocell10     3350  11863  3109244  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2323  14186  3109244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3112059p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_3      macrocell11     4151   9431  3112059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3112475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  3101694  RISE       1
\Echo_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  3101694  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_2      macrocell12     3735   9015  3112475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3114777p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q        macrocell11   1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_4  macrocell5    5463   6713  3114777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3115527p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3115527  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_1                macrocell5     3383   5963  3115527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3115556p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3115556  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_0                macrocell5     3354   5934  3115556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 3116254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  3116254  RISE       1
\Echo_Timer:TimerUDB:run_mode\/main_0                     macrocell9     2656   5236  3116254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3116267p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  3116254  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_0                 macrocell11    2643   5223  3116267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3115527  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell7     2639   5219  3116271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  3115527  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell8     2639   5219  3116271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116280p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3115556  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell7     2630   5210  3116280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116280p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  3115556  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell8     2630   5210  3116280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Echo_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3116637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                 3123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capt_int_temp\/q         macrocell5     1250   1250  3116637  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   5543   6793  3116637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3116840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q           macrocell6    1250   1250  3113059  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell7    3400   4650  3116840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3116840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q           macrocell6    1250   1250  3113059  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell8    3400   4650  3116840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q    macrocell8    1250   1250  3117023  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_5  macrocell5    3217   4467  3117023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q    macrocell7    1250   1250  3117045  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_6  macrocell5    3195   4445  3117045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q           macrocell11   1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell7    2875   4125  3117365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q           macrocell11   1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell8    2875   4125  3117365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3117369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell11   1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell11   2871   4121  3117369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3117370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell11   1250   1250  3104470  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell12   2870   4120  3117370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3117458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell9    1250   1250  3112810  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell12   2782   4032  3117458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3117473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell9    1250   1250  3112810  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell11   2767   4017  3117473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:capture_last\/q
Path End       : \Echo_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 3117631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capture_last\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:capture_last\/q        macrocell6    1250   1250  3113059  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/main_3  macrocell5    2609   3859  3117631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell5          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 3117640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell12   1250   1250  3117640  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_4  macrocell11   2600   3850  3117640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 3117649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell12   1250   1250  3117640  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_3  macrocell12   2591   3841  3117649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117923p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q       macrocell8    1250   1250  3117023  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell7    2317   3567  3117923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117923p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_1\/q       macrocell8    1250   1250  3117023  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell8    2317   3567  3117923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 3117943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q       macrocell7    1250   1250  3117045  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/main_6  macrocell7    2297   3547  3117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Echo_Timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \Echo_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 3117943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Echo_Timer:TimerUDB:int_capt_count_0\/q       macrocell7    1250   1250  3117045  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/main_6  macrocell8    2297   3547  3117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell8          0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29450
-------------------------------------   ----- 
End-of-path arrival time (ps)           29450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3310  29450  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  29450  9965460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9968770p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3310  26140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  26140  9968770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9972080p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22830
-------------------------------------   ----- 
End-of-path arrival time (ps)           22830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    9710  22830  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  22830  9972080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9974660p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13820
-------------------------------------   ----- 
End-of-path arrival time (ps)           13820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell9    5680  13820  9974660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9975360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13120
-------------------------------------   ----- 
End-of-path arrival time (ps)           13120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    4980  13120  9975360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell10   2987  11127  9977353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9977353p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell11   2987  11127  9977353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9980463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  9971137  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell9   5437   8017  9980463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9981037p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  9971137  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell8   4863   7443  9981037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Trigger_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9981846p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16584
-------------------------------------   ----- 
End-of-path arrival time (ps)           16584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2960   8140  9965460  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/main_1         macrocell34      2843  10983  9981846  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/q              macrocell34      3350  14333  9981846  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2251  16584  9981846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_541/main_1
Capture Clock  : Net_541/clock_0
Path slack     : 9982651p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13839
-------------------------------------   ----- 
End-of-path arrival time (ps)           13839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8    2320   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0   2320  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1430   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   3750  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1430   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   5180  9965460  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2960   8140  9965460  RISE       1
Net_541/main_1                                    macrocell2       5699  13839  9982651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9982896p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9971137  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell11   3004   5584  9982896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9982898p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9971137  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell10   3002   5582  9982898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_541/main_0
Capture Clock  : Net_541/clock_0
Path slack     : 9989490p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  9971137  RISE       1
Net_541/main_0                                               macrocell2     4420   7000  9989490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell2          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

