module m1(a,b,s,c);
input a,b;
output s,c;
assign c=a&b;
assign s=a^b;
endmodule

module test;
reg a,b;
wire s,c;
m1 g1(a,b,s,c);
initial
begin
$display("a\tb\tSUM\tCARRY");
$monitor("%b\t%b\t%b\t%b",a,b,s,c);
a=0;b=0;
#10 a=0;b=1;
#10 a=1;b=0;
#10 a=1;b=1;
#10
$finish;
end
endmodule