OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
clock_tree_synthesis -sink_clustering_enable -balance_levels -sink_clustering_size 50 -sink_clustering_max_diameter 20
[INFO CTS-0050] Root buffer is BUFx16f_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx16f_ASAP7_75t_R
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 4419 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4419.
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 50 and with maximum cluster diameter of 20.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 50 and clustering diameter of 20.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 95.
[INFO CTS-0024]  Normalized sink region: [(3.19096, 3.176), (65.1866, 65.392)].
[INFO CTS-0025]     Width:  61.9956.
[INFO CTS-0026]     Height: 62.2160.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 48
    Sub-region size: 61.9956 X 31.1080
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 24
    Sub-region size: 30.9978 X 31.1080
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 30.9978 X 15.5540
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 95.
[INFO CTS-0018]     Created 108 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 108 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 11:1, 12:4, 13:2, 15:1, 24:2, 26:1, 28:1, 30:1, 34:2, 35:1, 37:1, 38:2, 40:2, 41:4, 42:1, 44:2, 45:1, 47:2, 48:2, 49:3, 50:66..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4505
[INFO CTS-0100]  Leaf buffers 95
[INFO CTS-0101]  Average sink wire length 162.12 um
[INFO CTS-0102]  Path depth 3 - 4
[INFO CTS-0207]  Leaf load cells 86
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement        208.4 u
average displacement        0.0 u
max displacement            1.4 u
original HPWL           65797.0 u
legalized HPWL          68149.6 u
delta HPWL                    4 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           68149.6 u
legalized HPWL          68149.6 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 3485 u^2 45% utilization.
Elapsed time: 0:17.03[h:]min:sec. CPU time: user 18.31 sys 8.44 (157%). Peak memory: 488032KB.
