<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: include/srsran/phy/upper/channel_processors/pdcch_processor.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(1); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_7123de2e28b5f41ff1c43ddf6e0bb9d5.html">srsran</a></li><li class="navelem"><a class="el" href="../../dir_14b290fc2cd63df7f04fd4517aa35214.html">phy</a></li><li class="navelem"><a class="el" href="../../dir_7fd55ae796442aee9509e2f0a6d7251b.html">upper</a></li><li class="navelem"><a class="el" href="../../dir_3ae691dcdbd2d160c5c50a6113a4c4f8.html">channel_processors</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">pdcch_processor.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    3</span><span class="comment"> * Copyright 2021-2024 Software Radio Systems Limited</span></div>
<div class="line"><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    5</span><span class="comment"> * This file is part of srsRAN.</span></div>
<div class="line"><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    7</span><span class="comment"> * srsRAN is free software: you can redistribute it and/or modify</span></div>
<div class="line"><span class="lineno">    8</span><span class="comment"> * it under the terms of the GNU Affero General Public License as</span></div>
<div class="line"><span class="lineno">    9</span><span class="comment"> * published by the Free Software Foundation, either version 3 of</span></div>
<div class="line"><span class="lineno">   10</span><span class="comment"> * the License, or (at your option) any later version.</span></div>
<div class="line"><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   12</span><span class="comment"> * srsRAN is distributed in the hope that it will be useful,</span></div>
<div class="line"><span class="lineno">   13</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><span class="lineno">   14</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><span class="lineno">   15</span><span class="comment"> * GNU Affero General Public License for more details.</span></div>
<div class="line"><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   17</span><span class="comment"> * A copy of the GNU Affero General Public License can be found in</span></div>
<div class="line"><span class="lineno">   18</span><span class="comment"> * the LICENSE file in the top-level directory of this distribution</span></div>
<div class="line"><span class="lineno">   19</span><span class="comment"> * and at http://www.gnu.org/licenses/.</span></div>
<div class="line"><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   21</span><span class="comment"> */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#</span><span class="preprocessor">pragma</span> <span class="preprocessor">once</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/adt/static_vector.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/phy/support/precoding_configuration.h&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/cyclic_prefix.h&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/pdcch/coreset.h&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/pdcch/pdcch_context.h&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/slot_point.h&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">namespace</span> <a class="code hl_namespace" href="../../d9/def/namespacesrsran.html">srsran</a> {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class</span> resource_grid_mapper;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// \brief Describes the PDCCH processor interface.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">///</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// The PDCCH processor shall:</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// - encode DCI, as per TS38.212 Section 7.3, where the DCI payload is given in \c dci_description::payload,</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// - modulate PDCCH, as per TS38.211 Section 7.3.2, and</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// - generate DMRS for PDCCH, as per TS38.211 Section 7.4.1.3.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">///</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/// \remark One Resource Element Group (REG) is equivalent to one Resource Block (RB), that is 12 Resource Elements</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// (REs).</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/// \remark One Control-Channel Element (CCE) is equivalent to 6 REGs.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/// \remark REGs are indexed first in time (for each symbol) and then in frequency.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">class</span> <a class="code hl_class" href="../../d9/d64/classsrsran_1_1pdcch__processor.html">pdcch_processor</a></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="comment">/// Describes a DCI transmission.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keyword">struct</span> <a class="code hl_struct" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html">dci_description</a> {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">/// Parameter \f$x_{rnti, k}\f$ as per TS38.211 section 7.3.2 {0...65535}.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">rnti</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">/// Parameter \f$n_{ID}\f$ used for DMRS scrambling as per TS38.211 Section 7.4.1.3.1 {0...65535}.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">n_id_pdcch_dmrs</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">/// Parameter \f$n_{ID}\f$ used in data scrambling as per TS38.211 Section 7.3.2.3 {0...65535}.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">n_id_pdcch_data</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">/// Parameter \f$n_{RNTI}\f$ used for PDCCH data scrambling in TS38.211 Section 7.3.2.3 {1...65535}.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">n_rnti</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">/// CCE start index used to send the DCI {0, 135}.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a6e3c3fd301c57f563854ce166561aa3c">cce_index</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">/// Indicates the number of CCE used by the PDCCH transmission as per TS38.211 Section 7.3.2.1 {1, 2, 4, 8, 16}.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">aggregation_level</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">/// Ratio of PDCCH DM-RS EPRE to SSS EPRE in decibels.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="keywordtype">float</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">dmrs_power_offset_dB</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">/// Ratio of PDCCH Data EPRE to SSS EPRE in decibels.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="keywordtype">float</span> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">data_power_offset_dB</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">/// DCI payload as unpacked bits.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_class" href="../../da/daf/classsrsran_1_1static__vector.html">static_vector</a>&lt;uint8_t, pdcch_constants::MAX_DCI_PAYLOAD_SIZE&gt; <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a2256d7a3547bad0e06291d8c1219f864">payload</a>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">/// Precoding configuration.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_class" href="../../dc/da4/classsrsran_1_1precoding__configuration.html">precoding_configuration</a> <a class="code hl_variable" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#ad69575c98879a130fdbd330f8f904029">precoding</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  };</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">/// CCE-to-REG mapping types as per TS38.211 Section 7.3.2.2.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keyword">enum</span> <span class="keyword">class</span> <a class="code hl_enumeration" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">cce_to_reg_mapping_type</a> {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">/// CORESET is configured by the PBCH or SIB1, (subcarrier 0 of the CORESET)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_enumvalue" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181">CORESET0</a> = 0,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">/// Not configured by PBCH or SIB 1, and non-interleaved.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_enumvalue" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89">NON_INTERLEAVED</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">/// Not configured by PBCH or SIB 1, and interleaved.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_enumvalue" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799">INTERLEAVED</a></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  };</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">/// \brief Describes CORESET parameters.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">///</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">/// Provides the Control Resource Set (CORESET, TS38.331 \c ControlResourceSet for more information) related</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">/// parameters common for up to \c MAX_NOF_DCI Downlink Control Information (DCI) transmissions.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">///</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">/// For  \c controlResourceSetZero (CORESET 0, TS38.213 Section 13 for more information) there are some exceptions:</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">/// - \c cce_to_reg_mapping_type shall be set to \c CORESET0.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">/// - \c bwp_start_rb and \c bwp_size_rb indicate the CORESET start point and contiguous resource blocks.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="comment">/// - \c shift_index shall be equal to the physical cell identifier {0...1007}.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">/// - \c cce_to_reg_mapping_type, \c frequency_resources, \c reg_bundle_size, \c interleaver_size are ignored.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keyword">struct</span> <a class="code hl_struct" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html">coreset_description</a> {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">/// Number of contiguous PRBs allocated to the BWP {1, ..., 275}.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a94d2af3c4ca105077943fb6d4aa8381a">bwp_size_rb</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">/// BWP start RB index from Point A {0, ..., 274}.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">bwp_start_rb</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">/// Starting OFDM symbol for the CORESET.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">start_symbol_index</a>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">/// Contiguous time duration of the CORESET in number of symbols {1,2,3}. Corresponds to L1 parameter</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">/// \f$N^{CORESET}_{symb}\f$ as per RS 38.211 Section 7.3.2.2.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">duration</a>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">/// \brief Frequency domain resources.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">///</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">/// This is a bitmap defining non-overlapping groups of 6 PRBs in ascending order. Defined as \f$N_{CORESET}^RB\f$</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">/// as per TS38.211 Section 7.3.2.2.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    freq_resource_bitmap <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a39aa11673e11a665fbb5eedc24c525a2">frequency_resources</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="comment">/// CCE-to-REG mapping.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_enumeration" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">cce_to_reg_mapping_type</a> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">cce_to_reg_mapping</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">/// \brief The number of REGs in a bundle. Corresponds to parameter \f$L\f$ in TS38.211 7.3.2.2.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">///</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="comment">/// Ignored for \c cce_to_reg_mapping_type set to \c INTERLEAVED or \c CORESET0. It must be:</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">/// - {2,6} for duration of 1 or 2 symbols, and</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">/// - {3,6} for duration of 3 symbols.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a8abb79c657a0a32771133bf8a5f73fa1">reg_bundle_size</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">/// \brief The CCE-to-REG interleaver size. Corresponds to parameter \f$R\f$ in TS38.211 7.3.2.2.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">///</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">/// Ignored for \c cce_to_reg_mapping_type set to \c INTERLEAVED or \c CORESET0. It must be {2,3,6}.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a2d51842bae5155a45b7cb00789033983">interleaver_size</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">/// \brief Shift index \f$n_{shift}\f$ in TS38.211 Section 7.3.2.2.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">///</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="comment">/// The value is:</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="comment">/// - set to the physical cell identifier for a transmission in CORESET0,</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">/// - ignored for non-interleaved mapping, and</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">/// - set to {0,275} for non-interleaved CCE-to-REG mapping.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a97f9088877f2b35d4273479f9e6e891f">shift_index</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  };</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="comment">/// Collects the PDCCH parameters for a transmission.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keyword">struct</span> <a class="code hl_struct" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdu_t</a> {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">/// Context information.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_class" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="code hl_class" href="../../d2/dba/classsrsran_1_1pdcch__context.html">pdcch_context</a>&gt; <a class="code hl_variable" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#af9a75b33ec490664e71e1e7752c5a94e">context</a>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">/// Indicates the slot and numerology.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_class" href="../../df/d3c/classsrsran_1_1slot__point.html">slot_point</a> <a class="code hl_variable" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">slot</a>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">/// Cyclic prefix type.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_class" href="../../d4/d8b/classsrsran_1_1cyclic__prefix.html">cyclic_prefix</a> <a class="code hl_variable" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">cp</a>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="comment">/// Provides CORESET description.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_struct" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html">coreset_description</a> <a class="code hl_variable" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a479ca1c6b986eaed590500fcc4ad774e">coreset</a>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">/// Downlink Control Information.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <a class="code hl_struct" href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html">dci_description</a> <a class="code hl_variable" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#af0cea00282822603b6fb668f8cf1e6e0">dci</a>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  };</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="comment">/// Default detsructor.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="keyword">virtual</span> ~<a class="code hl_function" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aad6e4fe0600a86aa6a8be144039a7268">pdcch_processor</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">/// \brief Processes a PDCCH transmission.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="comment">///</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="comment">/// \param[out] mapper Resource grid mapper interface.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="comment">/// \param[in] pdu     Necessary parameters to process the PDCCH transmission.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#abfd2099def706756fcf5c5dc312fb00e">process</a>(resource_grid_mapper&amp; mapper, <span class="keyword">const</span> <a class="code hl_struct" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdu_t</a>&amp; pdu) = 0;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>};</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/// \brief Describes the PDCCH processor validator interface.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="keyword">class</span> <a class="code hl_class" href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html">pdcch_pdu_validator</a></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">/// Default destructor.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keyword">virtual</span> ~<a class="code hl_function" href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html#af850d2f995f0dd1abcaeef2bb5d3d864">pdcch_pdu_validator</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="comment">/// \brief Validates PDCCH processor configuration parameters.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">/// \return True if the parameters contained in \c pdu are supported, false otherwise.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html#a2ac893e4431812945431c1f524a8bd87">is_valid</a>(<span class="keyword">const</span> <a class="code hl_class" href="../../d9/d64/classsrsran_1_1pdcch__processor.html">pdcch_processor</a>::<a class="code hl_struct" href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html">pdu_t</a>&amp; pdu) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>};</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>} <span class="comment">// namespace srsran</span></div>
<div class="ttc" id="aclasssrsran_1_1channel__equalizer__factory_html"><div class="ttname"><a href="../../d3/d8a/classsrsran_1_1channel__equalizer__factory.html">srsran::channel_equalizer_factory</a></div><div class="ttdoc">Describes a channel equalizer factory.</div><div class="ttdef"><b>Definition</b> equalization_factories.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html">srsran::channel_estimate</a></div><div class="ttdoc">Describes channel estimation results.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:43</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a0370b4ff4d9e9692f0e1d05c415721b6"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a0370b4ff4d9e9692f0e1d05c415721b6">srsran::channel_estimate::size</a></div><div class="ttdeci">channel_estimate_dimensions size() const</div><div class="ttdoc">Returns channel estimate dimensions.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:337</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a0a05225c30d3662ee04424e8c94f5cd5"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a0a05225c30d3662ee04424e8c94f5cd5">srsran::channel_estimate::get_snr</a></div><div class="ttdeci">float get_snr(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated SNR for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:166</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a0d76e156fb2b403eaa36b155a634d0a2"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a0d76e156fb2b403eaa36b155a634d0a2">srsran::channel_estimate::get_epre</a></div><div class="ttdeci">float get_epre(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the average EPRE for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:155</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a128e90778ec194e5d88d31e952752f78"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a128e90778ec194e5d88d31e952752f78">srsran::channel_estimate::set_ch_estimate</a></div><div class="ttdeci">void set_ch_estimate(cf_t ce_val, unsigned subcarrier, unsigned symbol, unsigned rx_port=0, unsigned tx_layer=0)</div><div class="ttdoc">Sets the channel estimate for the resource element at the given coordinates.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:304</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a1cf2e6277ec4f9f8c898f13b7bff0205"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a1cf2e6277ec4f9f8c898f13b7bff0205">srsran::channel_estimate::get_layer_average_snr</a></div><div class="ttdeci">float get_layer_average_snr(unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated average SNR for a given layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:169</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a3b39fe5830a307ab802fe2d74a8b250c"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a3b39fe5830a307ab802fe2d74a8b250c">srsran::channel_estimate::get_epre_dB</a></div><div class="ttdeci">float get_epre_dB(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the average EPRE for the path between the given Rx port and Tx layer (dB scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:160</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a3e3110c08719e66b65cd7c6bc81cb01d"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a3e3110c08719e66b65cd7c6bc81cb01d">srsran::channel_estimate::get_symbol_ch_estimate</a></div><div class="ttdeci">span&lt; cf_t &gt; get_symbol_ch_estimate(unsigned i_symbol, unsigned rx_port=0, unsigned tx_layer=0)</div><div class="ttdoc">Returns a read-write view to the RE channel estimates for a given OFDM symbol, Rx port and Tx layer.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:219</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a40afb0a66b8057048879c250294ba0e9"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a40afb0a66b8057048879c250294ba0e9">srsran::channel_estimate::set_time_alignment</a></div><div class="ttdeci">void set_time_alignment(phy_time_unit ta, unsigned rx_port, unsigned tx_layer=0)</div><div class="ttdoc">Sets the estimated time alignment in PHY units of time for the path between the given Rx port and Tx ...</div><div class="ttdef"><b>Definition</b> channel_estimation.h:298</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a49d2f719fa739df2e255de85087274dd"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a49d2f719fa739df2e255de85087274dd">srsran::channel_estimate::get_path_ch_estimate</a></div><div class="ttdeci">span&lt; cf_t &gt; get_path_ch_estimate(unsigned rx_port, unsigned tx_layer=0)</div><div class="ttdoc">Returns a read-write view to the RE channel estimates of the path between the given Rx port and Tx la...</div><div class="ttdef"><b>Definition</b> channel_estimation.h:203</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a4df8212cd8e8e48539034bddff87ddfe"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a4df8212cd8e8e48539034bddff87ddfe">srsran::channel_estimate::get_noise_variance_dB</a></div><div class="ttdeci">float get_noise_variance_dB(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated noise variance for the path between the given Rx port and Tx layer (dB scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:138</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a55e6505cc49f3e689487f38a8c5e920f"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a55e6505cc49f3e689487f38a8c5e920f">srsran::channel_estimate::set_rsrp</a></div><div class="ttdeci">void set_rsrp(float rsrp_val, unsigned rx_port, unsigned tx_layer=0)</div><div class="ttdoc">Sets the estimated RSRP for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:280</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a5dd672958e59050004cb5370e21c096d"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a5dd672958e59050004cb5370e21c096d">srsran::channel_estimate::~channel_estimate</a></div><div class="ttdeci">~channel_estimate()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a7123bed76e9d5dd8b4fb3e94419cc29e"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a7123bed76e9d5dd8b4fb3e94419cc29e">srsran::channel_estimate::set_epre</a></div><div class="ttdeci">void set_epre(float epre_val, unsigned rx_port, unsigned tx_layer=0)</div><div class="ttdoc">Sets the average EPRE for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:286</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a7eb9897e2d7c4ffc57d3704d23d032e2"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a7eb9897e2d7c4ffc57d3704d23d032e2">srsran::channel_estimate::get_time_alignment</a></div><div class="ttdeci">phy_time_unit get_time_alignment(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated time alignment in PHY time units between the given Rx port and Tx layer.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:195</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a866476ab3a67570fa83ee5ab42a892d6"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a866476ab3a67570fa83ee5ab42a892d6">srsran::channel_estimate::resize</a></div><div class="ttdeci">void resize(const channel_estimate_dimensions &amp;dims)</div><div class="ttdoc">Resizes internal buffers.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:311</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_a987af8585951357deb842ea4dc4aeef5"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#a987af8585951357deb842ea4dc4aeef5">srsran::channel_estimate::channel_estimate</a></div><div class="ttdeci">channel_estimate()</div><div class="ttdoc">Default constructor: reserves internal memory.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:71</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_aa6d2e35fa44de014b2851eb9163ec849"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#aa6d2e35fa44de014b2851eb9163ec849">srsran::channel_estimate::get_path_ch_estimate</a></div><div class="ttdeci">span&lt; const cf_t &gt; get_path_ch_estimate(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns a read-only view to the RE channel estimates of the path between the given Rx port and Tx lay...</div><div class="ttdef"><b>Definition</b> channel_estimation.h:211</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_aac323778ffe13af85d3a18a6ab8db0af"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#aac323778ffe13af85d3a18a6ab8db0af">srsran::channel_estimate::channel_estimate</a></div><div class="ttdeci">channel_estimate(const channel_estimate_dimensions &amp;dims)</div><div class="ttdoc">Constructor: sets the size of the internal buffers.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:82</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_ab3eb21230f548ef0d8d1e54ed503a0c2"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#ab3eb21230f548ef0d8d1e54ed503a0c2">srsran::channel_estimate::get_rsrp_dB</a></div><div class="ttdeci">float get_rsrp_dB(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated RSRP for the path between the given Rx port and Tx layer (dB scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:147</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_ab5160d76828b10078c49590d1b5b5d9e"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#ab5160d76828b10078c49590d1b5b5d9e">srsran::channel_estimate::get_symbol_ch_estimate</a></div><div class="ttdeci">span&lt; const cf_t &gt; get_symbol_ch_estimate(unsigned i_symbol, unsigned rx_port=0, unsigned tx_layer=0) const</div><div class="ttdoc">Returns a read-only view to the RE channel estimates for a given OFDM symbol, Rx port and Tx layer.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:227</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_ace94b383d49f212dc263724746f55e0a"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#ace94b383d49f212dc263724746f55e0a">srsran::channel_estimate::capacity</a></div><div class="ttdeci">const channel_estimate_dimensions &amp; capacity() const</div><div class="ttdoc">Returns channel estimate maximum dimensions.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:348</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_ad5c9c4968dd562340b822c2bd1303749"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#ad5c9c4968dd562340b822c2bd1303749">srsran::channel_estimate::get_snr_dB</a></div><div class="ttdeci">float get_snr_dB(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated SNR for the path between the given Rx port and Tx layer (dB scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:189</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_aebf521cf0e150b8ff4d67e528aba82bc"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#aebf521cf0e150b8ff4d67e528aba82bc">srsran::channel_estimate::get_channel_state_information</a></div><div class="ttdeci">void get_channel_state_information(channel_state_information &amp;csi) const</div><div class="ttdoc">Gets the general Channel State Information.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:235</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_af2d50dc846b4644fee4261cee2933b36"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#af2d50dc846b4644fee4261cee2933b36">srsran::channel_estimate::get_rsrp</a></div><div class="ttdeci">float get_rsrp(unsigned rx_port, unsigned tx_layer=0) const</div><div class="ttdoc">Returns the estimated RSRP for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:144</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__estimate_html_af996cdabe49e1189a339ed552ceb239f"><div class="ttname"><a href="../../d9/d7c/classsrsran_1_1channel__estimate.html#af996cdabe49e1189a339ed552ceb239f">srsran::channel_estimate::set_snr</a></div><div class="ttdeci">void set_snr(float snr_val, unsigned rx_port, unsigned tx_layer=0)</div><div class="ttdoc">Sets the estimated SNR for the path between the given Rx port and Tx layer (linear scale).</div><div class="ttdef"><b>Definition</b> channel_estimation.h:292</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__modulation__factory_html"><div class="ttname"><a href="../../d1/d2b/classsrsran_1_1channel__modulation__factory.html">srsran::channel_modulation_factory</a></div><div class="ttdef"><b>Definition</b> channel_modulation_factories.h:33</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder__factory_html"><div class="ttname"><a href="../../dd/de6/classsrsran_1_1channel__precoder__factory.html">srsran::channel_precoder_factory</a></div><div class="ttdoc">Factory that builds channel precoder objects.</div><div class="ttdef"><b>Definition</b> precoding_factories.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder__factory_html_a69c4334779d2cd3851a3cb656855355e"><div class="ttname"><a href="../../dd/de6/classsrsran_1_1channel__precoder__factory.html#a69c4334779d2cd3851a3cb656855355e">srsran::channel_precoder_factory::~channel_precoder_factory</a></div><div class="ttdeci">virtual ~channel_precoder_factory()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder__factory_html_ac60b9b1560cbdf201f5c2950cb38fda4"><div class="ttname"><a href="../../dd/de6/classsrsran_1_1channel__precoder__factory.html#ac60b9b1560cbdf201f5c2950cb38fda4">srsran::channel_precoder_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; channel_precoder &gt; create()=0</div><div class="ttdoc">Creates and returns a channel precoder object.</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder_html"><div class="ttname"><a href="../../d8/d31/classsrsran_1_1channel__precoder.html">srsran::channel_precoder</a></div><div class="ttdoc">Channel precoder interface.</div><div class="ttdef"><b>Definition</b> channel_precoder.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder_html_a21217fb3b84ab87c2a04682eb04efeea"><div class="ttname"><a href="../../d8/d31/classsrsran_1_1channel__precoder.html#a21217fb3b84ab87c2a04682eb04efeea">srsran::channel_precoder::apply_layer_map_and_precoding</a></div><div class="ttdeci">virtual void apply_layer_map_and_precoding(re_buffer_writer &amp;output, span&lt; const ci8_t &gt; input, const precoding_weight_matrix &amp;precoding) const =0</div><div class="ttdoc">Maps the input symbols into layers and applies a set of precoding weights.</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder_html_adb45f7aefe53d6809f07c7dedacb1e82"><div class="ttname"><a href="../../d8/d31/classsrsran_1_1channel__precoder.html#adb45f7aefe53d6809f07c7dedacb1e82">srsran::channel_precoder::apply_precoding</a></div><div class="ttdeci">virtual void apply_precoding(re_buffer_writer &amp;output, const re_buffer_reader &amp;input, const precoding_weight_matrix &amp;precoding) const =0</div><div class="ttdoc">Applies a set of precoding weights to the input resource elements.</div></div>
<div class="ttc" id="aclasssrsran_1_1channel__precoder_html_aeaafa0f4919aa641708f68392a873f38"><div class="ttname"><a href="../../d8/d31/classsrsran_1_1channel__precoder.html#aeaafa0f4919aa641708f68392a873f38">srsran::channel_precoder::~channel_precoder</a></div><div class="ttdeci">virtual ~channel_precoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator__factory_html"><div class="ttname"><a href="../../de/d57/classsrsran_1_1crc__calculator__factory.html">srsran::crc_calculator_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:44</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator_html"><div class="ttname"><a href="../../d7/d76/classsrsran_1_1crc__calculator.html">srsran::crc_calculator</a></div><div class="ttdoc">Calculates the CRC, as per TS38.212 Section 5.1. Interface.</div><div class="ttdef"><b>Definition</b> crc_calculator.h:63</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator_html_a47c397142a916607dab38210cedc5e4d"><div class="ttname"><a href="../../d7/d76/classsrsran_1_1crc__calculator.html#a47c397142a916607dab38210cedc5e4d">srsran::crc_calculator::get_generator_poly</a></div><div class="ttdeci">virtual crc_generator_poly get_generator_poly() const =0</div><div class="ttdoc">Returns the identifier of the generator polynomial.</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator_html_a527fe01b97675f1709ea4995b7a8f936"><div class="ttname"><a href="../../d7/d76/classsrsran_1_1crc__calculator.html#a527fe01b97675f1709ea4995b7a8f936">srsran::crc_calculator::calculate_byte</a></div><div class="ttdeci">virtual crc_calculator_checksum_t calculate_byte(span&lt; const uint8_t &gt; data)=0</div><div class="ttdoc">Calculates the checksum from a byte buffer (8 packed bits in every input byte).</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator_html_ad0d4abb35547dbf3c99af855035581e9"><div class="ttname"><a href="../../d7/d76/classsrsran_1_1crc__calculator.html#ad0d4abb35547dbf3c99af855035581e9">srsran::crc_calculator::calculate_bit</a></div><div class="ttdeci">virtual crc_calculator_checksum_t calculate_bit(span&lt; const uint8_t &gt; data)=0</div><div class="ttdoc">Calculates the checksum from a bit buffer (1 bit in for every input byte).</div></div>
<div class="ttc" id="aclasssrsran_1_1crc__calculator_html_aef578a5a33ab7a680911acb2ddcae963"><div class="ttname"><a href="../../d7/d76/classsrsran_1_1crc__calculator.html#aef578a5a33ab7a680911acb2ddcae963">srsran::crc_calculator::calculate</a></div><div class="ttdeci">virtual crc_calculator_checksum_t calculate(const bit_buffer &amp;data)=0</div><div class="ttdoc">Calculates the checksum from a bit buffer.</div></div>
<div class="ttc" id="aclasssrsran_1_1cyclic__prefix_html"><div class="ttname"><a href="../../d4/d8b/classsrsran_1_1cyclic__prefix.html">srsran::cyclic_prefix</a></div><div class="ttdoc">Describes a cyclic prefix configuration with its helper methods.</div><div class="ttdef"><b>Definition</b> cyclic_prefix.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1demodulation__mapper_html"><div class="ttname"><a href="../../df/d9f/classsrsran_1_1demodulation__mapper.html">srsran::demodulation_mapper</a></div><div class="ttdoc">Demodulator interface.</div><div class="ttdef"><b>Definition</b> demodulation_mapper.h:47</div></div>
<div class="ttc" id="aclasssrsran_1_1demodulation__mapper_html_aa2e3976142cb103cbdf3e8edbecbaffd"><div class="ttname"><a href="../../df/d9f/classsrsran_1_1demodulation__mapper.html#aa2e3976142cb103cbdf3e8edbecbaffd">srsran::demodulation_mapper::demodulate_soft</a></div><div class="ttdeci">virtual void demodulate_soft(span&lt; log_likelihood_ratio &gt; llrs, span&lt; const cf_t &gt; symbols, span&lt; const float &gt; noise_vars, modulation_scheme mod)=0</div><div class="ttdoc">Soft demodulation.</div></div>
<div class="ttc" id="aclasssrsran_1_1demodulation__mapper_html_aefc9ff38283837603c68ee8c0fd50d9b"><div class="ttname"><a href="../../df/d9f/classsrsran_1_1demodulation__mapper.html#aefc9ff38283837603c68ee8c0fd50d9b">srsran::demodulation_mapper::~demodulation_mapper</a></div><div class="ttdeci">virtual ~demodulation_mapper()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html">srsran::described_segment</a></div><div class="ttdoc">Describes an LDPC segment or codeblock.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:89</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html_a9d94f1b666ce172f87abc5bd001d1307"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html#a9d94f1b666ce172f87abc5bd001d1307">srsran::described_segment::get_data</a></div><div class="ttdeci">bit_buffer &amp; get_data()</div><div class="ttdoc">Gets a read–write view of the segment data.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:114</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html_aa2bccc890dc4b3d90cebbcdc6eb86ce8"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html#aa2bccc890dc4b3d90cebbcdc6eb86ce8">srsran::described_segment::get_data</a></div><div class="ttdeci">const bit_buffer &amp; get_data() const</div><div class="ttdoc">Gets a read-only view of the segment data.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:122</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html_aad87c078b6c82c518155bffd5cae83d4"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html#aad87c078b6c82c518155bffd5cae83d4">srsran::described_segment::get_metadata</a></div><div class="ttdeci">const codeblock_metadata &amp; get_metadata() const</div><div class="ttdoc">Gets the segment metadata.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:129</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html_af330b166cf99b00801c9c78f1f02dc28"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html#af330b166cf99b00801c9c78f1f02dc28">srsran::described_segment::described_segment</a></div><div class="ttdeci">described_segment(const codeblock_metadata &amp;metadata_, units::bits cb_size_)</div><div class="ttdoc">Creates a description for a segment of length cb_size with the given metadata.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:102</div></div>
<div class="ttc" id="aclasssrsran_1_1described__segment_html_af790b6dbaafe8119604bb0d8cda34651"><div class="ttname"><a href="../../dd/d3e/classsrsran_1_1described__segment.html#af790b6dbaafe8119604bb0d8cda34651">srsran::described_segment::described_segment</a></div><div class="ttdeci">described_segment()</div><div class="ttdoc">Default constructor - Creates an invalid empty segment.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:92</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor__factory_html"><div class="ttname"><a href="../../da/d69/classsrsran_1_1dft__processor__factory.html">srsran::dft_processor_factory</a></div><div class="ttdoc">Discrete Fourier Transform (DFT) processor factory.</div><div class="ttdef"><b>Definition</b> generic_functions_factories.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor__factory_html_aa631c8e74f5e3db6eaa3dfe35def1704"><div class="ttname"><a href="../../da/d69/classsrsran_1_1dft__processor__factory.html#aa631c8e74f5e3db6eaa3dfe35def1704">srsran::dft_processor_factory::~dft_processor_factory</a></div><div class="ttdeci">virtual ~dft_processor_factory()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor__factory_html_aaf392f6f4d89a548ab61f39838446e73"><div class="ttname"><a href="../../da/d69/classsrsran_1_1dft__processor__factory.html#aaf392f6f4d89a548ab61f39838446e73">srsran::dft_processor_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; dft_processor &gt; create(const dft_processor::configuration &amp;config)=0</div><div class="ttdoc">Creates a DFT processor.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html">srsran::dft_processor</a></div><div class="ttdoc">Describes a Discrete Fourier Transform (DFT) processor.</div><div class="ttdef"><b>Definition</b> dft_processor.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_a13ac524d356a440765652c54a7c85d17"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#a13ac524d356a440765652c54a7c85d17">srsran::dft_processor::~dft_processor</a></div><div class="ttdeci">virtual ~dft_processor()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_a628d1ee463ea4107a2809eeb6cdac552"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#a628d1ee463ea4107a2809eeb6cdac552">srsran::dft_processor::run</a></div><div class="ttdeci">virtual span&lt; const cf_t &gt; run()=0</div><div class="ttdoc">Executes the DFT from the internal input data.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_aa07d386497c47ca798864f6300937cab"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#aa07d386497c47ca798864f6300937cab">srsran::dft_processor::get_input</a></div><div class="ttdeci">virtual span&lt; cf_t &gt; get_input()=0</div><div class="ttdoc">Gets a view of the internal input DFT buffer.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_acbc192fd5ef9ad55dd0611b199b01845"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#acbc192fd5ef9ad55dd0611b199b01845">srsran::dft_processor::get_direction</a></div><div class="ttdeci">virtual direction get_direction() const =0</div><div class="ttdoc">Gets the DFT direction.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_ad6d2dd1eff168ecf482b422a7c363d40"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#ad6d2dd1eff168ecf482b422a7c363d40">srsran::dft_processor::direction</a></div><div class="ttdeci">direction</div><div class="ttdoc">Indicates the DFT direction.</div><div class="ttdef"><b>Definition</b> dft_processor.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_ad6d2dd1eff168ecf482b422a7c363d40a1955bdc302911f376074eb9b02e56639"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#ad6d2dd1eff168ecf482b422a7c363d40a1955bdc302911f376074eb9b02e56639">srsran::dft_processor::direction::INVERSE</a></div><div class="ttdeci">@ INVERSE</div><div class="ttdoc">Converts a frequency domain signal into frequency (inverse DFT).</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_ad6d2dd1eff168ecf482b422a7c363d40a4c5d06b02c97731aaa976179c62dcf76"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#ad6d2dd1eff168ecf482b422a7c363d40a4c5d06b02c97731aaa976179c62dcf76">srsran::dft_processor::direction::DIRECT</a></div><div class="ttdeci">@ DIRECT</div><div class="ttdoc">Converts a time domain signal into frequency domain.</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_adf16cec292860b269f0826f29e4f0de3"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#adf16cec292860b269f0826f29e4f0de3">srsran::dft_processor::direction_to_string</a></div><div class="ttdeci">static std::string direction_to_string(direction dir)</div><div class="ttdoc">Converts a DFT direction to string.</div><div class="ttdef"><b>Definition</b> dft_processor.h:56</div></div>
<div class="ttc" id="aclasssrsran_1_1dft__processor_html_afcb93862572be80c25306a1a627b3d07"><div class="ttname"><a href="../../dd/d92/classsrsran_1_1dft__processor.html#afcb93862572be80c25306a1a627b3d07">srsran::dft_processor::get_size</a></div><div class="ttdeci">virtual unsigned get_size() const =0</div><div class="ttdoc">Gets the DFT number of points.</div></div>
<div class="ttc" id="aclasssrsran_1_1dmrs__pbch__processor__factory_html"><div class="ttname"><a href="../../db/d99/classsrsran_1_1dmrs__pbch__processor__factory.html">srsran::dmrs_pbch_processor_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:21</div></div>
<div class="ttc" id="aclasssrsran_1_1dmrs__pdcch__processor__factory_html"><div class="ttname"><a href="../../de/d13/classsrsran_1_1dmrs__pdcch__processor__factory.html">srsran::dmrs_pdcch_processor_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1dmrs__pdsch__processor__factory_html"><div class="ttname"><a href="../../d9/df9/classsrsran_1_1dmrs__pdsch__processor__factory.html">srsran::dmrs_pdsch_processor_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:41</div></div>
<div class="ttc" id="aclasssrsran_1_1dmrs__pucch__estimator__factory_html"><div class="ttname"><a href="../../d0/d8a/classsrsran_1_1dmrs__pucch__estimator__factory.html">srsran::dmrs_pucch_estimator_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:51</div></div>
<div class="ttc" id="aclasssrsran_1_1downlink__processor__factory_html"><div class="ttname"><a href="../../dd/dd1/classsrsran_1_1downlink__processor__factory.html">srsran::downlink_processor_factory</a></div><div class="ttdoc">Factory that allows to create downlink processors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:107</div></div>
<div class="ttc" id="aclasssrsran_1_1downlink__processor__factory_html_a147e85efcdceac305b38b07eb3053249"><div class="ttname"><a href="../../dd/dd1/classsrsran_1_1downlink__processor__factory.html#a147e85efcdceac305b38b07eb3053249">srsran::downlink_processor_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; downlink_processor &gt; create(const downlink_processor_config &amp;config, srslog::basic_logger &amp;logger, bool enable_broadcast)=0</div><div class="ttdoc">Creates a downlink processor with logging capabilities.</div></div>
<div class="ttc" id="aclasssrsran_1_1downlink__processor__factory_html_a358cf75ea5a077ee6f3c32a43af81e6a"><div class="ttname"><a href="../../dd/dd1/classsrsran_1_1downlink__processor__factory.html#a358cf75ea5a077ee6f3c32a43af81e6a">srsran::downlink_processor_factory::create_pdu_validator</a></div><div class="ttdeci">virtual std::unique_ptr&lt; downlink_pdu_validator &gt; create_pdu_validator()=0</div><div class="ttdoc">Creates a downlink PDU validator.</div></div>
<div class="ttc" id="aclasssrsran_1_1downlink__processor__factory_html_af02c7bbdaa6e690995c39a501f23b934"><div class="ttname"><a href="../../dd/dd1/classsrsran_1_1downlink__processor__factory.html#af02c7bbdaa6e690995c39a501f23b934">srsran::downlink_processor_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; downlink_processor &gt; create(const downlink_processor_config &amp;config)=0</div><div class="ttdoc">Creates a downlink processor.</div></div>
<div class="ttc" id="aclasssrsran_1_1evm__calculator_html"><div class="ttname"><a href="../../da/de4/classsrsran_1_1evm__calculator.html">srsran::evm_calculator</a></div><div class="ttdoc">Error Vector Magnitude calculator.</div><div class="ttdef"><b>Definition</b> evm_calculator.h:33</div></div>
<div class="ttc" id="aclasssrsran_1_1evm__calculator_html_ad0ec27c50802f9d4ae98189bc7f03203"><div class="ttname"><a href="../../da/de4/classsrsran_1_1evm__calculator.html#ad0ec27c50802f9d4ae98189bc7f03203">srsran::evm_calculator::~evm_calculator</a></div><div class="ttdeci">virtual ~evm_calculator()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1evm__calculator_html_afc74ff721378a740d1402de77703ac25"><div class="ttname"><a href="../../da/de4/classsrsran_1_1evm__calculator.html#afc74ff721378a740d1402de77703ac25">srsran::evm_calculator::calculate</a></div><div class="ttdeci">virtual float calculate(span&lt; const log_likelihood_ratio &gt; soft_bits, span&lt; const cf_t &gt; symbols, modulation_scheme modulation)=0</div><div class="ttdoc">Calculates the EVM for a transmission.</div></div>
<div class="ttc" id="aclasssrsran_1_1hal_1_1hw__accelerator__pdsch__enc__factory_html"><div class="ttname"><a href="../../dd/df9/classsrsran_1_1hal_1_1hw__accelerator__pdsch__enc__factory.html">srsran::hal::hw_accelerator_pdsch_enc_factory</a></div><div class="ttdoc">PDSCH encoder hardware accelerator factory.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc_factory.h:32</div></div>
<div class="ttc" id="aclasssrsran_1_1hal_1_1hw__accelerator__pdsch__enc_html"><div class="ttname"><a href="../../d3/d5b/classsrsran_1_1hal_1_1hw__accelerator__pdsch__enc.html">srsran::hal::hw_accelerator_pdsch_enc</a></div><div class="ttdoc">Generic hardware accelerated PDSCH encoder functions.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:76</div></div>
<div class="ttc" id="aclasssrsran_1_1hal_1_1hw__accelerator__pdsch__enc_html_a24b5647fb38d0c9f2d9d1a4bc7daef52"><div class="ttname"><a href="../../d3/d5b/classsrsran_1_1hal_1_1hw__accelerator__pdsch__enc.html#a24b5647fb38d0c9f2d9d1a4bc7daef52">srsran::hal::hw_accelerator_pdsch_enc::configure_operation</a></div><div class="ttdeci">virtual void configure_operation(const hw_pdsch_encoder_configuration &amp;config, unsigned cb_index=0)=0</div></div>
<div class="ttc" id="aclasssrsran_1_1hal_1_1hw__accelerator__pdsch__enc_html_a59d2830346361f0d4208724ff19059b0"><div class="ttname"><a href="../../d3/d5b/classsrsran_1_1hal_1_1hw__accelerator__pdsch__enc.html#a59d2830346361f0d4208724ff19059b0">srsran::hal::hw_accelerator_pdsch_enc::~hw_accelerator_pdsch_enc</a></div><div class="ttdeci">virtual ~hw_accelerator_pdsch_enc()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1interpolator_html"><div class="ttname"><a href="../../df/d3e/classsrsran_1_1interpolator.html">srsran::interpolator</a></div><div class="ttdoc">Interpolator interface.</div><div class="ttdef"><b>Definition</b> interpolator.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1interpolator_html_a23d5351182a67df06ac2a6a9e66a5162"><div class="ttname"><a href="../../df/d3e/classsrsran_1_1interpolator.html#a23d5351182a67df06ac2a6a9e66a5162">srsran::interpolator::~interpolator</a></div><div class="ttdeci">virtual ~interpolator()=default</div><div class="ttdoc">Defalut destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1interpolator_html_a2eb1dbc9f8b17bcbb08aca3e898c23bb"><div class="ttname"><a href="../../df/d3e/classsrsran_1_1interpolator.html#a2eb1dbc9f8b17bcbb08aca3e898c23bb">srsran::interpolator::interpolate</a></div><div class="ttdeci">virtual void interpolate(span&lt; cf_t &gt; output, span&lt; const cf_t &gt; input, const configuration &amp;cfg)=0</div><div class="ttdoc">Interpolates the missing data in a sequence.</div></div>
<div class="ttc" id="aclasssrsran_1_1interval_html"><div class="ttname"><a href="../../d4/d3c/classsrsran_1_1interval.html">srsran::interval</a></div><div class="ttdoc">Representation of an interval between two numeric-types with the math representation [start,...</div><div class="ttdef"><b>Definition</b> interval.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__decoder__factory_html"><div class="ttname"><a href="../../d9/de4/classsrsran_1_1ldpc__decoder__factory.html">srsran::ldpc_decoder_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:53</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__decoder_html"><div class="ttname"><a href="../../da/d8d/classsrsran_1_1ldpc__decoder.html">srsran::ldpc_decoder</a></div><div class="ttdoc">LDPC decoder interface.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__decoder_html_ad3202c07c8758230230dd7aa88897215"><div class="ttname"><a href="../../da/d8d/classsrsran_1_1ldpc__decoder.html#ad3202c07c8758230230dd7aa88897215">srsran::ldpc_decoder::~ldpc_decoder</a></div><div class="ttdeci">virtual ~ldpc_decoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__decoder_html_af642ab7b931e5f06fb353e2043221c1f"><div class="ttname"><a href="../../da/d8d/classsrsran_1_1ldpc__decoder.html#af642ab7b931e5f06fb353e2043221c1f">srsran::ldpc_decoder::decode</a></div><div class="ttdeci">virtual optional&lt; unsigned &gt; decode(bit_buffer &amp;output, span&lt; const log_likelihood_ratio &gt; input, crc_calculator *crc, const configuration &amp;cfg)=0</div><div class="ttdoc">Decodes a codeblock.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__encoder__factory_html"><div class="ttname"><a href="../../d9/d4a/classsrsran_1_1ldpc__encoder__factory.html">srsran::ldpc_encoder_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:62</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__encoder_html"><div class="ttname"><a href="../../df/d1f/classsrsran_1_1ldpc__encoder.html">srsran::ldpc_encoder</a></div><div class="ttdoc">LDPC encoder interface.</div><div class="ttdef"><b>Definition</b> ldpc_encoder.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__encoder_html_a4ac4a3e839b36adb110359fcd72e31bd"><div class="ttname"><a href="../../df/d1f/classsrsran_1_1ldpc__encoder.html#a4ac4a3e839b36adb110359fcd72e31bd">srsran::ldpc_encoder::~ldpc_encoder</a></div><div class="ttdeci">virtual ~ldpc_encoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__encoder_html_a5f161e93900a1774f87fa4037cadfb72"><div class="ttname"><a href="../../df/d1f/classsrsran_1_1ldpc__encoder.html#a5f161e93900a1774f87fa4037cadfb72">srsran::ldpc_encoder::encode</a></div><div class="ttdeci">virtual void encode(bit_buffer &amp;output, const bit_buffer &amp;input, const codeblock_metadata::tb_common_metadata &amp;cfg)=0</div><div class="ttdoc">Encodes a message.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__dematcher__factory_html"><div class="ttname"><a href="../../dd/d0d/classsrsran_1_1ldpc__rate__dematcher__factory.html">srsran::ldpc_rate_dematcher_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:71</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__dematcher_html"><div class="ttname"><a href="../../df/d0a/classsrsran_1_1ldpc__rate__dematcher.html">srsran::ldpc_rate_dematcher</a></div><div class="ttdoc">LDPC rate dematcher interface. It reverts the operations of ldpc_rate_matcher.</div><div class="ttdef"><b>Definition</b> ldpc_rate_dematcher.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__dematcher_html_a5f82f292139c4eb46746b4c49b6035e2"><div class="ttname"><a href="../../df/d0a/classsrsran_1_1ldpc__rate__dematcher.html#a5f82f292139c4eb46746b4c49b6035e2">srsran::ldpc_rate_dematcher::~ldpc_rate_dematcher</a></div><div class="ttdeci">virtual ~ldpc_rate_dematcher()=default</div><div class="ttdoc">Default virtual destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__dematcher_html_af5519446672d31730abbd295fcbafccc"><div class="ttname"><a href="../../df/d0a/classsrsran_1_1ldpc__rate__dematcher.html#af5519446672d31730abbd295fcbafccc">srsran::ldpc_rate_dematcher::rate_dematch</a></div><div class="ttdeci">virtual void rate_dematch(span&lt; log_likelihood_ratio &gt; output, span&lt; const log_likelihood_ratio &gt; input, bool new_data, const codeblock_metadata &amp;cfg)=0</div><div class="ttdoc">Recovers a full codeblock from its rate-matched version.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__matcher__factory_html"><div class="ttname"><a href="../../d8/d19/classsrsran_1_1ldpc__rate__matcher__factory.html">srsran::ldpc_rate_matcher_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:80</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__matcher_html"><div class="ttname"><a href="../../db/dc3/classsrsran_1_1ldpc__rate__matcher.html">srsran::ldpc_rate_matcher</a></div><div class="ttdoc">LDPC rate matching (i.e., bit selection and bit interleaving) interface.</div><div class="ttdef"><b>Definition</b> ldpc_rate_matcher.h:34</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__matcher_html_a2e3b92adc9e4487458a1aa0939074e1c"><div class="ttname"><a href="../../db/dc3/classsrsran_1_1ldpc__rate__matcher.html#a2e3b92adc9e4487458a1aa0939074e1c">srsran::ldpc_rate_matcher::rate_match</a></div><div class="ttdeci">virtual void rate_match(bit_buffer &amp;output, const bit_buffer &amp;input, const codeblock_metadata &amp;cfg)=0</div><div class="ttdoc">Carries out the rate matching of a codeblock.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__rate__matcher_html_a42d728105d93ab89bef90d4dc6cfe86d"><div class="ttname"><a href="../../db/dc3/classsrsran_1_1ldpc__rate__matcher.html#a42d728105d93ab89bef90d4dc6cfe86d">srsran::ldpc_rate_matcher::~ldpc_rate_matcher</a></div><div class="ttdeci">virtual ~ldpc_rate_matcher()=default</div><div class="ttdoc">Default virtual destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__rx__factory_html"><div class="ttname"><a href="../../d8/d19/classsrsran_1_1ldpc__segmenter__rx__factory.html">srsran::ldpc_segmenter_rx_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:89</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__rx_html"><div class="ttname"><a href="../../d2/d1e/classsrsran_1_1ldpc__segmenter__rx.html">srsran::ldpc_segmenter_rx</a></div><div class="ttdoc">Carries out the segmentation of a codeword into a number of codeblocks.</div><div class="ttdef"><b>Definition</b> ldpc_segmenter_rx.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__rx_html_a003c18681cdbe0a6120551ddbc0ab699"><div class="ttname"><a href="../../d2/d1e/classsrsran_1_1ldpc__segmenter__rx.html#a003c18681cdbe0a6120551ddbc0ab699">srsran::ldpc_segmenter_rx::~ldpc_segmenter_rx</a></div><div class="ttdeci">virtual ~ldpc_segmenter_rx()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__rx_html_afc2e88efb648316e4a90d3b019d5cf26"><div class="ttname"><a href="../../d2/d1e/classsrsran_1_1ldpc__segmenter__rx.html#afc2e88efb648316e4a90d3b019d5cf26">srsran::ldpc_segmenter_rx::segment</a></div><div class="ttdeci">virtual void segment(static_vector&lt; described_rx_codeblock, MAX_NOF_SEGMENTS &gt; &amp;described_codeblocks, span&lt; const log_likelihood_ratio &gt; codeword_llrs, unsigned tbs, const segmenter_config &amp;cfg)=0</div><div class="ttdoc">Splits a codeword into codeblocks and computes the metadata of all codeblocks.</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__tx__factory_html"><div class="ttname"><a href="../../d7/d25/classsrsran_1_1ldpc__segmenter__tx__factory.html">srsran::ldpc_segmenter_tx_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:98</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__tx_html"><div class="ttname"><a href="../../d7/d86/classsrsran_1_1ldpc__segmenter__tx.html">srsran::ldpc_segmenter_tx</a></div><div class="ttdoc">Carries out the segmentation of a transport block into a number of codeblocks.</div><div class="ttdef"><b>Definition</b> ldpc_segmenter_tx.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__tx_html_a4862995fa5565996de5c9b4c6e6ef946"><div class="ttname"><a href="../../d7/d86/classsrsran_1_1ldpc__segmenter__tx.html#a4862995fa5565996de5c9b4c6e6ef946">srsran::ldpc_segmenter_tx::segment</a></div><div class="ttdeci">virtual void segment(static_vector&lt; described_segment, MAX_NOF_SEGMENTS &gt; &amp;described_segments, span&lt; const uint8_t &gt; transport_block, const segmenter_config &amp;cfg)=0</div><div class="ttdoc">Adds the CRC to the a transport block, carries out segmentation and computes all codeblock metadata f...</div></div>
<div class="ttc" id="aclasssrsran_1_1ldpc__segmenter__tx_html_abebf348830faaeb9dc2906ed55ff1e8d"><div class="ttname"><a href="../../d7/d86/classsrsran_1_1ldpc__segmenter__tx.html#abebf348830faaeb9dc2906ed55ff1e8d">srsran::ldpc_segmenter_tx::~ldpc_segmenter_tx</a></div><div class="ttdeci">virtual ~ldpc_segmenter_tx()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html">srsran::log_likelihood_ratio</a></div><div class="ttdoc">Represents log-likelihood ratio (LLR) values.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:47</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a10e71a65571ae938e7130e9288de5e3b"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a10e71a65571ae938e7130e9288de5e3b">srsran::log_likelihood_ratio::log_likelihood_ratio</a></div><div class="ttdeci">constexpr log_likelihood_ratio(T val)</div><div class="ttdoc">Constructor from integral type.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:63</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a241db679f43ed07e36012b6c87efabf7"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a241db679f43ed07e36012b6c87efabf7">srsran::log_likelihood_ratio::copysign</a></div><div class="ttdeci">static constexpr log_likelihood_ratio copysign(log_likelihood_ratio a, T b)</div><div class="ttdoc">Copy sign from a number.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:185</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a2da44466ae6da8a7cc7ff2eaea71980f"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a2da44466ae6da8a7cc7ff2eaea71980f">srsran::log_likelihood_ratio::soft_xor</a></div><div class="ttdeci">static log_likelihood_ratio soft_xor(log_likelihood_ratio x, log_likelihood_ratio y)</div><div class="ttdoc">Soft XOR operation.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:212</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a33cd45619af6e5e25feaff96b0436ee8"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a33cd45619af6e5e25feaff96b0436ee8">srsran::log_likelihood_ratio::isinf</a></div><div class="ttdeci">static constexpr bool isinf(log_likelihood_ratio llr)</div><div class="ttdoc">Checks whether a log-likelihood ratio has an infinite value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:165</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a42a939f284485e6972db33a4d402fb92"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a42a939f284485e6972db33a4d402fb92">srsran::log_likelihood_ratio::norm_squared</a></div><div class="ttdeci">static int norm_squared(const T &amp;x)</div><div class="ttdoc">Squared Euclidean norm of a sequence of LLRs.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:316</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a45e135f32799f1f17bee04115ae1b520"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a45e135f32799f1f17bee04115ae1b520">srsran::log_likelihood_ratio::min</a></div><div class="ttdeci">static constexpr log_likelihood_ratio min()</div><div class="ttdoc">Returns the minimum finite LLR value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:156</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a5222a079f7e7c2e3b7b413188a73b924"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a5222a079f7e7c2e3b7b413188a73b924">srsran::log_likelihood_ratio::operator-</a></div><div class="ttdeci">constexpr log_likelihood_ratio operator-() const</div><div class="ttdoc">Negation (additive inverse).</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:97</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a799337b4ebc2bd57a4099e34b16d0481"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a799337b4ebc2bd57a4099e34b16d0481">srsran::log_likelihood_ratio::abs</a></div><div class="ttdeci">static value_type abs(log_likelihood_ratio a)</div><div class="ttdoc">Absolute value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:195</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a870398462d35f9d9a489701ec968e8e8"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a870398462d35f9d9a489701ec968e8e8">srsran::log_likelihood_ratio::operator-=</a></div><div class="ttdeci">log_likelihood_ratio operator-=(log_likelihood_ratio rhs)</div><div class="ttdoc">Subtraction assignment with saturated sum.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:118</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a8ea17249a339d6c9ded5a3f63865e096"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a8ea17249a339d6c9ded5a3f63865e096">srsran::log_likelihood_ratio::dot_prod</a></div><div class="ttdeci">static V dot_prod(const T &amp;x, const U &amp;y, V init)</div><div class="ttdoc">Dot product of a sequence of LLRs and a sequence of values of an arithmetic type.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:294</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_a9afe861da6ba0fe2262e2113ab3f9279"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#a9afe861da6ba0fe2262e2113ab3f9279">srsran::log_likelihood_ratio::to_int</a></div><div class="ttdeci">constexpr int to_int() const</div><div class="ttdoc">Converts the LLR to a plain int value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:82</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_aa37378da57bb301d36b4d25777507b0e"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#aa37378da57bb301d36b4d25777507b0e">srsran::log_likelihood_ratio::operator-</a></div><div class="ttdeci">log_likelihood_ratio operator-(log_likelihood_ratio rhs) const</div><div class="ttdoc">Saturated difference.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:115</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_aa64b63afd6a438fd5e64766fb30c83fc"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#aa64b63afd6a438fd5e64766fb30c83fc">srsran::log_likelihood_ratio::max</a></div><div class="ttdeci">static constexpr log_likelihood_ratio max()</div><div class="ttdoc">Returns the maximum finite LLR value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:153</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_aae7a3f9037608183dbe20e65c8512b29"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#aae7a3f9037608183dbe20e65c8512b29">srsran::log_likelihood_ratio::isfinite</a></div><div class="ttdeci">static constexpr bool isfinite(log_likelihood_ratio llr)</div><div class="ttdoc">Checks whether a log-likelihood ratio has a finite value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:159</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_aaf5126acc1b3e03e721f49727c0b83d5"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#aaf5126acc1b3e03e721f49727c0b83d5">srsran::log_likelihood_ratio::log_likelihood_ratio</a></div><div class="ttdeci">constexpr log_likelihood_ratio()=default</div><div class="ttdoc">Default constructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_ac4b45f689a041ca0f34c8cf9566f550b"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#ac4b45f689a041ca0f34c8cf9566f550b">srsran::log_likelihood_ratio::operator==</a></div><div class="ttdeci">constexpr bool operator==(log_likelihood_ratio rhs) const</div><div class="ttdoc">Plain comparison operator.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:128</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_ad48b2249e764d269d27b2da88a20c463"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#ad48b2249e764d269d27b2da88a20c463">srsran::log_likelihood_ratio::operator+=</a></div><div class="ttdeci">log_likelihood_ratio operator+=(log_likelihood_ratio rhs)</div><div class="ttdoc">Addition assignment with saturated sum.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.cpp:55</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_adad70d0ed6d59159f2e82e8582edcce5"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#adad70d0ed6d59159f2e82e8582edcce5">srsran::log_likelihood_ratio::operator int</a></div><div class="ttdeci">constexpr operator int() const</div><div class="ttdoc">Converts the LLR to a plain int value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:80</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_adb6552c341749f6b85e0cda835f4574b"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#adb6552c341749f6b85e0cda835f4574b">srsran::log_likelihood_ratio::to_hard_bit</a></div><div class="ttdeci">constexpr uint8_t to_hard_bit() const</div><div class="ttdoc">Converts the LLR to a hard bit.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:86</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_ae3e5a90d6b260b4ce889c0b5528e949e"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#ae3e5a90d6b260b4ce889c0b5528e949e">srsran::log_likelihood_ratio::operator value_type</a></div><div class="ttdeci">constexpr operator value_type() const</div><div class="ttdoc">Converts the LLR to a plain value_type value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:75</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_ae677c15bc3c5bca9c47c4ff8d754219a"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#ae677c15bc3c5bca9c47c4ff8d754219a">srsran::log_likelihood_ratio::quantize</a></div><div class="ttdeci">static log_likelihood_ratio quantize(float value, float range_limit)</div><div class="ttdoc">Clips and quantizes a real-valued (float), continuous log-likelihood ratio to the discrete representa...</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.cpp:87</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_aecf804aacb6ad4fe97a2017efd037562"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#aecf804aacb6ad4fe97a2017efd037562">srsran::log_likelihood_ratio::operator=</a></div><div class="ttdeci">constexpr log_likelihood_ratio &amp; operator=(const log_likelihood_ratio &amp;other)</div><div class="ttdoc">Default assignment operator.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:90</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_af1d868ded3660c878c81b634690814a0"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#af1d868ded3660c878c81b634690814a0">srsran::log_likelihood_ratio::operator+</a></div><div class="ttdeci">log_likelihood_ratio operator+(log_likelihood_ratio rhs) const</div><div class="ttdoc">Saturated sum.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:103</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_af27bc1564c80e55a5fae2e6c17b6a322"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#af27bc1564c80e55a5fae2e6c17b6a322">srsran::log_likelihood_ratio::infinity</a></div><div class="ttdeci">static constexpr log_likelihood_ratio infinity()</div><div class="ttdoc">Returns the special value &quot;positive infinity&quot;.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:150</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_af50c3c597209aecddd361f93cc12ea68"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#af50c3c597209aecddd361f93cc12ea68">srsran::log_likelihood_ratio::to_value_type</a></div><div class="ttdeci">constexpr value_type to_value_type() const</div><div class="ttdoc">Converts the LLR to a plain value_type value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:77</div></div>
<div class="ttc" id="aclasssrsran_1_1log__likelihood__ratio_html_af760df94f84b7a959fba914870db30a8"><div class="ttname"><a href="../../d6/dd1/classsrsran_1_1log__likelihood__ratio.html#af760df94f84b7a959fba914870db30a8">srsran::log_likelihood_ratio::promotion_sum</a></div><div class="ttdeci">static log_likelihood_ratio promotion_sum(log_likelihood_ratio a, log_likelihood_ratio b)</div><div class="ttdoc">Promotion sum.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.cpp:72</div></div>
<div class="ttc" id="aclasssrsran_1_1low__papr__sequence__collection__factory_html"><div class="ttname"><a href="../../dd/d00/classsrsran_1_1low__papr__sequence__collection__factory.html">srsran::low_papr_sequence_collection_factory</a></div><div class="ttdef"><b>Definition</b> sequence_generator_factories.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1modulation__mapper_html"><div class="ttname"><a href="../../d6/d5e/classsrsran_1_1modulation__mapper.html">srsran::modulation_mapper</a></div><div class="ttdoc">Modulation mapper public interface.</div><div class="ttdef"><b>Definition</b> modulation_mapper.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1modulation__mapper_html_a16939edcfaafcd4c7c6a2a7925d173fb"><div class="ttname"><a href="../../d6/d5e/classsrsran_1_1modulation__mapper.html#a16939edcfaafcd4c7c6a2a7925d173fb">srsran::modulation_mapper::modulate</a></div><div class="ttdeci">virtual float modulate(span&lt; ci8_t &gt; symbols, const bit_buffer &amp;input, modulation_scheme scheme)=0</div><div class="ttdoc">Maps a sequence of bits to a sequence of 8-bit integer complex symbols according to the given modulat...</div></div>
<div class="ttc" id="aclasssrsran_1_1modulation__mapper_html_a29dfcbdb762e96458dbcf4ede2f82f9b"><div class="ttname"><a href="../../d6/d5e/classsrsran_1_1modulation__mapper.html#a29dfcbdb762e96458dbcf4ede2f82f9b">srsran::modulation_mapper::~modulation_mapper</a></div><div class="ttdeci">virtual ~modulation_mapper()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1modulation__mapper_html_a375963314be9d654d95ad09cda68f290"><div class="ttname"><a href="../../d6/d5e/classsrsran_1_1modulation__mapper.html#a375963314be9d654d95ad09cda68f290">srsran::modulation_mapper::modulate</a></div><div class="ttdeci">virtual void modulate(span&lt; cf_t &gt; symbols, const bit_buffer &amp;input, modulation_scheme scheme)=0</div><div class="ttdoc">Maps a sequence of bits to a sequence of floating point complex symbols according to the given modula...</div></div>
<div class="ttc" id="aclasssrsran_1_1modulation__mapper_html_a4089acef597307402c00b0aad712df1e"><div class="ttname"><a href="../../d6/d5e/classsrsran_1_1modulation__mapper.html#a4089acef597307402c00b0aad712df1e">srsran::modulation_mapper::get_modulation_scaling</a></div><div class="ttdeci">static float get_modulation_scaling(modulation_scheme)</div><div class="ttdoc">Gets the modulation scaling factor.</div><div class="ttdef"><b>Definition</b> modulation_mapper_impl.cpp:243</div></div>
<div class="ttc" id="aclasssrsran_1_1optional_html"><div class="ttname"><a href="../../d1/d57/classsrsran_1_1optional.html">srsran::optional</a></div><div class="ttdoc">Optional objects.</div><div class="ttdef"><b>Definition</b> optional.h:281</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html">srsran::pbch_encoder</a></div><div class="ttdoc">Describes the PBCH encoder interface.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a07bb0aff479dff3e2505dec412c8ead6"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a07bb0aff479dff3e2505dec412c8ead6">srsran::pbch_encoder::encode</a></div><div class="ttdeci">virtual void encode(span&lt; uint8_t &gt; encoded, const pbch_msg_t &amp;pbch_msg)=0</div><div class="ttdoc">Encodes a PBCH message.</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a0ad13e181fa2ab9ec1ce32ed8d0a9f4b"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a0ad13e181fa2ab9ec1ce32ed8d0a9f4b">srsran::pbch_encoder::POLAR_N_MAX_LOG</a></div><div class="ttdeci">static const unsigned POLAR_N_MAX_LOG</div><div class="ttdoc">Polar encoder order, logarithmic representation.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:48</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a5ff9fd9d07a299e0d51e1e996013df5d"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a5ff9fd9d07a299e0d51e1e996013df5d">srsran::pbch_encoder::CRC_LEN</a></div><div class="ttdeci">static const unsigned CRC_LEN</div><div class="ttdoc">CRC length in bits.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:42</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a6a103a1631cc1d6d9c395e000c365a1d"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a6a103a1631cc1d6d9c395e000c365a1d">srsran::pbch_encoder::B</a></div><div class="ttdeci">static const unsigned B</div><div class="ttdoc">Payload size plus CRC length.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:44</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a84373227f4b680043bafc05072cb79f8"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a84373227f4b680043bafc05072cb79f8">srsran::pbch_encoder::POLAR_N_MAX</a></div><div class="ttdeci">static const unsigned POLAR_N_MAX</div><div class="ttdoc">Number of encoded bits.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:50</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_a8f07dea679c8774ea6e9a24276f7826b"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#a8f07dea679c8774ea6e9a24276f7826b">srsran::pbch_encoder::E</a></div><div class="ttdeci">static const unsigned E</div><div class="ttdoc">Number of rate matched bits.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:46</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_ab138b267b20517ee0e7ddce3f4539056"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#ab138b267b20517ee0e7ddce3f4539056">srsran::pbch_encoder::A</a></div><div class="ttdeci">static const unsigned A</div><div class="ttdoc">Generated payload length. TS38.212 refers to it as A.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:40</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_af0f6dc15c04eaa72691dab2c026fc71d"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#af0f6dc15c04eaa72691dab2c026fc71d">srsran::pbch_encoder::PAYLOAD_SIZE</a></div><div class="ttdeci">static const unsigned PAYLOAD_SIZE</div><div class="ttdoc">BCH payload size.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__encoder_html_aff9775006464e312d2763f204a1548b3"><div class="ttname"><a href="../../d1/d76/classsrsran_1_1pbch__encoder.html#aff9775006464e312d2763f204a1548b3">srsran::pbch_encoder::~pbch_encoder</a></div><div class="ttdeci">virtual ~pbch_encoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__modulator_html"><div class="ttname"><a href="../../d2/dc9/classsrsran_1_1pbch__modulator.html">srsran::pbch_modulator</a></div><div class="ttdoc">Describes a PBCH modulator interface.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__modulator_html_a23a050d1882ecb4312d606655f292f11"><div class="ttname"><a href="../../d2/dc9/classsrsran_1_1pbch__modulator.html#a23a050d1882ecb4312d606655f292f11">srsran::pbch_modulator::M_bit</a></div><div class="ttdeci">static constexpr unsigned M_bit</div><div class="ttdoc">Number of bits to modulate.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:40</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__modulator_html_a97023f2c7c7752a42412b02a1cec5b0f"><div class="ttname"><a href="../../d2/dc9/classsrsran_1_1pbch__modulator.html#a97023f2c7c7752a42412b02a1cec5b0f">srsran::pbch_modulator::put</a></div><div class="ttdeci">virtual void put(span&lt; const uint8_t &gt; bits, resource_grid_writer &amp;grid, const config_t &amp;config)=0</div><div class="ttdoc">Modulates a PBCH message according to TS38.211 Section 7.3.3.</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__modulator_html_ac85c87e2d6e5ef7536bb6723a8662464"><div class="ttname"><a href="../../d2/dc9/classsrsran_1_1pbch__modulator.html#ac85c87e2d6e5ef7536bb6723a8662464">srsran::pbch_modulator::M_symb</a></div><div class="ttdeci">static constexpr unsigned M_symb</div><div class="ttdoc">Number of symbols after modulation.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:43</div></div>
<div class="ttc" id="aclasssrsran_1_1pbch__modulator_html_ae2483b1b0151ba1b45f20d23c864d6f4"><div class="ttname"><a href="../../d2/dc9/classsrsran_1_1pbch__modulator.html#ae2483b1b0151ba1b45f20d23c864d6f4">srsran::pbch_modulator::~pbch_modulator</a></div><div class="ttdeci">virtual ~pbch_modulator()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__context_html"><div class="ttname"><a href="../../d2/dba/classsrsran_1_1pdcch__context.html">srsran::pdcch_context</a></div><div class="ttdoc">PDCCH transmission context.</div><div class="ttdef"><b>Definition</b> pdcch_context.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__encoder_html"><div class="ttname"><a href="../../d1/d94/classsrsran_1_1pdcch__encoder.html">srsran::pdcch_encoder</a></div><div class="ttdoc">Describes the PDCCH encoder interface.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:33</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__encoder_html_a2f07d65d0e3ea34f49f561389270d1a4"><div class="ttname"><a href="../../d1/d94/classsrsran_1_1pdcch__encoder.html#a2f07d65d0e3ea34f49f561389270d1a4">srsran::pdcch_encoder::~pdcch_encoder</a></div><div class="ttdeci">virtual ~pdcch_encoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__encoder_html_aee2ddaf6008b4c6e2d169abc50badc35"><div class="ttname"><a href="../../d1/d94/classsrsran_1_1pdcch__encoder.html#aee2ddaf6008b4c6e2d169abc50badc35">srsran::pdcch_encoder::encode</a></div><div class="ttdeci">virtual void encode(span&lt; uint8_t &gt; encoded, span&lt; const uint8_t &gt; data, const config_t &amp;config)=0</div><div class="ttdoc">Encodes a PDCCH message.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__modulator_html"><div class="ttname"><a href="../../d9/d3c/classsrsran_1_1pdcch__modulator.html">srsran::pdcch_modulator</a></div><div class="ttdoc">Describes a PDCCH modulator interface.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:41</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__modulator_html_ab779d16841d6ca9ca2fd46a9a3d49324"><div class="ttname"><a href="../../d9/d3c/classsrsran_1_1pdcch__modulator.html#ab779d16841d6ca9ca2fd46a9a3d49324">srsran::pdcch_modulator::~pdcch_modulator</a></div><div class="ttdeci">virtual ~pdcch_modulator()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__modulator_html_af80620263c24f262c5b8fde7687d5963"><div class="ttname"><a href="../../d9/d3c/classsrsran_1_1pdcch__modulator.html#af80620263c24f262c5b8fde7687d5963">srsran::pdcch_modulator::modulate</a></div><div class="ttdeci">virtual void modulate(resource_grid_mapper &amp;mapper, span&lt; const uint8_t &gt; data, const config_t &amp;config)=0</div><div class="ttdoc">Modulates a PDCCH codeword according to TS38.211 Section 7.3.2.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html"><div class="ttname"><a href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html">srsran::pdcch_pdu_validator</a></div><div class="ttdoc">Describes the PDCCH processor validator interface.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:156</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html_a2ac893e4431812945431c1f524a8bd87"><div class="ttname"><a href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html#a2ac893e4431812945431c1f524a8bd87">srsran::pdcch_pdu_validator::is_valid</a></div><div class="ttdeci">virtual bool is_valid(const pdcch_processor::pdu_t &amp;pdu) const =0</div><div class="ttdoc">Validates PDCCH processor configuration parameters.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__pdu__validator_html_af850d2f995f0dd1abcaeef2bb5d3d864"><div class="ttname"><a href="../../d2/df0/classsrsran_1_1pdcch__pdu__validator.html#af850d2f995f0dd1abcaeef2bb5d3d864">srsran::pdcch_pdu_validator::~pdcch_pdu_validator</a></div><div class="ttdeci">virtual ~pdcch_pdu_validator()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html">srsran::pdcch_processor</a></div><div class="ttdoc">Describes the PDCCH processor interface.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:48</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aad6e4fe0600a86aa6a8be144039a7268"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aad6e4fe0600a86aa6a8be144039a7268">srsran::pdcch_processor::~pdcch_processor</a></div><div class="ttdeci">virtual ~pdcch_processor()=default</div><div class="ttdoc">Default detsructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_abfd2099def706756fcf5c5dc312fb00e"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#abfd2099def706756fcf5c5dc312fb00e">srsran::pdcch_processor::process</a></div><div class="ttdeci">virtual void process(resource_grid_mapper &amp;mapper, const pdu_t &amp;pdu)=0</div><div class="ttdoc">Processes a PDCCH transmission.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">srsran::pdcch_processor::cce_to_reg_mapping_type</a></div><div class="ttdeci">cce_to_reg_mapping_type</div><div class="ttdoc">CCE-to-REG mapping types as per TS38.211 Section 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:75</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a6eb6ea02262afd72767b6aa2f0139799">srsran::pdcch_processor::cce_to_reg_mapping_type::INTERLEAVED</a></div><div class="ttdeci">@ INTERLEAVED</div><div class="ttdoc">Not configured by PBCH or SIB 1, and interleaved.</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181">srsran::pdcch_processor::cce_to_reg_mapping_type::CORESET0</a></div><div class="ttdeci">@ CORESET0</div><div class="ttdoc">CORESET is configured by the PBCH or SIB1, (subcarrier 0 of the CORESET)</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58aaf19bf4014a346bac02bca39ae8d6d89">srsran::pdcch_processor::cce_to_reg_mapping_type::NON_INTERLEAVED</a></div><div class="ttdeci">@ NON_INTERLEAVED</div><div class="ttdoc">Not configured by PBCH or SIB 1, and non-interleaved.</div></div>
<div class="ttc" id="aclasssrsran_1_1phy__time__unit_html"><div class="ttname"><a href="../../d1/d59/classsrsran_1_1phy__time__unit.html">srsran::phy_time_unit</a></div><div class="ttdoc">Physical layer time unit.</div><div class="ttdef"><b>Definition</b> phy_time_unit.h:34</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__allocator_html"><div class="ttname"><a href="../../d8/df8/classsrsran_1_1polar__allocator.html">srsran::polar_allocator</a></div><div class="ttdef"><b>Definition</b> polar_allocator.h:30</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__deallocator_html"><div class="ttname"><a href="../../dd/dad/classsrsran_1_1polar__deallocator.html">srsran::polar_deallocator</a></div><div class="ttdef"><b>Definition</b> polar_deallocator.h:30</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__decoder_html"><div class="ttname"><a href="../../d3/da4/classsrsran_1_1polar__decoder.html">srsran::polar_decoder</a></div><div class="ttdoc">Polar decoder interface.</div><div class="ttdef"><b>Definition</b> polar_decoder.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__decoder_html_a035ee5ae7b922a3c21c0c05aaf65d439"><div class="ttname"><a href="../../d3/da4/classsrsran_1_1polar__decoder.html#a035ee5ae7b922a3c21c0c05aaf65d439">srsran::polar_decoder::~polar_decoder</a></div><div class="ttdeci">virtual ~polar_decoder()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__decoder_html_ac4e8d02eec507dce8dc66b274680009a"><div class="ttname"><a href="../../d3/da4/classsrsran_1_1polar__decoder.html#ac4e8d02eec507dce8dc66b274680009a">srsran::polar_decoder::decode</a></div><div class="ttdeci">virtual void decode(span&lt; uint8_t &gt; data_decoded, span&lt; const log_likelihood_ratio &gt; input_llr, const polar_code &amp;code)=0</div><div class="ttdoc">Decodes the input (LLR) codeword with the specified polar decoder.</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__encoder_html"><div class="ttname"><a href="../../d4/df3/classsrsran_1_1polar__encoder.html">srsran::polar_encoder</a></div><div class="ttdef"><b>Definition</b> polar_encoder.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__encoder_html_a6c28a4abd829edfb66cae3be7ec42d5b"><div class="ttname"><a href="../../d4/df3/classsrsran_1_1polar__encoder.html#a6c28a4abd829edfb66cae3be7ec42d5b">srsran::polar_encoder::encode</a></div><div class="ttdeci">virtual void encode(span&lt; uint8_t &gt; output, span&lt; const uint8_t &gt; input, unsigned code_size_log)=0</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__factory_html"><div class="ttname"><a href="../../dd/ddb/classsrsran_1_1polar__factory.html">srsran::polar_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:108</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__interleaver_html"><div class="ttname"><a href="../../dc/d4c/classsrsran_1_1polar__interleaver.html">srsran::polar_interleaver</a></div><div class="ttdef"><b>Definition</b> polar_interleaver.h:33</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__interleaver_html_a9b6bf25882cae6d2cf2c9b5ea5c5c196"><div class="ttname"><a href="../../dc/d4c/classsrsran_1_1polar__interleaver.html#a9b6bf25882cae6d2cf2c9b5ea5c5c196">srsran::polar_interleaver::interleave</a></div><div class="ttdeci">virtual void interleave(span&lt; uint8_t &gt; out, span&lt; const uint8_t &gt; in, polar_interleaver_direction direction)=0</div><div class="ttdoc">Implements Polar code interleaver as described in TS 38.212 V15.9.0 Section 5.3.1....</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__rate__dematcher_html"><div class="ttname"><a href="../../d5/dbe/classsrsran_1_1polar__rate__dematcher.html">srsran::polar_rate_dematcher</a></div><div class="ttdoc">Polar code rate dematching interface. It reverts the operations of polar_rate_matcher.</div><div class="ttdef"><b>Definition</b> polar_rate_dematcher.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__rate__dematcher_html_a14e0cab11dfa4114e32a4be94fcbc4c0"><div class="ttname"><a href="../../d5/dbe/classsrsran_1_1polar__rate__dematcher.html#a14e0cab11dfa4114e32a4be94fcbc4c0">srsran::polar_rate_dematcher::~polar_rate_dematcher</a></div><div class="ttdeci">virtual ~polar_rate_dematcher()=default</div><div class="ttdoc">Default virtual destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__rate__dematcher_html_a5e4d1917c6e6109ba36064778cfbe1f2"><div class="ttname"><a href="../../d5/dbe/classsrsran_1_1polar__rate__dematcher.html#a5e4d1917c6e6109ba36064778cfbe1f2">srsran::polar_rate_dematcher::rate_dematch</a></div><div class="ttdeci">virtual void rate_dematch(span&lt; log_likelihood_ratio &gt; output, span&lt; const log_likelihood_ratio &gt; input, const polar_code &amp;code)=0</div><div class="ttdoc">Carries out the actual rate-dematching.</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__rate__matcher_html"><div class="ttname"><a href="../../df/d59/classsrsran_1_1polar__rate__matcher.html">srsran::polar_rate_matcher</a></div><div class="ttdef"><b>Definition</b> polar_rate_matcher.h:32</div></div>
<div class="ttc" id="aclasssrsran_1_1polar__rate__matcher_html_add2bcdee1deec5f83e05e1e6f2846c4b"><div class="ttname"><a href="../../df/d59/classsrsran_1_1polar__rate__matcher.html#add2bcdee1deec5f83e05e1e6f2846c4b">srsran::polar_rate_matcher::rate_match</a></div><div class="ttdeci">virtual void rate_match(span&lt; uint8_t &gt; output, span&lt; const uint8_t &gt; input, const polar_code &amp;code)=0</div></div>
<div class="ttc" id="aclasssrsran_1_1prach__buffer__pool_html"><div class="ttname"><a href="../../d4/d99/classsrsran_1_1prach__buffer__pool.html">srsran::prach_buffer_pool</a></div><div class="ttdoc">Pool of PRACH buffers.</div><div class="ttdef"><b>Definition</b> prach_buffer_pool.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1prach__buffer__pool_html_a57ee6115759a53005aec55bcb7936fd8"><div class="ttname"><a href="../../d4/d99/classsrsran_1_1prach__buffer__pool.html#a57ee6115759a53005aec55bcb7936fd8">srsran::prach_buffer_pool::~prach_buffer_pool</a></div><div class="ttdeci">virtual ~prach_buffer_pool()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1prach__buffer__pool_html_af196dc321151c9801471cc0d464ad850"><div class="ttname"><a href="../../d4/d99/classsrsran_1_1prach__buffer__pool.html#af196dc321151c9801471cc0d464ad850">srsran::prach_buffer_pool::get_prach_buffer</a></div><div class="ttdeci">virtual prach_buffer &amp; get_prach_buffer()=0</div><div class="ttdoc">Returns an idle PRACH buffer from the pool.</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html">srsran::precoding_configuration</a></div><div class="ttdoc">Precoder configuration.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:44</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a176decd1c24e563e4754c93e5f5b82a9"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a176decd1c24e563e4754c93e5f5b82a9">srsran::precoding_configuration::get_prg_size</a></div><div class="ttdeci">unsigned get_prg_size() const</div><div class="ttdoc">Gets the current PRG size.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:182</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a184c261edbf223d02643f1d4433c7121"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a184c261edbf223d02643f1d4433c7121">srsran::precoding_configuration::precoding_configuration</a></div><div class="ttdeci">precoding_configuration(unsigned nof_layers_, unsigned nof_ports_, unsigned nof_prg_, unsigned prg_size_)</div><div class="ttdoc">Constructs a precoding configuration with the desired number of layers, ports and PRGs.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:58</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a3228d0e6ffaa2319f3e6852497411ab3"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a3228d0e6ffaa2319f3e6852497411ab3">srsran::precoding_configuration::operator==</a></div><div class="ttdeci">bool operator==(const precoding_configuration &amp;other) const</div><div class="ttdoc">Overload equality comparison operator.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:146</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a6e8326fcd79a77e3d281d0a8cde38349"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a6e8326fcd79a77e3d281d0a8cde38349">srsran::precoding_configuration::operator*=</a></div><div class="ttdeci">precoding_configuration &amp; operator*=(float scale)</div><div class="ttdoc">Scales all the weights by a scaling factor.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:310</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a78eeca8376d722f128340ed3c58fbfbd"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a78eeca8376d722f128340ed3c58fbfbd">srsran::precoding_configuration::get_nof_layers</a></div><div class="ttdeci">unsigned get_nof_layers() const</div><div class="ttdoc">Gets the current number of layers.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:173</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_a87fb80dd5ba2b3fdf0f08b883bed323d"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#a87fb80dd5ba2b3fdf0f08b883bed323d">srsran::precoding_configuration::make_wideband</a></div><div class="ttdeci">static precoding_configuration make_wideband(const precoding_weight_matrix &amp;precoding_matrix)</div><div class="ttdoc">Creates a precoding configuration with a single PRG spanning the entire signal bandwidth.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:131</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_aa469e8f639550de969ad6e3af3d4a1d1"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#aa469e8f639550de969ad6e3af3d4a1d1">srsran::precoding_configuration::operator!=</a></div><div class="ttdeci">bool operator!=(const precoding_configuration &amp;other) const</div><div class="ttdoc">Overload inequality comparison operator.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:170</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_aaca192786c156c24bf5f39fb7ddc637d"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#aaca192786c156c24bf5f39fb7ddc637d">srsran::precoding_configuration::operator=</a></div><div class="ttdeci">precoding_configuration &amp; operator=(const precoding_configuration &amp;other)</div><div class="ttdoc">Overload assignment operator.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:110</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_abe70a4e7a4d9cfdf58c2fc121baf66af"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#abe70a4e7a4d9cfdf58c2fc121baf66af">srsran::precoding_configuration::set_coefficient</a></div><div class="ttdeci">void set_coefficient(cf_t coefficient, unsigned i_layer, unsigned i_port, unsigned i_prg)</div><div class="ttdoc">Sets a specific coefficient for a given layer, port and PRG.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:192</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_ac40ec6304cd9488df115adfdabf39afa"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#ac40ec6304cd9488df115adfdabf39afa">srsran::precoding_configuration::set_prg_coefficients</a></div><div class="ttdeci">void set_prg_coefficients(const precoding_weight_matrix &amp;prg_coefficients, unsigned i_prg)</div><div class="ttdoc">Sets the precoding weight matrix for a specified PRG.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:256</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_acdca559896b9c54658537e244ce89085"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#acdca559896b9c54658537e244ce89085">srsran::precoding_configuration::get_nof_ports</a></div><div class="ttdeci">unsigned get_nof_ports() const</div><div class="ttdoc">Gets the current number of ports.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:176</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_ad46543b1edc0bbec24b89f7a1c798e19"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#ad46543b1edc0bbec24b89f7a1c798e19">srsran::precoding_configuration::get_nof_prg</a></div><div class="ttdeci">unsigned get_nof_prg() const</div><div class="ttdoc">Gets the current number of PRG.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:179</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_ad5ce71c497de768ec0fd79336b8e5b23"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#ad5ce71c497de768ec0fd79336b8e5b23">srsran::precoding_configuration::get_coefficient</a></div><div class="ttdeci">cf_t get_coefficient(unsigned i_layer, unsigned i_port, unsigned i_prg) const</div><div class="ttdoc">Gets a specific coefficient for a given layer, port and PRG.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:217</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_ad75f787695ec6341b48bbc47796e7848"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#ad75f787695ec6341b48bbc47796e7848">srsran::precoding_configuration::precoding_configuration</a></div><div class="ttdeci">precoding_configuration()=default</div><div class="ttdoc">Default constructor - constructs a precoder configuration with no coefficients.</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_aea11f8e78e1cbf0bcf0e1be295e8e163"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#aea11f8e78e1cbf0bcf0e1be295e8e163">srsran::precoding_configuration::resize</a></div><div class="ttdeci">void resize(unsigned nof_prg_, unsigned prg_size_)</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:277</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_aed3b3de237d44a03bca4409970c4eb63"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#aed3b3de237d44a03bca4409970c4eb63">srsran::precoding_configuration::get_prg_coefficients</a></div><div class="ttdeci">const precoding_weight_matrix &amp; get_prg_coefficients(unsigned i_prg) const</div><div class="ttdoc">Gets the precoding weights for a given PRG.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:239</div></div>
<div class="ttc" id="aclasssrsran_1_1precoding__configuration_html_afd23c7a043c2c0a5c248179c64fe9dfe"><div class="ttname"><a href="../../dc/da4/classsrsran_1_1precoding__configuration.html#afd23c7a043c2c0a5c248179c64fe9dfe">srsran::precoding_configuration::precoding_configuration</a></div><div class="ttdeci">precoding_configuration(const precoding_configuration &amp;other)</div><div class="ttdoc">Copy constructor.</div><div class="ttdef"><b>Definition</b> precoding_configuration.h:96</div></div>
<div class="ttc" id="aclasssrsran_1_1pseudo__random__generator__factory_html"><div class="ttname"><a href="../../d7/d6e/classsrsran_1_1pseudo__random__generator__factory.html">srsran::pseudo_random_generator_factory</a></div><div class="ttdef"><b>Definition</b> sequence_generator_factories.h:55</div></div>
<div class="ttc" id="aclasssrsran_1_1pss__processor__factory_html"><div class="ttname"><a href="../../d9/d24/classsrsran_1_1pss__processor__factory.html">srsran::pss_processor_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:103</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__detector_html"><div class="ttname"><a href="../../dd/d54/classsrsran_1_1pucch__detector.html">srsran::pucch_detector</a></div><div class="ttdoc">PUCCH detector interface for Formats 0 and 1.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:40</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__detector_html_a7ea4cc1333aed56d05da1f82379421da"><div class="ttname"><a href="../../dd/d54/classsrsran_1_1pucch__detector.html#a7ea4cc1333aed56d05da1f82379421da">srsran::pucch_detector::detect</a></div><div class="ttdeci">virtual std::pair&lt; pucch_uci_message, channel_state_information &gt; detect(const resource_grid_reader &amp;grid, const format0_configuration &amp;config)=0</div><div class="ttdoc">Detects a PUCCH Format 0 transmission.</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__detector_html_ab3eafce20ee320c2b5efff83c7799b2f"><div class="ttname"><a href="../../dd/d54/classsrsran_1_1pucch__detector.html#ab3eafce20ee320c2b5efff83c7799b2f">srsran::pucch_detector::detect</a></div><div class="ttdeci">virtual pucch_detection_result detect(const resource_grid_reader &amp;grid, const channel_estimate &amp;estimates, const format1_configuration &amp;config)=0</div><div class="ttdoc">Detects a PUCCH Format 1 transmission.</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__detector_html_ae14e2d6d85a71b9590cc7f5ec2dde931"><div class="ttname"><a href="../../dd/d54/classsrsran_1_1pucch__detector.html#ae14e2d6d85a71b9590cc7f5ec2dde931">srsran::pucch_detector::~pucch_detector</a></div><div class="ttdeci">virtual ~pucch_detector()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html">srsran::pucch_uci_message</a></div><div class="ttdoc">Collects the uplink control information message.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:39</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a065c1f0b6d4364d8550bcc4966b60bec"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a065c1f0b6d4364d8550bcc4966b60bec">srsran::pucch_uci_message::get_harq_ack_bits</a></div><div class="ttdeci">span&lt; uint8_t &gt; get_harq_ack_bits()</div><div class="ttdoc">Gets a read-write view of the HARQ-ACK bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:118</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a55c45f6aa4219e5d3da3ee8601babfa4"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a55c45f6aa4219e5d3da3ee8601babfa4">srsran::pucch_uci_message::set_status</a></div><div class="ttdeci">void set_status(uci_status status_)</div><div class="ttdoc">Sets the message status.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:74</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a562416dec2c545bf88273cd957e41492"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a562416dec2c545bf88273cd957e41492">srsran::pucch_uci_message::get_status</a></div><div class="ttdeci">uci_status get_status() const</div><div class="ttdoc">Gets the message status.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:77</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a73b2e66559b97f68e2dd8d65e3175b0c"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a73b2e66559b97f68e2dd8d65e3175b0c">srsran::pucch_uci_message::get_full_payload</a></div><div class="ttdeci">span&lt; const uint8_t &gt; get_full_payload() const</div><div class="ttdoc">Gets a read-only view of the full payload.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:88</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a7e8a267cb8e9b07825ce4ea7b75ce89d"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a7e8a267cb8e9b07825ce4ea7b75ce89d">srsran::pucch_uci_message::get_sr_bits</a></div><div class="ttdeci">span&lt; uint8_t &gt; get_sr_bits()</div><div class="ttdoc">Gets a read-write view of the SR bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:112</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a80a1bdfa99f64e8b233c91bf85e759ea"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a80a1bdfa99f64e8b233c91bf85e759ea">srsran::pucch_uci_message::get_expected_nof_harq_ack_bits</a></div><div class="ttdeci">unsigned get_expected_nof_harq_ack_bits() const</div><div class="ttdoc">Returns the number of expected HARQ-ACK information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:103</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a891ea5eec809c4561a29c9742895351d"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a891ea5eec809c4561a29c9742895351d">srsran::pucch_uci_message::get_expected_nof_csi_part2_bits</a></div><div class="ttdeci">unsigned get_expected_nof_csi_part2_bits() const</div><div class="ttdoc">Returns the number of expected of CSI Part 2 information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:109</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_a9844f49805ffbb946cd4a7fd71a923d2"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#a9844f49805ffbb946cd4a7fd71a923d2">srsran::pucch_uci_message::get_expected_nof_sr_bits</a></div><div class="ttdeci">unsigned get_expected_nof_sr_bits() const</div><div class="ttdoc">Returns the number of expected Scheduling Request (SR) information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:100</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_aa1e0cabbfe32fc0f94f2c0f5da252c8e"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#aa1e0cabbfe32fc0f94f2c0f5da252c8e">srsran::pucch_uci_message::get_csi_part2_bits</a></div><div class="ttdeci">span&lt; const uint8_t &gt; get_csi_part2_bits() const</div><div class="ttdoc">Gets a read-only view of the CSI Part 1 bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:142</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ab6b9bf2969da4256c3e14aea4aa4286e"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ab6b9bf2969da4256c3e14aea4aa4286e">srsran::pucch_uci_message::get_full_payload</a></div><div class="ttdeci">span&lt; uint8_t &gt; get_full_payload()</div><div class="ttdoc">Gets a read-write view of the full payload.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:81</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_abd68e8717011fd28d45f574fac1449b7"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#abd68e8717011fd28d45f574fac1449b7">srsran::pucch_uci_message::get_csi_part1_bits</a></div><div class="ttdeci">span&lt; const uint8_t &gt; get_csi_part1_bits() const</div><div class="ttdoc">Gets a read-only view of the CSI Part 1 bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:130</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ac17648360b0351920105a38f02b1eac5"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ac17648360b0351920105a38f02b1eac5">srsran::pucch_uci_message::pucch_uci_message</a></div><div class="ttdeci">pucch_uci_message()=default</div><div class="ttdoc">Default constructor: sets the status to unknown and all number of bits to zero.</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ac260e95880685f30773c5963bb3fbf7d"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ac260e95880685f30773c5963bb3fbf7d">srsran::pucch_uci_message::get_harq_ack_bits</a></div><div class="ttdeci">span&lt; const uint8_t &gt; get_harq_ack_bits() const</div><div class="ttdoc">Gets a read-only view of the HARQ-ACK bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:121</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ad0fddaeac0987e6b1b9d2592b24c7928"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ad0fddaeac0987e6b1b9d2592b24c7928">srsran::pucch_uci_message::get_sr_bits</a></div><div class="ttdeci">span&lt; const uint8_t &gt; get_sr_bits() const</div><div class="ttdoc">Gets a read-only view of the SR bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:115</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ad863d0492f477d3d44d8922181139a94"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ad863d0492f477d3d44d8922181139a94">srsran::pucch_uci_message::get_csi_part1_bits</a></div><div class="ttdeci">span&lt; uint8_t &gt; get_csi_part1_bits()</div><div class="ttdoc">Gets a read-write view of the CSI Part 1 bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:124</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ad8e7d81e930b4d965bda0ff187744d4c"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ad8e7d81e930b4d965bda0ff187744d4c">srsran::pucch_uci_message::get_csi_part2_bits</a></div><div class="ttdeci">span&lt; uint8_t &gt; get_csi_part2_bits()</div><div class="ttdoc">Gets a read-write view of the CSI Part 1 bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:136</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ade71d2423b7c9eb8f8635c112758facf"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ade71d2423b7c9eb8f8635c112758facf">srsran::pucch_uci_message::get_expected_nof_csi_part1_bits</a></div><div class="ttdeci">unsigned get_expected_nof_csi_part1_bits() const</div><div class="ttdoc">Returns the number of expected of CSI Part 1 information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:106</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_ae8c6ccc2ef10f92f478c69f5cdf97bb3"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#ae8c6ccc2ef10f92f478c69f5cdf97bb3">srsran::pucch_uci_message::pucch_uci_message</a></div><div class="ttdeci">pucch_uci_message(const configuration &amp;config)</div><div class="ttdoc">Creates and initializes a PUCCH UCI message from the number of bits of each of the fields.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:60</div></div>
<div class="ttc" id="aclasssrsran_1_1pucch__uci__message_html_af6ac794212437009a26d40d3a391f721"><div class="ttname"><a href="../../de/d0b/classsrsran_1_1pucch__uci__message.html#af6ac794212437009a26d40d3a391f721">srsran::pucch_uci_message::get_expected_nof_bits_full_payload</a></div><div class="ttdeci">unsigned get_expected_nof_bits_full_payload() const</div><div class="ttdoc">Returns the number of expected information bits for the full UCI payload.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:94</div></div>
<div class="ttc" id="aclasssrsran_1_1re__prb__mask_html"><div class="ttname"><a href="../../d2/d5b/classsrsran_1_1re__prb__mask.html">srsran::re_prb_mask</a></div><div class="ttdoc">Represents a RE mask within a PRB.</div><div class="ttdef"><b>Definition</b> mask_types.h:51</div></div>
<div class="ttc" id="aclasssrsran_1_1re__prb__mask_html_a68f4c9d4fd7895452c58d1842248d12b"><div class="ttname"><a href="../../d2/d5b/classsrsran_1_1re__prb__mask.html#a68f4c9d4fd7895452c58d1842248d12b">srsran::re_prb_mask::re_prb_mask</a></div><div class="ttdeci">constexpr re_prb_mask()</div><div class="ttdoc">Default constructor - It creates a mask containing NRE bits.</div><div class="ttdef"><b>Definition</b> mask_types.h:54</div></div>
<div class="ttc" id="aclasssrsran_1_1re__prb__mask_html_a8ef3d796efb1b86af01a52c4e2c99c8d"><div class="ttname"><a href="../../d2/d5b/classsrsran_1_1re__prb__mask.html#a8ef3d796efb1b86af01a52c4e2c99c8d">srsran::re_prb_mask::re_prb_mask</a></div><div class="ttdeci">re_prb_mask(const std::initializer_list&lt; const bool &gt; &amp;list)</div><div class="ttdoc">Constructor from an initializer list.</div><div class="ttdef"><b>Definition</b> mask_types.h:60</div></div>
<div class="ttc" id="aclasssrsran_1_1re__prb__mask_html_aed458c56e46fa9cd81eb05effc21765b"><div class="ttname"><a href="../../d2/d5b/classsrsran_1_1re__prb__mask.html#aed458c56e46fa9cd81eb05effc21765b">srsran::re_prb_mask::re_prb_mask</a></div><div class="ttdeci">re_prb_mask(const bounded_bitset &amp;other)</div><div class="ttdoc">Copy constructor from another bounded_bitset&lt;NRE&gt;.</div><div class="ttdef"><b>Definition</b> mask_types.h:57</div></div>
<div class="ttc" id="aclasssrsran_1_1short__block__detector__factory_html"><div class="ttname"><a href="../../d6/d5a/classsrsran_1_1short__block__detector__factory.html">srsran::short_block_detector_factory</a></div><div class="ttdef"><b>Definition</b> channel_coding_factories.h:124</div></div>
<div class="ttc" id="aclasssrsran_1_1short__block__detector_html"><div class="ttname"><a href="../../d7/d04/classsrsran_1_1short__block__detector.html">srsran::short_block_detector</a></div><div class="ttdoc">Short-block detector interface.</div><div class="ttdef"><b>Definition</b> short_block_detector.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1short__block__detector_html_a986df6551dee5d79213b723c6fa67ae8"><div class="ttname"><a href="../../d7/d04/classsrsran_1_1short__block__detector.html#a986df6551dee5d79213b723c6fa67ae8">srsran::short_block_detector::detect</a></div><div class="ttdeci">virtual bool detect(span&lt; uint8_t &gt; output, span&lt; const log_likelihood_ratio &gt; input, modulation_scheme mod)=0</div><div class="ttdoc">Detection, decoding and rate-dematching of short blocks.</div></div>
<div class="ttc" id="aclasssrsran_1_1short__block__detector_html_abd538cb64a8694e1191c09c8102676ec"><div class="ttname"><a href="../../d7/d04/classsrsran_1_1short__block__detector.html#abd538cb64a8694e1191c09c8102676ec">srsran::short_block_detector::~short_block_detector</a></div><div class="ttdeci">virtual ~short_block_detector()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1slot__point_html"><div class="ttname"><a href="../../df/d3c/classsrsran_1_1slot__point.html">srsran::slot_point</a></div><div class="ttdef"><b>Definition</b> slot_point.h:51</div></div>
<div class="ttc" id="aclasssrsran_1_1ssb__subcarrier__offset_html"><div class="ttname"><a href="../../d4/d84/classsrsran_1_1ssb__subcarrier__offset.html">srsran::ssb_subcarrier_offset</a></div><div class="ttdoc">Data type used to represent the offset from subcarrier zero in common resource block  to subcarrier z...</div><div class="ttdef"><b>Definition</b> ssb_properties.h:154</div></div>
<div class="ttc" id="aclasssrsran_1_1sss__processor__factory_html"><div class="ttname"><a href="../../d5/d6d/classsrsran_1_1sss__processor__factory.html">srsran::sss_processor_factory</a></div><div class="ttdef"><b>Definition</b> signal_processor_factories.h:112</div></div>
<div class="ttc" id="aclasssrsran_1_1static__vector_html"><div class="ttname"><a href="../../da/daf/classsrsran_1_1static__vector.html">srsran::static_vector</a></div><div class="ttdef"><b>Definition</b> static_vector.h:187</div></div>
<div class="ttc" id="aclasssrsran_1_1symbol__slot__mask_html"><div class="ttname"><a href="../../d1/d72/classsrsran_1_1symbol__slot__mask.html">srsran::symbol_slot_mask</a></div><div class="ttdoc">Represents a symbol mask within a slot.</div><div class="ttdef"><b>Definition</b> mask_types.h:35</div></div>
<div class="ttc" id="aclasssrsran_1_1symbol__slot__mask_html_a471a3f43b730dee7c72b547b2119d11d"><div class="ttname"><a href="../../d1/d72/classsrsran_1_1symbol__slot__mask.html#a471a3f43b730dee7c72b547b2119d11d">srsran::symbol_slot_mask::symbol_slot_mask</a></div><div class="ttdeci">symbol_slot_mask(const std::initializer_list&lt; const bool &gt; &amp;list)</div><div class="ttdoc">Constructor from an initializer list.</div><div class="ttdef"><b>Definition</b> mask_types.h:44</div></div>
<div class="ttc" id="aclasssrsran_1_1symbol__slot__mask_html_a720b3e6bbc4e3255fffd34eb868038b9"><div class="ttname"><a href="../../d1/d72/classsrsran_1_1symbol__slot__mask.html#a720b3e6bbc4e3255fffd34eb868038b9">srsran::symbol_slot_mask::symbol_slot_mask</a></div><div class="ttdeci">symbol_slot_mask(const bounded_bitset &amp;other)</div><div class="ttdoc">Copy constructor from another bounded_bitset&lt;MAX_NSYMB_PER_SLOT&gt;.</div><div class="ttdef"><b>Definition</b> mask_types.h:41</div></div>
<div class="ttc" id="aclasssrsran_1_1symbol__slot__mask_html_ae2c7c7b2c73ee6605875d9b33dcbba92"><div class="ttname"><a href="../../d1/d72/classsrsran_1_1symbol__slot__mask.html#ae2c7c7b2c73ee6605875d9b33dcbba92">srsran::symbol_slot_mask::symbol_slot_mask</a></div><div class="ttdeci">constexpr symbol_slot_mask(unsigned nsymb=MAX_NSYMB_PER_SLOT)</div><div class="ttdoc">Default constructor - It creates a mask containing MAX_NSYMB_PER_SLOT bits.</div><div class="ttdef"><b>Definition</b> mask_types.h:38</div></div>
<div class="ttc" id="aclasssrsran_1_1task__executor_html"><div class="ttname"><a href="../../df/dc3/classsrsran_1_1task__executor.html">srsran::task_executor</a></div><div class="ttdef"><b>Definition</b> task_executor.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1uci__decoder__factory_html"><div class="ttname"><a href="../../d2/d19/classsrsran_1_1uci__decoder__factory.html">srsran::uci_decoder_factory</a></div><div class="ttdef"><b>Definition</b> factories.h:32</div></div>
<div class="ttc" id="aclasssrsran_1_1units_1_1bits_html"><div class="ttname"><a href="../../d6/d45/classsrsran_1_1units_1_1bits.html">srsran::units::bits</a></div><div class="ttdoc">Abstraction of bit as a unit of digital information.</div><div class="ttdef"><b>Definition</b> units.h:57</div></div>
<div class="ttc" id="aclasssrsran_1_1uplink__processor__factory_html"><div class="ttname"><a href="../../d4/d7b/classsrsran_1_1uplink__processor__factory.html">srsran::uplink_processor_factory</a></div><div class="ttdoc">Uplink processor factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:48</div></div>
<div class="ttc" id="aclasssrsran_1_1uplink__processor__factory_html_a1f34b097ba08aa737736ae247b085cb2"><div class="ttname"><a href="../../d4/d7b/classsrsran_1_1uplink__processor__factory.html#a1f34b097ba08aa737736ae247b085cb2">srsran::uplink_processor_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; uplink_processor &gt; create(const uplink_processor_config &amp;config, srslog::basic_logger &amp;logger, bool log_all_opportunities)=0</div><div class="ttdoc">Creates an uplink processor with the given configuration with logging capabilities.</div></div>
<div class="ttc" id="aclasssrsran_1_1uplink__processor__factory_html_a7667cfc4a39cc4df48324de1de316ee8"><div class="ttname"><a href="../../d4/d7b/classsrsran_1_1uplink__processor__factory.html#a7667cfc4a39cc4df48324de1de316ee8">srsran::uplink_processor_factory::create_pdu_validator</a></div><div class="ttdeci">virtual std::unique_ptr&lt; uplink_pdu_validator &gt; create_pdu_validator()=0</div><div class="ttdoc">Creates an uplink PDU validator.</div></div>
<div class="ttc" id="aclasssrsran_1_1uplink__processor__factory_html_a9158f8ba14155627dfc04a8f15979b0c"><div class="ttname"><a href="../../d4/d7b/classsrsran_1_1uplink__processor__factory.html#a9158f8ba14155627dfc04a8f15979b0c">srsran::uplink_processor_factory::~uplink_processor_factory</a></div><div class="ttdeci">virtual ~uplink_processor_factory()=default</div><div class="ttdoc">Default destructor.</div></div>
<div class="ttc" id="aclasssrsran_1_1uplink__processor__factory_html_ada38d5b78bdd79c39437274c77f2139d"><div class="ttname"><a href="../../d4/d7b/classsrsran_1_1uplink__processor__factory.html#ada38d5b78bdd79c39437274c77f2139d">srsran::uplink_processor_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; uplink_processor &gt; create(const uplink_processor_config &amp;config)=0</div><div class="ttdoc">Creates an uplink processor with the given configuration.</div></div>
<div class="ttc" id="aclasssrsran_1_1upper__phy__factory_html"><div class="ttname"><a href="../../d3/d9d/classsrsran_1_1upper__phy__factory.html">srsran::upper_phy_factory</a></div><div class="ttdoc">Factory that builds upper PHY objects.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:330</div></div>
<div class="ttc" id="aclasssrsran_1_1upper__phy__factory_html_ab72e430711e0ab30076b52f917722cff"><div class="ttname"><a href="../../d3/d9d/classsrsran_1_1upper__phy__factory.html#ab72e430711e0ab30076b52f917722cff">srsran::upper_phy_factory::create</a></div><div class="ttdeci">virtual std::unique_ptr&lt; upper_phy &gt; create(const upper_phy_config &amp;config)=0</div><div class="ttdoc">Creates and returns an upper PHY object.</div></div>
<div class="ttc" id="aclasssrsran_1_1upper__phy__rg__gateway_html"><div class="ttname"><a href="../../dd/d48/classsrsran_1_1upper__phy__rg__gateway.html">srsran::upper_phy_rg_gateway</a></div><div class="ttdoc">Interface of the upper physical layer resource grid gateway.</div><div class="ttdef"><b>Definition</b> upper_phy_rg_gateway.h:31</div></div>
<div class="ttc" id="aclasssrsran_1_1upper__phy__rx__symbol__request__notifier_html"><div class="ttname"><a href="../../d3/d5a/classsrsran_1_1upper__phy__rx__symbol__request__notifier.html">srsran::upper_phy_rx_symbol_request_notifier</a></div><div class="ttdoc">Interface of the upper-PHY notifier in charge of requesting symbol captures.</div><div class="ttdef"><b>Definition</b> upper_phy_rx_symbol_request_notifier.h:37</div></div>
<div class="ttc" id="aerror__handling_8h_html_ab56816f05213537f249f6de5802f1151"><div class="ttname"><a href="../../d3/d11/error__handling_8h.html#ab56816f05213537f249f6de5802f1151">report_fatal_error_if_not</a></div><div class="ttdeci">#define report_fatal_error_if_not(condition, fmtstr,...)</div><div class="ttdef"><b>Definition</b> error_handling.h:63</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html">srsran::ldpc</a></div><div class="ttdoc">LDPC constants and helper functions.</div><div class="ttdef"><b>Definition</b> ldpc.h:38</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_a23acad74746ca49586fe02e3033bd392"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#a23acad74746ca49586fe02e3033bd392">srsran::ldpc::compute_nof_codeblocks</a></div><div class="ttdeci">constexpr unsigned compute_nof_codeblocks(units::bits tbs, ldpc_base_graph_type bg)</div><div class="ttdoc">Computes the number of codeblocks from a transport block size.</div><div class="ttdef"><b>Definition</b> ldpc.h:140</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_a3a46322ad929e76af7cb959300dafd93"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#a3a46322ad929e76af7cb959300dafd93">srsran::ldpc::NOF_LIFTING_SIZES</a></div><div class="ttdeci">constexpr unsigned NOF_LIFTING_SIZES</div><div class="ttdoc">Total number of lifting sizes.</div><div class="ttdef"><b>Definition</b> ldpc.h:95</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_a65389d5aa819559b5c2cac18d5ec37ae"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#a65389d5aa819559b5c2cac18d5ec37ae">srsran::ldpc::compute_lifting_size</a></div><div class="ttdeci">unsigned compute_lifting_size(units::bits tbs, ldpc_base_graph_type base_graph, unsigned nof_segments)</div><div class="ttdoc">Computes the lifting size used to encode/decode a transport block.</div><div class="ttdef"><b>Definition</b> ldpc.h:157</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_a7260856d9ec4648dad107763036ef906"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#a7260856d9ec4648dad107763036ef906">srsran::ldpc::compute_tb_crc_size</a></div><div class="ttdeci">constexpr units::bits compute_tb_crc_size(units::bits tbs)</div><div class="ttdoc">Computes the transport block CRC size from the transport block size.</div><div class="ttdef"><b>Definition</b> ldpc.h:128</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_aa8225b08a82fdb2faf7642e2a292f85f"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#aa8225b08a82fdb2faf7642e2a292f85f">srsran::ldpc::lifting_size_t</a></div><div class="ttdeci">lifting_size_t</div><div class="ttdoc">Available lifting sizes.</div><div class="ttdef"><b>Definition</b> ldpc.h:41</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_ae2d4d9ea6559339acffe226c0a6eb811"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#ae2d4d9ea6559339acffe226c0a6eb811">srsran::ldpc::compute_full_codeblock_size</a></div><div class="ttdeci">units::bits compute_full_codeblock_size(ldpc_base_graph_type base_graph, units::bits codeblock_size)</div><div class="ttdoc">Computes the codeblock size after the LDPC encoding.</div><div class="ttdef"><b>Definition</b> ldpc.h:210</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_aefe38c511b39f84ec0d0e9b9c7f05cb2"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#aefe38c511b39f84ec0d0e9b9c7f05cb2">srsran::ldpc::NOF_LIFTING_INDICES</a></div><div class="ttdeci">constexpr unsigned NOF_LIFTING_INDICES</div><div class="ttdoc">All lifting sizes are assigned an index from 0 to 7 (see TS38.212 Table 5.3.2-1).</div><div class="ttdef"><b>Definition</b> ldpc.h:97</div></div>
<div class="ttc" id="anamespacesrsran_1_1ldpc_html_aeffeb135707ed719a149777da808b611"><div class="ttname"><a href="../../d0/d30/namespacesrsran_1_1ldpc.html#aeffeb135707ed719a149777da808b611">srsran::ldpc::compute_codeblock_size</a></div><div class="ttdeci">units::bits compute_codeblock_size(ldpc_base_graph_type base_graph, unsigned lifting_size)</div><div class="ttdoc">Computes the codeblock size for the given base graph and lifting size.</div><div class="ttdef"><b>Definition</b> ldpc.h:200</div></div>
<div class="ttc" id="anamespacesrsran_html"><div class="ttname"><a href="../../d9/def/namespacesrsran.html">srsran</a></div><div class="ttdef"><b>Definition</b> du_high_executor_strategies.h:28</div></div>
<div class="ttc" id="anamespacesrsran_html_a0ca1113f3ed0bd1e21f876f39bb527ad"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a0ca1113f3ed0bd1e21f876f39bb527ad">srsran::LLR_MAX</a></div><div class="ttdeci">constexpr log_likelihood_ratio LLR_MAX</div><div class="ttdoc">Maximum finite log-likelihood ratio value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:250</div></div>
<div class="ttc" id="anamespacesrsran_html_a226e52de355262a1ad4e998b4cedefd7"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a226e52de355262a1ad4e998b4cedefd7">srsran::to_numerology_value</a></div><div class="ttdeci">constexpr unsigned to_numerology_value(subcarrier_spacing scs)</div><div class="ttdoc">Convert SCS to numerology index ( ).</div><div class="ttdef"><b>Definition</b> subcarrier_spacing.h:50</div></div>
<div class="ttc" id="anamespacesrsran_html_a3fadd4e2825eab0b4e8f0cca28eb62a0"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a3fadd4e2825eab0b4e8f0cca28eb62a0">srsran::LLR_INFINITY</a></div><div class="ttdeci">constexpr log_likelihood_ratio LLR_INFINITY</div><div class="ttdoc">&quot;Positive infinity&quot; log-likelihood ratio.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:256</div></div>
<div class="ttc" id="anamespacesrsran_html_a435210edce480bf70bdd9d0c887c0c56"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a435210edce480bf70bdd9d0c887c0c56">srsran::crc_generator_poly</a></div><div class="ttdeci">crc_generator_poly</div><div class="ttdoc">CRC cyclic generator polynomials identifiers.</div><div class="ttdef"><b>Definition</b> crc_calculator.h:31</div></div>
<div class="ttc" id="anamespacesrsran_html_a45b408115d2fba72e768ef375c59da19"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a45b408115d2fba72e768ef375c59da19">srsran::get_nof_slots_per_subframe</a></div><div class="ttdeci">constexpr unsigned get_nof_slots_per_subframe(subcarrier_spacing scs)</div><div class="ttdoc">Calculates number of slots per subframe.</div><div class="ttdef"><b>Definition</b> subcarrier_spacing.h:106</div></div>
<div class="ttc" id="anamespacesrsran_html_a5756a255042b67673f46c371665d04ec"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a5756a255042b67673f46c371665d04ec">srsran::convert_power_to_dB</a></div><div class="ttdeci">float convert_power_to_dB(float value)</div><div class="ttdoc">Converts a linear power ratio to decibels.</div><div class="ttdef"><b>Definition</b> math_utils.h:120</div></div>
<div class="ttc" id="anamespacesrsran_html_a62dd065005af54a3bdb35a37423daa26"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a62dd065005af54a3bdb35a37423daa26">srsran::create_dl_processor_pool</a></div><div class="ttdeci">std::unique_ptr&lt; downlink_processor_pool &gt; create_dl_processor_pool(downlink_processor_pool_config config)</div><div class="ttdoc">Creates and returns a downlink processor pool.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.cpp:863</div></div>
<div class="ttc" id="anamespacesrsran_html_a6ba7ce31bfef981ad9f5eae809a612e9"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a6ba7ce31bfef981ad9f5eae809a612e9">srsran::create_uplink_processor_pool</a></div><div class="ttdeci">std::unique_ptr&lt; uplink_processor_pool &gt; create_uplink_processor_pool(uplink_processor_pool_config config)</div><div class="ttdoc">Creates and returns an uplink processor pool.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.cpp:850</div></div>
<div class="ttc" id="anamespacesrsran_html_a6cedbad36e1e14142bfd55170a35d24f"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a6cedbad36e1e14142bfd55170a35d24f">srsran::create_downlink_processor_factory_sw</a></div><div class="ttdeci">std::shared_ptr&lt; downlink_processor_factory &gt; create_downlink_processor_factory_sw(const downlink_processor_factory_sw_config &amp;config)</div><div class="ttdoc">Creates a full software based downlink processor factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.cpp:592</div></div>
<div class="ttc" id="anamespacesrsran_html_a6dff3aa5abb3f4bb10b46513b48a373e"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a6dff3aa5abb3f4bb10b46513b48a373e">srsran::hard_decision</a></div><div class="ttdeci">void hard_decision(bit_buffer &amp;hard_bits, span&lt; const log_likelihood_ratio &gt; soft_bits)</div><div class="ttdoc">Obtains hard bits from a vector of soft bits.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.cpp:225</div></div>
<div class="ttc" id="anamespacesrsran_html_a6e5aee1d553dc6e825017842e4059adb"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a6e5aee1d553dc6e825017842e4059adb">srsran::divide_ceil</a></div><div class="ttdeci">constexpr unsigned divide_ceil(unsigned num, unsigned den)</div><div class="ttdoc">Performs an integer division rounding up.</div><div class="ttdef"><b>Definition</b> math_utils.h:41</div></div>
<div class="ttc" id="anamespacesrsran_html_a706194bb5a137df4a318956519521e66"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a706194bb5a137df4a318956519521e66">srsran::ldpc_base_graph_type</a></div><div class="ttdeci">ldpc_base_graph_type</div><div class="ttdoc">LDPC Base graph types.</div><div class="ttdef"><b>Definition</b> ldpc_base_graph.h:31</div></div>
<div class="ttc" id="anamespacesrsran_html_a77c0b02d591c3880e401d456898ed7e2"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a77c0b02d591c3880e401d456898ed7e2">srsran::create_dft_processor_factory_fftw_fast</a></div><div class="ttdeci">std::shared_ptr&lt; dft_processor_factory &gt; create_dft_processor_factory_fftw_fast(bool avoid_wisdom=false, const std::string &amp;wisdom_filename=&quot;&quot;)</div><div class="ttdoc">Creates an optimal DFT processor factory based on FFTW library.</div><div class="ttdef"><b>Definition</b> generic_functions_factories.h:82</div></div>
<div class="ttc" id="anamespacesrsran_html_a7d1f3285d6ba6d2621f9d919681802df"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a7d1f3285d6ba6d2621f9d919681802df">srsran::modulation_scheme</a></div><div class="ttdeci">modulation_scheme</div><div class="ttdoc">Modulation schemes as described in TS38.211 Section 5.1.</div><div class="ttdef"><b>Definition</b> modulation_scheme.h:39</div></div>
<div class="ttc" id="anamespacesrsran_html_a7d1f3285d6ba6d2621f9d919681802dfacfd8f331d281b0da79e7c6ed6988243c"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a7d1f3285d6ba6d2621f9d919681802dfacfd8f331d281b0da79e7c6ed6988243c">srsran::modulation_scheme::BPSK</a></div><div class="ttdeci">@ BPSK</div><div class="ttdoc">Binary Phase Shift Keying (BPSK) modulation described in TS38.211 Section 5.1.2.</div></div>
<div class="ttc" id="anamespacesrsran_html_a7fd5170e4bf92e971518ea6faac0fd29"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a7fd5170e4bf92e971518ea6faac0fd29">srsran::is_valid_upper_phy_config</a></div><div class="ttdeci">bool is_valid_upper_phy_config(const upper_phy_config &amp;config)</div><div class="ttdoc">Returns true if the given upper PHY configuration is valid, otherwise false.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:322</div></div>
<div class="ttc" id="anamespacesrsran_html_a92f188a2320610279060b76f828bc37d"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a92f188a2320610279060b76f828bc37d">srsran::create_dft_processor_factory_fftw_slow</a></div><div class="ttdeci">std::shared_ptr&lt; dft_processor_factory &gt; create_dft_processor_factory_fftw_slow(bool avoid_wisdom=false, const std::string &amp;wisdom_filename=&quot;&quot;)</div><div class="ttdoc">Creates a sub-optimal DFT processor factory based on FFTW library.</div><div class="ttdef"><b>Definition</b> generic_functions_factories.h:71</div></div>
<div class="ttc" id="anamespacesrsran_html_a9c6704ab338120511999996c647f3db4"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a9c6704ab338120511999996c647f3db4">srsran::create_dft_processor_factory_fftw</a></div><div class="ttdeci">std::shared_ptr&lt; dft_processor_factory &gt; create_dft_processor_factory_fftw(const std::string &amp;optimization_flag, double plan_creation_timeout_s, bool avoid_wisdom=false, const std::string &amp;wisdom_filename=&quot;&quot;)</div><div class="ttdoc">Creates a DFT processor factory based on FFTW library.</div><div class="ttdef"><b>Definition</b> generic_functions_factories.cpp:86</div></div>
<div class="ttc" id="anamespacesrsran_html_abb1660ef6f8061ee174f4177ac5e1722"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#abb1660ef6f8061ee174f4177ac5e1722">srsran::create_channel_precoder_factory</a></div><div class="ttdeci">std::shared_ptr&lt; channel_precoder_factory &gt; create_channel_precoder_factory(const std::string &amp;precoder_type)</div><div class="ttdoc">Creates and returns a channel precoder factory.</div><div class="ttdef"><b>Definition</b> precoding_factories.cpp:77</div></div>
<div class="ttc" id="anamespacesrsran_html_aca64228c7486db8ce1f0a3118e8cedc8"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#aca64228c7486db8ce1f0a3118e8cedc8">srsran::subcarrier_spacing</a></div><div class="ttdeci">subcarrier_spacing</div><div class="ttdoc">Representation of subcarrier spacing.</div><div class="ttdef"><b>Definition</b> subcarrier_spacing.h:34</div></div>
<div class="ttc" id="anamespacesrsran_html_ad1ba5b00d91f36c10973b0b36719e438"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#ad1ba5b00d91f36c10973b0b36719e438">srsran::MAX_NOF_PRBS</a></div><div class="ttdeci">constexpr std::size_t MAX_NOF_PRBS</div><div class="ttdef"><b>Definition</b> resource_block.h:32</div></div>
<div class="ttc" id="anamespacesrsran_html_ad6581f77dd8be5abbbfafacec9a02722"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#ad6581f77dd8be5abbbfafacec9a02722">srsran::create_upper_phy_factory</a></div><div class="ttdeci">std::unique_ptr&lt; upper_phy_factory &gt; create_upper_phy_factory(std::shared_ptr&lt; downlink_processor_factory &gt; downlink_proc_factory, std::shared_ptr&lt; resource_grid_factory &gt; rg_factory)</div><div class="ttdoc">Creates and returns an upper PHY factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.cpp:877</div></div>
<div class="ttc" id="anamespacesrsran_html_adcaa3b0f54abc9729b9de4ecb6af8ae3"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#adcaa3b0f54abc9729b9de4ecb6af8ae3">srsran::LLR_MIN</a></div><div class="ttdeci">constexpr log_likelihood_ratio LLR_MIN</div><div class="ttdoc">Minimum finite log-likelihood ratio value.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:253</div></div>
<div class="ttc" id="anamespacesrsran_html_ae5304cadb70e0020e064d05ee02fc1af"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#ae5304cadb70e0020e064d05ee02fc1af">srsran::create_downlink_processor_factory_hw</a></div><div class="ttdeci">std::shared_ptr&lt; downlink_processor_factory &gt; create_downlink_processor_factory_hw(const downlink_processor_factory_hw_config &amp;config)</div><div class="ttdoc">Creates a full hardware-accelerated based downlink processor factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.cpp:755</div></div>
<div class="ttc" id="anamespacesrsran_html_aeec4c9026cd1b30b334aadaf7fc43870"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#aeec4c9026cd1b30b334aadaf7fc43870">srsran::create_dft_processor_factory_generic</a></div><div class="ttdeci">std::shared_ptr&lt; dft_processor_factory &gt; create_dft_processor_factory_generic()</div><div class="ttdoc">Creates a DFT processor factory based on a generic Radix-2 DFT implementation.</div><div class="ttdef"><b>Definition</b> generic_functions_factories.cpp:81</div></div>
<div class="ttc" id="anamespacesrsran_html_afa6be91e79cbb8c64c2a280ddad608b5"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#afa6be91e79cbb8c64c2a280ddad608b5">srsran::frequency_range</a></div><div class="ttdeci">frequency_range</div><div class="ttdoc">Labels for the frequency ranges described in TS38.104 Table 5.1-1.</div><div class="ttdef"><b>Definition</b> frequency_range.h:30</div></div>
<div class="ttc" id="anamespacesrsran_html_afa6be91e79cbb8c64c2a280ddad608b5a34d1cf1496d544eb35e3461a5235f7e9"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#afa6be91e79cbb8c64c2a280ddad608b5a34d1cf1496d544eb35e3461a5235f7e9">srsran::frequency_range::FR1</a></div><div class="ttdeci">@ FR1</div><div class="ttdoc">Frequency range 1, from 410 to 7125 MHz.</div></div>
<div class="ttc" id="anamespacesrsran_html_afd00fa3eb3bf558276dee93d12e9964c"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#afd00fa3eb3bf558276dee93d12e9964c">srsran::pucch_group_hopping</a></div><div class="ttdeci">pucch_group_hopping</div><div class="ttdoc">Configuration of group and sequence hopping as described in TS38.331 PUCCH-ConfigCommon IE.</div><div class="ttdef"><b>Definition</b> pucch_mapping.h:30</div></div>
<div class="ttc" id="asrsran__assert_8h_html_a7fada60a52b2f3da380d22a753636c3d"><div class="ttname"><a href="../../d8/dc4/srsran__assert_8h.html#a7fada60a52b2f3da380d22a753636c3d">srsran_assertion_failure</a></div><div class="ttdeci">#define srsran_assertion_failure(fmtstr,...)</div><div class="ttdef"><b>Definition</b> srsran_assert.h:87</div></div>
<div class="ttc" id="asrsran__assert_8h_html_ab080308588b563333b9da75e3746eed6"><div class="ttname"><a href="../../d8/dc4/srsran__assert_8h.html#ab080308588b563333b9da75e3746eed6">srsran_assert</a></div><div class="ttdeci">#define srsran_assert(condition, fmtstr,...)</div><div class="ttdef"><b>Definition</b> srsran_assert.h:91</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html">srsran::channel_estimate::channel_estimate_dimensions</a></div><div class="ttdoc">Describes the data structure containing the channel estimate.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a24df3f37b165eafa20372fb1a6d92593"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">srsran::channel_estimate::channel_estimate_dimensions::nof_prb</a></div><div class="ttdeci">unsigned nof_prb</div><div class="ttdoc">Number of contiguous PRBs considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a759f9917bb054394d9c63c6d200a5da0"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">srsran::channel_estimate::channel_estimate_dimensions::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of contiguous OFDM symbols considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_ac6d21f6cff9ce01f2e5371cad1874fcd"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">srsran::channel_estimate::channel_estimate_dimensions::nof_rx_ports</a></div><div class="ttdeci">unsigned nof_rx_ports</div><div class="ttdoc">Number of receive ports.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_adf05f48ebdec3324019177430f92f5a7"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#adf05f48ebdec3324019177430f92f5a7">srsran::channel_estimate::channel_estimate_dimensions::nof_tx_layers</a></div><div class="ttdeci">unsigned nof_tx_layers</div><div class="ttdoc">Number of transmit layers.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html">srsran::codeblock_metadata::cb_specific_metadata</a></div><div class="ttdoc">Parameters that are specific to a single codeblock.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html_a219c505c19629f3b0e109918575760b6"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html#a219c505c19629f3b0e109918575760b6">srsran::codeblock_metadata::cb_specific_metadata::full_length</a></div><div class="ttdeci">unsigned full_length</div><div class="ttdoc">Codeblock length before rate matching.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html_a3e24779ac4f4ca25afe2ad635c115308"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html#a3e24779ac4f4ca25afe2ad635c115308">srsran::codeblock_metadata::cb_specific_metadata::rm_length</a></div><div class="ttdeci">unsigned rm_length</div><div class="ttdoc">Codeblock length after rate matching.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html_a822669460d0a2d1bda9e7021bbe522ba"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html#a822669460d0a2d1bda9e7021bbe522ba">srsran::codeblock_metadata::cb_specific_metadata::nof_filler_bits</a></div><div class="ttdeci">unsigned nof_filler_bits</div><div class="ttdoc">Number of filler bits in the full codeblock.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html_ab590ad731397901d8b7dd0d3da9b92e1"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html#ab590ad731397901d8b7dd0d3da9b92e1">srsran::codeblock_metadata::cb_specific_metadata::nof_crc_bits</a></div><div class="ttdeci">unsigned nof_crc_bits</div><div class="ttdoc">CRC bits.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:73</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1cb__specific__metadata_html_afdbf63e5cbdbc85eb34e9170a7d365fb"><div class="ttname"><a href="../../da/d1d/structsrsran_1_1codeblock__metadata_1_1cb__specific__metadata.html#afdbf63e5cbdbc85eb34e9170a7d365fb">srsran::codeblock_metadata::cb_specific_metadata::cw_offset</a></div><div class="ttdeci">unsigned cw_offset</div><div class="ttdoc">Codeblock starting index within the codeword.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html">srsran::codeblock_metadata::tb_common_metadata</a></div><div class="ttdoc">Common parameters for all codeblocks from the same transport block.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_a14414efef2d894252e7725f0a3f61f81"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#a14414efef2d894252e7725f0a3f61f81">srsran::codeblock_metadata::tb_common_metadata::rv</a></div><div class="ttdeci">unsigned rv</div><div class="ttdoc">Redundancy version, values in {0, 1, 2, 3}.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_a4d95a29b3cf4919b4f915e3ddc2121f1"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#a4d95a29b3cf4919b4f915e3ddc2121f1">srsran::codeblock_metadata::tb_common_metadata::cw_length</a></div><div class="ttdeci">unsigned cw_length</div><div class="ttdoc">Codeword length (after codeblock concatenation).</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_a88bed84d436e083e45f6f6e8d4d58dbd"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#a88bed84d436e083e45f6f6e8d4d58dbd">srsran::codeblock_metadata::tb_common_metadata::Nref</a></div><div class="ttdeci">unsigned Nref</div><div class="ttdoc">Limited buffer rate matching length, as per TS38.212 Section 5.4.2.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_a97bf3ef5e2211632bb85dbdb86c9a586"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#a97bf3ef5e2211632bb85dbdb86c9a586">srsran::codeblock_metadata::tb_common_metadata::mod</a></div><div class="ttdeci">modulation_scheme mod</div><div class="ttdoc">Modulation scheme.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_ab5544c42866754c32fddec88e9fe6bcc"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#ab5544c42866754c32fddec88e9fe6bcc">srsran::codeblock_metadata::tb_common_metadata::base_graph</a></div><div class="ttdeci">ldpc_base_graph_type base_graph</div><div class="ttdoc">Code base graph.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_1_1tb__common__metadata_html_afb56961c43ffc00e89be8f1d89f4e81c"><div class="ttname"><a href="../../db/d63/structsrsran_1_1codeblock__metadata_1_1tb__common__metadata.html#afb56961c43ffc00e89be8f1d89f4e81c">srsran::codeblock_metadata::tb_common_metadata::lifting_size</a></div><div class="ttdeci">ldpc::lifting_size_t lifting_size</div><div class="ttdoc">Code lifting size.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_html"><div class="ttname"><a href="../../db/d53/structsrsran_1_1codeblock__metadata.html">srsran::codeblock_metadata</a></div><div class="ttdoc">Describes a codeblock.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:42</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_html_a32a5afaaa0c7e075e015aedb9fa1de51"><div class="ttname"><a href="../../db/d53/structsrsran_1_1codeblock__metadata.html#a32a5afaaa0c7e075e015aedb9fa1de51">srsran::codeblock_metadata::tb_common</a></div><div class="ttdeci">tb_common_metadata tb_common</div><div class="ttdoc">Contains common transport block parameters.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:77</div></div>
<div class="ttc" id="astructsrsran_1_1codeblock__metadata_html_a84f64cf3931e9df25ed5b6c5a9782a08"><div class="ttname"><a href="../../db/d53/structsrsran_1_1codeblock__metadata.html#a84f64cf3931e9df25ed5b6c5a9782a08">srsran::codeblock_metadata::cb_specific</a></div><div class="ttdeci">cb_specific_metadata cb_specific</div><div class="ttdoc">Contains specific code block parameters.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:79</div></div>
<div class="ttc" id="astructsrsran_1_1detail_1_1is__llr__span__compatible_html"><div class="ttname"><a href="../../db/db5/structsrsran_1_1detail_1_1is__llr__span__compatible.html">srsran::detail::is_llr_span_compatible</a></div><div class="ttdoc">Checks if T is compatible with a span of log_likelihood_ratios.</div><div class="ttdef"><b>Definition</b> log_likelihood_ratio.h:263</div></div>
<div class="ttc" id="astructsrsran_1_1dft__processor_1_1configuration_html"><div class="ttname"><a href="../../d8/d34/structsrsran_1_1dft__processor_1_1configuration.html">srsran::dft_processor::configuration</a></div><div class="ttdoc">Describes the DFT parameters.</div><div class="ttdef"><b>Definition</b> dft_processor.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1dft__processor_1_1configuration_html_a8394ea675a7ee00c13387cb3b4485c2c"><div class="ttname"><a href="../../d8/d34/structsrsran_1_1dft__processor_1_1configuration.html#a8394ea675a7ee00c13387cb3b4485c2c">srsran::dft_processor::configuration::size</a></div><div class="ttdeci">unsigned size</div><div class="ttdoc">Indicates the DFT size.</div><div class="ttdef"><b>Definition</b> dft_processor.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1dft__processor_1_1configuration_html_aba1c5d49185641ad2d66f3e880023074"><div class="ttname"><a href="../../d8/d34/structsrsran_1_1dft__processor_1_1configuration.html#aba1c5d49185641ad2d66f3e880023074">srsran::dft_processor::configuration::dir</a></div><div class="ttdeci">direction dir</div><div class="ttdoc">Indicates if the DFT is direct or inverse.</div><div class="ttdef"><b>Definition</b> dft_processor.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__config_html"><div class="ttname"><a href="../../d0/dc7/structsrsran_1_1downlink__processor__config.html">srsran::downlink_processor_config</a></div><div class="ttdoc">Configuration parameters for downlink processors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:96</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__config_html_a39d276ed5a504a2a72da734ee04c4271"><div class="ttname"><a href="../../d0/dc7/structsrsran_1_1downlink__processor__config.html#a39d276ed5a504a2a72da734ee04c4271">srsran::downlink_processor_config::id</a></div><div class="ttdeci">unsigned id</div><div class="ttdoc">Radio sector identifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:98</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__config_html_a5d686b0d6afdf253410c0d5d483847df"><div class="ttname"><a href="../../d0/dc7/structsrsran_1_1downlink__processor__config.html#a5d686b0d6afdf253410c0d5d483847df">srsran::downlink_processor_config::executor</a></div><div class="ttdeci">task_executor * executor</div><div class="ttdoc">Task executor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:102</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__config_html_a873ae7c96fdd6f0dad8cb3ced9520241"><div class="ttname"><a href="../../d0/dc7/structsrsran_1_1downlink__processor__config.html#a873ae7c96fdd6f0dad8cb3ced9520241">srsran::downlink_processor_config::gateway</a></div><div class="ttdeci">upper_phy_rg_gateway * gateway</div><div class="ttdoc">Resource grid gateway.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:100</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__hw__config_html"><div class="ttname"><a href="../../d9/d25/structsrsran_1_1downlink__processor__factory__hw__config.html">srsran::downlink_processor_factory_hw_config</a></div><div class="ttdoc">Downlink processor hardware-accelerated factory configuration.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:187</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__hw__config_html_a125c403ea654e81ac23e1854a44120df"><div class="ttname"><a href="../../d9/d25/structsrsran_1_1downlink__processor__factory__hw__config.html#a125c403ea654e81ac23e1854a44120df">srsran::downlink_processor_factory_hw_config::pdsch_enc_factory</a></div><div class="ttdeci">std::shared_ptr&lt; pdsch_encoder_factory &gt; pdsch_enc_factory</div><div class="ttdoc">PDSCH encoder factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:191</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__hw__config_html_a3b0943d4873c0180ccedaabe2ed60468"><div class="ttname"><a href="../../d9/d25/structsrsran_1_1downlink__processor__factory__hw__config.html#a3b0943d4873c0180ccedaabe2ed60468">srsran::downlink_processor_factory_hw_config::crc_calc_factory</a></div><div class="ttdeci">std::shared_ptr&lt; crc_calculator_factory &gt; crc_calc_factory</div><div class="ttdoc">CRC calculator factory.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:189</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__sw__config_html"><div class="ttname"><a href="../../d1/d0a/structsrsran_1_1downlink__processor__factory__sw__config.html">srsran::downlink_processor_factory_sw_config</a></div><div class="ttdoc">Downlink processor software factory configuration.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:152</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__sw__config_html_a2526295a111828c6951dec4905a4a609"><div class="ttname"><a href="../../d1/d0a/structsrsran_1_1downlink__processor__factory__sw__config.html#a2526295a111828c6951dec4905a4a609">srsran::downlink_processor_factory_sw_config::ldpc_encoder_type</a></div><div class="ttdeci">std::string ldpc_encoder_type</div><div class="ttdoc">LDPC encoder type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:160</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__sw__config_html_acec50aab63db11604d0f7a444abb77e0"><div class="ttname"><a href="../../d1/d0a/structsrsran_1_1downlink__processor__factory__sw__config.html#acec50aab63db11604d0f7a444abb77e0">srsran::downlink_processor_factory_sw_config::pdsch_processor</a></div><div class="ttdeci">variant&lt; pdsch_processor_generic_configuration, pdsch_processor_concurrent_configuration, pdsch_processor_lite_configuration &gt; pdsch_processor</div><div class="ttdoc">PDSCH processor type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:177</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__sw__config_html_ad350982325e7c3016fa52d0b1dcf9fb9"><div class="ttname"><a href="../../d1/d0a/structsrsran_1_1downlink__processor__factory__sw__config.html#ad350982325e7c3016fa52d0b1dcf9fb9">srsran::downlink_processor_factory_sw_config::nof_concurrent_threads</a></div><div class="ttdeci">unsigned nof_concurrent_threads</div><div class="ttdoc">Number of concurrent threads processing downlink transmissions.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:179</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__factory__sw__config_html_ae9221dce67c8e57aff9f44de6dadc564"><div class="ttname"><a href="../../d1/d0a/structsrsran_1_1downlink__processor__factory__sw__config.html#ae9221dce67c8e57aff9f44de6dadc564">srsran::downlink_processor_factory_sw_config::crc_calculator_type</a></div><div class="ttdeci">std::string crc_calculator_type</div><div class="ttdoc">CRC calculator type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:167</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor_html"><div class="ttname"><a href="../../d3/d2b/structsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor.html">srsran::downlink_processor_pool_config::sector_dl_processor</a></div><div class="ttdoc">Downlink processors for a given sector and numerology.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:201</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor_html_a13526cfd5bab8fb3da795379c0fe6d36"><div class="ttname"><a href="../../d3/d2b/structsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor.html#a13526cfd5bab8fb3da795379c0fe6d36">srsran::downlink_processor_pool_config::sector_dl_processor::scs</a></div><div class="ttdeci">subcarrier_spacing scs</div><div class="ttdoc">Subcarrier spacing.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:205</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor_html_a2c79812420e4913b617bbf9b6ddfac63"><div class="ttname"><a href="../../d3/d2b/structsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor.html#a2c79812420e4913b617bbf9b6ddfac63">srsran::downlink_processor_pool_config::sector_dl_processor::procs</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; downlink_processor &gt; &gt; procs</div><div class="ttdoc">Pointers to the actual downlink processors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:207</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor_html_a599790445c61e28d299cd82944e1d91e"><div class="ttname"><a href="../../d3/d2b/structsrsran_1_1downlink__processor__pool__config_1_1sector__dl__processor.html#a599790445c61e28d299cd82944e1d91e">srsran::downlink_processor_pool_config::sector_dl_processor::sector</a></div><div class="ttdeci">unsigned sector</div><div class="ttdoc">Base station sector identifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:203</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_html"><div class="ttname"><a href="../../d6/d0c/structsrsran_1_1downlink__processor__pool__config.html">srsran::downlink_processor_pool_config</a></div><div class="ttdoc">Describes all downlink processors in a pool.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:199</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_html_a3fc1d876a90054b9be46400c29a0aca0"><div class="ttname"><a href="../../d6/d0c/structsrsran_1_1downlink__processor__pool__config.html#a3fc1d876a90054b9be46400c29a0aca0">srsran::downlink_processor_pool_config::num_sectors</a></div><div class="ttdeci">unsigned num_sectors</div><div class="ttdoc">Number of base station sector.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:213</div></div>
<div class="ttc" id="astructsrsran_1_1downlink__processor__pool__config_html_ab6d9c9c3155a5b9935a238c274c48070"><div class="ttname"><a href="../../d6/d0c/structsrsran_1_1downlink__processor__pool__config.html#ab6d9c9c3155a5b9935a238c274c48070">srsran::downlink_processor_pool_config::dl_processors</a></div><div class="ttdeci">std::vector&lt; sector_dl_processor &gt; dl_processors</div><div class="ttdoc">Collection of all downlink processors, organized by radio sector and numerology.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:211</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html">srsran::hal::hw_pdsch_encoder_configuration</a></div><div class="ttdoc">Hardware-accelerated PDSCH encoder configuration parameters.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:37</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a05de4e373b50a547844c523e91277047"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a05de4e373b50a547844c523e91277047">srsran::hal::hw_pdsch_encoder_configuration::cb_mode</a></div><div class="ttdeci">bool cb_mode</div><div class="ttdoc">Operation mode of the PDSCH encoder (CB = true, TB = false [default]).</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a07640605061fb34ada25620c2ea5258d"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a07640605061fb34ada25620c2ea5258d">srsran::hal::hw_pdsch_encoder_configuration::nof_short_segments</a></div><div class="ttdeci">unsigned nof_short_segments</div><div class="ttdoc">Number of segments that will have a short rate-matched length.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:49</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a1495d78e5d11684342a82ed6982fee09"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a1495d78e5d11684342a82ed6982fee09">srsran::hal::hw_pdsch_encoder_configuration::nof_segment_bits</a></div><div class="ttdeci">unsigned nof_segment_bits</div><div class="ttdoc">Segment size expressed as an integer number of bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a1771b23b3af03255270cccfee5d2fa05"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a1771b23b3af03255270cccfee5d2fa05">srsran::hal::hw_pdsch_encoder_configuration::rm_length</a></div><div class="ttdeci">unsigned rm_length</div><div class="ttdoc">Total codeword length after rate-matching in bits (E).</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a255de834049c0aa2925e5ed076a525a3"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a255de834049c0aa2925e5ed076a525a3">srsran::hal::hw_pdsch_encoder_configuration::modulation</a></div><div class="ttdeci">modulation_scheme modulation</div><div class="ttdoc">Modulation scheme.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:45</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a3381ffaf0821975ecf1ef4a4aa4bd083"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a3381ffaf0821975ecf1ef4a4aa4bd083">srsran::hal::hw_pdsch_encoder_configuration::cw_length_b</a></div><div class="ttdeci">unsigned cw_length_b</div><div class="ttdoc">Total codeword length for large rate-matched segments in bits (Eb).</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:55</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a3faacc820d25247d36c23d047b50fac7"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a3faacc820d25247d36c23d047b50fac7">srsran::hal::hw_pdsch_encoder_configuration::cw_length_a</a></div><div class="ttdeci">unsigned cw_length_a</div><div class="ttdoc">Total codeword length for short rate-matched segments in bits (Ea).</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a4cc4ee6789e7b712be5eb4a7bb73051e"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a4cc4ee6789e7b712be5eb4a7bb73051e">srsran::hal::hw_pdsch_encoder_configuration::nof_tb_bits</a></div><div class="ttdeci">unsigned nof_tb_bits</div><div class="ttdoc">Transport Block size expressed as an integer number of bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:39</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a5aad33a7f73895772a97c0c567f26dca"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a5aad33a7f73895772a97c0c567f26dca">srsran::hal::hw_pdsch_encoder_configuration::Ncb</a></div><div class="ttdeci">unsigned Ncb</div><div class="ttdoc">Length of the circular buffer in bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a7872a58cb8174accb342082f44d44c9c"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a7872a58cb8174accb342082f44d44c9c">srsran::hal::hw_pdsch_encoder_configuration::nof_filler_bits</a></div><div class="ttdeci">unsigned nof_filler_bits</div><div class="ttdoc">Number of Filler bits (n_filler = K – K’, as per TS38.212 Section 5.2.2.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_a8b205070848889f013a5cadeebc11229"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#a8b205070848889f013a5cadeebc11229">srsran::hal::hw_pdsch_encoder_configuration::Nref</a></div><div class="ttdeci">unsigned Nref</div><div class="ttdoc">Limited buffer rate matching length in bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_ab92871361c091803282f99ce1db60e38"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#ab92871361c091803282f99ce1db60e38">srsran::hal::hw_pdsch_encoder_configuration::base_graph_index</a></div><div class="ttdeci">ldpc_base_graph_type base_graph_index</div><div class="ttdoc">Base graph used for encoding/decoding the current transport block.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:43</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_acea7cc6fd51e7391234f2a341d2a3afd"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#acea7cc6fd51e7391234f2a341d2a3afd">srsran::hal::hw_pdsch_encoder_configuration::nof_tb_crc_bits</a></div><div class="ttdeci">unsigned nof_tb_crc_bits</div><div class="ttdoc">Transport Block CRC size expressed as an integer number of bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:41</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_ae195af969a87e89fec882e2443279c45"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#ae195af969a87e89fec882e2443279c45">srsran::hal::hw_pdsch_encoder_configuration::nof_segments</a></div><div class="ttdeci">unsigned nof_segments</div><div class="ttdoc">Number of segments in the transport block.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:47</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_aec529c118245dde83f8143e448779388"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#aec529c118245dde83f8143e448779388">srsran::hal::hw_pdsch_encoder_configuration::tb_crc</a></div><div class="ttdeci">static_vector&lt; uint8_t, 3 &gt; tb_crc</div><div class="ttdoc">TB CRC bits.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_aecc533a6b8ad6469c7bf64e8cb3dd01d"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#aecc533a6b8ad6469c7bf64e8cb3dd01d">srsran::hal::hw_pdsch_encoder_configuration::lifting_size</a></div><div class="ttdeci">unsigned lifting_size</div><div class="ttdoc">LDPC lifting size (z_c), as per TS38.212, Section 5.2.2.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1hal_1_1hw__pdsch__encoder__configuration_html_afbc7c6fdfc9eeb5965191ab1ef2c5007"><div class="ttname"><a href="../../d3/d1e/structsrsran_1_1hal_1_1hw__pdsch__encoder__configuration.html#afbc7c6fdfc9eeb5965191ab1ef2c5007">srsran::hal::hw_pdsch_encoder_configuration::rv</a></div><div class="ttdeci">unsigned rv</div><div class="ttdoc">Redundancy version, values in {0, 1, 2, 3}.</div><div class="ttdef"><b>Definition</b> hw_accelerator_pdsch_enc.h:51</div></div>
<div class="ttc" id="astructsrsran_1_1interpolator_1_1configuration_html"><div class="ttname"><a href="../../da/dbd/structsrsran_1_1interpolator_1_1configuration.html">srsran::interpolator::configuration</a></div><div class="ttdoc">Interpolator configuration parameters.</div><div class="ttdef"><b>Definition</b> interpolator.h:40</div></div>
<div class="ttc" id="astructsrsran_1_1interpolator_1_1configuration_html_ab1516c1c93c973c5519f0353bd3990d2"><div class="ttname"><a href="../../da/dbd/structsrsran_1_1interpolator_1_1configuration.html#ab1516c1c93c973c5519f0353bd3990d2">srsran::interpolator::configuration::stride</a></div><div class="ttdeci">unsigned stride</div><div class="ttdoc">Distance between two consecutive known values (a value of one means that there are no gaps).</div><div class="ttdef"><b>Definition</b> interpolator.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1interpolator_1_1configuration_html_ad798da43a510d17064e948960c4a4db0"><div class="ttname"><a href="../../da/dbd/structsrsran_1_1interpolator_1_1configuration.html#ad798da43a510d17064e948960c4a4db0">srsran::interpolator::configuration::offset</a></div><div class="ttdeci">unsigned offset</div><div class="ttdoc">Index of the first known value (i.e., number of unknown values at the beginning of the sequence).</div><div class="ttdef"><b>Definition</b> interpolator.h:42</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details_html"><div class="ttname"><a href="../../d0/deb/structsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details.html">srsran::ldpc_decoder::configuration::algorithm_details</a></div><div class="ttdoc">LDPC decoding algorithm configuration parameters.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:46</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details_html_a1b8ff64c3e189c28b96e1c9d1a82a6f2"><div class="ttname"><a href="../../d0/deb/structsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details.html#a1b8ff64c3e189c28b96e1c9d1a82a6f2">srsran::ldpc_decoder::configuration::algorithm_details::scaling_factor</a></div><div class="ttdeci">float scaling_factor</div><div class="ttdoc">Scaling factor of the normalized min-sum decoding algorithm.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details_html_a46944f9ca2c3030b2dbb4afc4b6de181"><div class="ttname"><a href="../../d0/deb/structsrsran_1_1ldpc__decoder_1_1configuration_1_1algorithm__details.html#a46944f9ca2c3030b2dbb4afc4b6de181">srsran::ldpc_decoder::configuration::algorithm_details::max_iterations</a></div><div class="ttdeci">unsigned max_iterations</div><div class="ttdoc">Maximum number of iterations.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_html"><div class="ttname"><a href="../../da/dbc/structsrsran_1_1ldpc__decoder_1_1configuration.html">srsran::ldpc_decoder::configuration</a></div><div class="ttdoc">Decoder configuration.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_html_a25ce55faac80341c571e379032bf058a"><div class="ttname"><a href="../../da/dbc/structsrsran_1_1ldpc__decoder_1_1configuration.html#a25ce55faac80341c571e379032bf058a">srsran::ldpc_decoder::configuration::block_conf</a></div><div class="ttdeci">codeblock_metadata block_conf</div><div class="ttdoc">Codeblock configuration.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1ldpc__decoder_1_1configuration_html_a954b281c2c1f07a3fb0e3d1497c6cddd"><div class="ttname"><a href="../../da/dbc/structsrsran_1_1ldpc__decoder_1_1configuration.html#a954b281c2c1f07a3fb0e3d1497c6cddd">srsran::ldpc_decoder::configuration::algorithm_conf</a></div><div class="ttdeci">algorithm_details algorithm_conf</div><div class="ttdoc">LDPC decoding algorithm configuration.</div><div class="ttdef"><b>Definition</b> ldpc_decoder.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html">srsran::pbch_encoder::pbch_msg_t</a></div><div class="ttdoc">Describes a PBCH message to encode.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_a15d4a3d55dd78156cce0737e3229429b"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#a15d4a3d55dd78156cce0737e3229429b">srsran::pbch_encoder::pbch_msg_t::sfn</a></div><div class="ttdeci">unsigned sfn</div><div class="ttdoc">System Frame Number.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_a1da69c64913a6e06cea821d6838bd0ed"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#a1da69c64913a6e06cea821d6838bd0ed">srsran::pbch_encoder::pbch_msg_t::hrf</a></div><div class="ttdeci">bool hrf</div><div class="ttdoc">Flag: true if the SS/PBCH block transmission is in an odd half frame, false otherwise.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_a914d7f23963ea7d634b8dee47ce2dcef"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#a914d7f23963ea7d634b8dee47ce2dcef">srsran::pbch_encoder::pbch_msg_t::payload</a></div><div class="ttdeci">std::array&lt; uint8_t, A &gt; payload</div><div class="ttdoc">Actual PBCH payload provided by higher layers.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_ab14ce1610704c201038da542fc20da13"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#ab14ce1610704c201038da542fc20da13">srsran::pbch_encoder::pbch_msg_t::N_id</a></div><div class="ttdeci">pci_t N_id</div><div class="ttdoc">Physical cell identifier.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:55</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_ab2bd079bf64c3cd6112850beb4a1e760"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#ab2bd079bf64c3cd6112850beb4a1e760">srsran::pbch_encoder::pbch_msg_t::L_max</a></div><div class="ttdeci">unsigned L_max</div><div class="ttdoc">Maximum number of SS/PBCH block candidates in a 5ms burst, described in TS38.213 Section 4....</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_ad7f17de4862dd3e50ccbf784a305f84a"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#ad7f17de4862dd3e50ccbf784a305f84a">srsran::pbch_encoder::pbch_msg_t::ssb_idx</a></div><div class="ttdeci">unsigned ssb_idx</div><div class="ttdoc">SSB candidate index in a 5ms burst.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__encoder_1_1pbch__msg__t_html_af61cfdb7b7095214a42726205c7533ce"><div class="ttname"><a href="../../da/d97/structsrsran_1_1pbch__encoder_1_1pbch__msg__t.html#af61cfdb7b7095214a42726205c7533ce">srsran::pbch_encoder::pbch_msg_t::k_ssb</a></div><div class="ttdeci">ssb_subcarrier_offset k_ssb</div><div class="ttdoc">Subcarrier offset.</div><div class="ttdef"><b>Definition</b> pbch_encoder.h:70</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html">srsran::pbch_modulator::config_t</a></div><div class="ttdoc">Describes the PBCH modulator arguments.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:46</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_a0bbc963c1a271419399f92d3e4109229"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#a0bbc963c1a271419399f92d3e4109229">srsran::pbch_modulator::config_t::ssb_first_subcarrier</a></div><div class="ttdeci">unsigned ssb_first_subcarrier</div><div class="ttdoc">First subcarrier in the resource grid.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_a97402e6c208cde464a42fc6907cab98b"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#a97402e6c208cde464a42fc6907cab98b">srsran::pbch_modulator::config_t::phys_cell_id</a></div><div class="ttdeci">pci_t phys_cell_id</div><div class="ttdoc">Physical cell identifier.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_ab6237403dd79531354e2b86b0040c5c2"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#ab6237403dd79531354e2b86b0040c5c2">srsran::pbch_modulator::config_t::ssb_idx</a></div><div class="ttdeci">unsigned ssb_idx</div><div class="ttdoc">SS/PBCH block index.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_aeb7e5fe035beaa5b9bf920398efc0bb1"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#aeb7e5fe035beaa5b9bf920398efc0bb1">srsran::pbch_modulator::config_t::ports</a></div><div class="ttdeci">static_vector&lt; uint8_t, MAX_PORTS &gt; ports</div><div class="ttdoc">Port indexes to map the channel.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:58</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_aee1eeea131e7f40d8dc355d24b7f1df8"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#aee1eeea131e7f40d8dc355d24b7f1df8">srsran::pbch_modulator::config_t::ssb_first_symbol</a></div><div class="ttdeci">unsigned ssb_first_symbol</div><div class="ttdoc">First symbol of the SS/PBCH block within the slot.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1pbch__modulator_1_1config__t_html_afa01f7cabb4088f7cc860301be43d567"><div class="ttname"><a href="../../da/d69/structsrsran_1_1pbch__modulator_1_1config__t.html#afa01f7cabb4088f7cc860301be43d567">srsran::pbch_modulator::config_t::amplitude</a></div><div class="ttdeci">float amplitude</div><div class="ttdoc">PSS linear signal amplitude.</div><div class="ttdef"><b>Definition</b> pbch_modulator.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html">srsran::pdcch_encoder::config_t</a></div><div class="ttdoc">Describes the necessary parameters to encode PDCCH message.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:36</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html_a477c1efc668dab50f4093aa62164d556"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html#a477c1efc668dab50f4093aa62164d556">srsran::pdcch_encoder::config_t::E</a></div><div class="ttdeci">unsigned E</div><div class="ttdoc">Number of rate-matched bits.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:38</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html_a4a10a138bf955b49917ea28d1fbd844a"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html#a4a10a138bf955b49917ea28d1fbd844a">srsran::pdcch_encoder::config_t::rnti</a></div><div class="ttdeci">unsigned rnti</div><div class="ttdoc">RNTI used for CRC bits scrambling according to TS 38.212 section 7.3.2.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:40</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html">srsran::pdcch_modulator::config_t</a></div><div class="ttdoc">Describes the necessary parameters to modulate a PDCCH transmission.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a0a9777c2033e811e9f21dd5994b88085"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a0a9777c2033e811e9f21dd5994b88085">srsran::pdcch_modulator::config_t::rb_mask</a></div><div class="ttdeci">bounded_bitset&lt; MAX_RB &gt; rb_mask</div><div class="ttdoc">Indicates the RBs used for the PDCCH transmission.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:46</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a2d16c057241608af0d91647b6063afc1"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a2d16c057241608af0d91647b6063afc1">srsran::pdcch_modulator::config_t::scaling</a></div><div class="ttdeci">float scaling</div><div class="ttdoc">Scaling factor to apply to the resource elements according to PDCCH power allocation in TS 38....</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a45455bac8becdb03b2cdbbabf29737ec"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a45455bac8becdb03b2cdbbabf29737ec">srsran::pdcch_modulator::config_t::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">CORESET start symbol index.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a5c7218b554d78e255e635d10c8ade13d"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a5c7218b554d78e255e635d10c8ade13d">srsran::pdcch_modulator::config_t::n_rnti</a></div><div class="ttdeci">unsigned n_rnti</div><div class="ttdoc">Parameter  used for PDCCH data scrambling according to TS 38.211 section 7.3.2.3.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a7f1c0d01ce96b679b2a338a24a561239"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a7f1c0d01ce96b679b2a338a24a561239">srsran::pdcch_modulator::config_t::n_id</a></div><div class="ttdeci">unsigned n_id</div><div class="ttdoc">Higher layer parameter PDCCH-DMRS-ScramblingID if it is given, otherwise the physical cell identifier...</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_aad0c624b369ab815da698f83279d6050"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#aad0c624b369ab815da698f83279d6050">srsran::pdcch_modulator::config_t::precoding</a></div><div class="ttdeci">precoding_configuration precoding</div><div class="ttdoc">Precoding information for the PDCCH transmission.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:58</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_af34848d69c4fc007d7eed8e6df2dd91e"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#af34848d69c4fc007d7eed8e6df2dd91e">srsran::pdcch_modulator::config_t::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdoc">CORESET duration in symbols.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html">srsran::pdcch_processor::coreset_description</a></div><div class="ttdoc">Describes CORESET parameters.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:94</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a2d51842bae5155a45b7cb00789033983"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a2d51842bae5155a45b7cb00789033983">srsran::pdcch_processor::coreset_description::interleaver_size</a></div><div class="ttdeci">unsigned interleaver_size</div><div class="ttdoc">The CCE-to-REG interleaver size. Corresponds to parameter  in TS38.211 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:120</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a39aa11673e11a665fbb5eedc24c525a2"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a39aa11673e11a665fbb5eedc24c525a2">srsran::pdcch_processor::coreset_description::frequency_resources</a></div><div class="ttdeci">freq_resource_bitmap frequency_resources</div><div class="ttdoc">Frequency domain resources.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:108</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a59cbd96c94e2c291acfc8ae6170c5f31"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">srsran::pdcch_processor::coreset_description::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from Point A {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:98</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a7a7c1845f2653339071f36f18b804c58"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">srsran::pdcch_processor::coreset_description::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:103</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a8abb79c657a0a32771133bf8a5f73fa1"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a8abb79c657a0a32771133bf8a5f73fa1">srsran::pdcch_processor::coreset_description::reg_bundle_size</a></div><div class="ttdeci">unsigned reg_bundle_size</div><div class="ttdoc">The number of REGs in a bundle. Corresponds to parameter  in TS38.211 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:116</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a94d2af3c4ca105077943fb6d4aa8381a"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a94d2af3c4ca105077943fb6d4aa8381a">srsran::pdcch_processor::coreset_description::bwp_size_rb</a></div><div class="ttdeci">unsigned bwp_size_rb</div><div class="ttdoc">Number of contiguous PRBs allocated to the BWP {1, ..., 275}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:96</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a97f9088877f2b35d4273479f9e6e891f"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a97f9088877f2b35d4273479f9e6e891f">srsran::pdcch_processor::coreset_description::shift_index</a></div><div class="ttdeci">unsigned shift_index</div><div class="ttdoc">Shift index  in TS38.211 Section 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:127</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_ac1a61152e3e0d305128c294e6bb06a43"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">srsran::pdcch_processor::coreset_description::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Starting OFDM symbol for the CORESET.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:100</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_afe5b3ec9fc7bc23b9e62d5d8795a85fa"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">srsran::pdcch_processor::coreset_description::cce_to_reg_mapping</a></div><div class="ttdeci">cce_to_reg_mapping_type cce_to_reg_mapping</div><div class="ttdoc">CCE-to-REG mapping.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:110</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html">srsran::pdcch_processor::dci_description</a></div><div class="ttdoc">Describes a DCI transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:51</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a0f0fccc89f60cd718abd7bca42cdc463"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">srsran::pdcch_processor::dci_description::n_id_pdcch_dmrs</a></div><div class="ttdeci">unsigned n_id_pdcch_dmrs</div><div class="ttdoc">Parameter  used for DMRS scrambling as per TS38.211 Section 7.4.1.3.1 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:55</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a1f0f3a4acc51192737a82f3a6bb37ca8"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">srsran::pdcch_processor::dci_description::rnti</a></div><div class="ttdeci">unsigned rnti</div><div class="ttdoc">Parameter  as per TS38.211 section 7.3.2 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a2256d7a3547bad0e06291d8c1219f864"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a2256d7a3547bad0e06291d8c1219f864">srsran::pdcch_processor::dci_description::payload</a></div><div class="ttdeci">static_vector&lt; uint8_t, pdcch_constants::MAX_DCI_PAYLOAD_SIZE &gt; payload</div><div class="ttdoc">DCI payload as unpacked bits.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a6e3c3fd301c57f563854ce166561aa3c"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a6e3c3fd301c57f563854ce166561aa3c">srsran::pdcch_processor::dci_description::cce_index</a></div><div class="ttdeci">unsigned cce_index</div><div class="ttdoc">CCE start index used to send the DCI {0, 135}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7afe25e04b339f8782a5a452095486e1"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">srsran::pdcch_processor::dci_description::n_rnti</a></div><div class="ttdeci">unsigned n_rnti</div><div class="ttdoc">Parameter  used for PDCCH data scrambling in TS38.211 Section 7.3.2.3 {1...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7fee4fcb9a5e62b1d1f347b611704e0b"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">srsran::pdcch_processor::dci_description::aggregation_level</a></div><div class="ttdeci">unsigned aggregation_level</div><div class="ttdoc">Indicates the number of CCE used by the PDCCH transmission as per TS38.211 Section 7....</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a948a310e6e385715ac2bdd62de6a8f15"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">srsran::pdcch_processor::dci_description::dmrs_power_offset_dB</a></div><div class="ttdeci">float dmrs_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH DM-RS EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_aa1f2e74a60d6b8f3d3f1183605d17a57"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">srsran::pdcch_processor::dci_description::n_id_pdcch_data</a></div><div class="ttdeci">unsigned n_id_pdcch_data</div><div class="ttdoc">Parameter  used in data scrambling as per TS38.211 Section 7.3.2.3 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_ac51381df241a8deb9260adad8dce1414"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">srsran::pdcch_processor::dci_description::data_power_offset_dB</a></div><div class="ttdeci">float data_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH Data EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_ad69575c98879a130fdbd330f8f904029"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#ad69575c98879a130fdbd330f8f904029">srsran::pdcch_processor::dci_description::precoding</a></div><div class="ttdeci">precoding_configuration precoding</div><div class="ttdoc">Precoding configuration.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html">srsran::pdcch_processor::pdu_t</a></div><div class="ttdoc">Collects the PDCCH parameters for a transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:131</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a065bc7a6cb0e62507d204422650acb6b"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">srsran::pdcch_processor::pdu_t::slot</a></div><div class="ttdeci">slot_point slot</div><div class="ttdoc">Indicates the slot and numerology.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:135</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a2df411bae75a0f42a922869b19de54b4"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">srsran::pdcch_processor::pdu_t::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix type.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:137</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a479ca1c6b986eaed590500fcc4ad774e"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a479ca1c6b986eaed590500fcc4ad774e">srsran::pdcch_processor::pdu_t::coreset</a></div><div class="ttdeci">coreset_description coreset</div><div class="ttdoc">Provides CORESET description.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:139</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_af0cea00282822603b6fb668f8cf1e6e0"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#af0cea00282822603b6fb668f8cf1e6e0">srsran::pdcch_processor::pdu_t::dci</a></div><div class="ttdeci">dci_description dci</div><div class="ttdoc">Downlink Control Information.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:141</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_af9a75b33ec490664e71e1e7752c5a94e"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#af9a75b33ec490664e71e1e7752c5a94e">srsran::pdcch_processor::pdu_t::context</a></div><div class="ttdeci">optional&lt; pdcch_context &gt; context</div><div class="ttdoc">Context information.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:133</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__concurrent__configuration_html"><div class="ttname"><a href="../../d0/d11/structsrsran_1_1pdsch__processor__concurrent__configuration.html">srsran::pdsch_processor_concurrent_configuration</a></div><div class="ttdoc">Concurrent PDSCH processor configuration parameters.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:129</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__concurrent__configuration_html_a3e9acdae0eaedb779ca83eeb9eccd01a"><div class="ttname"><a href="../../d0/d11/structsrsran_1_1pdsch__processor__concurrent__configuration.html#a3e9acdae0eaedb779ca83eeb9eccd01a">srsran::pdsch_processor_concurrent_configuration::pdsch_codeblock_task_executor</a></div><div class="ttdeci">task_executor * pdsch_codeblock_task_executor</div><div class="ttdoc">PDSCH codeblock task executor. Set to nullptr if nof_pdsch_threads is less than 2.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:141</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__concurrent__configuration_html_a5a74b786bbdf205a8d74b952da8a6392"><div class="ttname"><a href="../../d0/d11/structsrsran_1_1pdsch__processor__concurrent__configuration.html#a5a74b786bbdf205a8d74b952da8a6392">srsran::pdsch_processor_concurrent_configuration::nof_pdsch_codeblock_threads</a></div><div class="ttdeci">unsigned nof_pdsch_codeblock_threads</div><div class="ttdoc">Number of threads for processing PDSCH codeblocks concurrently.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:135</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__concurrent__configuration_html_adfbc874c7f40b591c644aa4984a70392"><div class="ttname"><a href="../../d0/d11/structsrsran_1_1pdsch__processor__concurrent__configuration.html#adfbc874c7f40b591c644aa4984a70392">srsran::pdsch_processor_concurrent_configuration::max_nof_simultaneous_pdsch</a></div><div class="ttdeci">unsigned max_nof_simultaneous_pdsch</div><div class="ttdoc">Maximum number of simultaneous active PDSCH transmissions.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:139</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__generic__configuration_html"><div class="ttname"><a href="../../de/d05/structsrsran_1_1pdsch__processor__generic__configuration.html">srsran::pdsch_processor_generic_configuration</a></div><div class="ttdoc">Generic PDSCH processor configuration parameters.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:124</div></div>
<div class="ttc" id="astructsrsran_1_1pdsch__processor__lite__configuration_html"><div class="ttname"><a href="../../d2/d83/structsrsran_1_1pdsch__processor__lite__configuration.html">srsran::pdsch_processor_lite_configuration</a></div><div class="ttdoc">Lite PDSCH processor configuration parameters.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:145</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format0__configuration_html"><div class="ttname"><a href="../../d3/d1c/structsrsran_1_1pucch__detector_1_1format0__configuration.html">srsran::pucch_detector::format0_configuration</a></div><div class="ttdoc">Collects PUCCH Format 0 detector parameters.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:43</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html">srsran::pucch_detector::format1_configuration</a></div><div class="ttdoc">Collects PUCCH Format 1 detector parameters.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a216e97881157d4be9b7659a39bcc6b34"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a216e97881157d4be9b7659a39bcc6b34">srsran::pucch_detector::format1_configuration::beta_pucch</a></div><div class="ttdeci">float beta_pucch</div><div class="ttdoc">Amplitude scaling factor.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a2ba2e3f42f2ddaba8a2b316938ad5b11"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a2ba2e3f42f2ddaba8a2b316938ad5b11">srsran::pucch_detector::format1_configuration::initial_cyclic_shift</a></div><div class="ttdeci">unsigned initial_cyclic_shift</div><div class="ttdoc">Cyclic shift initial index {0, ..., 11}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:81</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a31bd4adbf8a3c64842d2439e0650ead7"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a31bd4adbf8a3c64842d2439e0650ead7">srsran::pucch_detector::format1_configuration::group_hopping</a></div><div class="ttdeci">pucch_group_hopping group_hopping</div><div class="ttdoc">Group hopping scheme.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a38e2dc57b4a46671d653e0595d211464"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a38e2dc57b4a46671d653e0595d211464">srsran::pucch_detector::format1_configuration::second_hop_prb</a></div><div class="ttdeci">optional&lt; unsigned &gt; second_hop_prb</div><div class="ttdoc">PRB index used for the PUCCH transmission within the BWP after frequency hopping {0,...</div><div class="ttdef"><b>Definition</b> pucch_detector.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a419b99685af8ac5e0501059f4b90344e"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a419b99685af8ac5e0501059f4b90344e">srsran::pucch_detector::format1_configuration::port</a></div><div class="ttdeci">unsigned port</div><div class="ttdoc">Antenna port the PUCCH is received at.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a48267af38fdcd44f2785501f615ce673"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a48267af38fdcd44f2785501f615ce673">srsran::pucch_detector::format1_configuration::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a4b6a2fe6ccfc5c5dd3ca27c4601a8d8a"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a4b6a2fe6ccfc5c5dd3ca27c4601a8d8a">srsran::pucch_detector::format1_configuration::time_domain_occ</a></div><div class="ttdeci">unsigned time_domain_occ</div><div class="ttdoc">Time-domain orthogonal cover code index {0, ..., 6}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:76</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a6ee361008ed68d74826690188b2864cb"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a6ee361008ed68d74826690188b2864cb">srsran::pucch_detector::format1_configuration::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of OFDM symbols allocated to the PUCCH {4, ..., 14}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a8dfdf409860db14b4f8e3a0473c0466d"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a8dfdf409860db14b4f8e3a0473c0466d">srsran::pucch_detector::format1_configuration::starting_prb</a></div><div class="ttdeci">unsigned starting_prb</div><div class="ttdoc">PRB index used for the PUCCH transmission within the BWP {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a8f83a4b77be4e0bd6fae6d1530651dfe"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a8f83a4b77be4e0bd6fae6d1530651dfe">srsran::pucch_detector::format1_configuration::nof_harq_ack</a></div><div class="ttdeci">unsigned nof_harq_ack</div><div class="ttdoc">Number of expected HARQ-ACK bits {0, 1, 2}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:93</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a938b1be9a8cf61b278deb0fe6ab02f03"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a938b1be9a8cf61b278deb0fe6ab02f03">srsran::pucch_detector::format1_configuration::slot</a></div><div class="ttdeci">slot_point slot</div><div class="ttdoc">Slot and numerology.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_a9fe26282448ed61115962298dee95a66"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#a9fe26282448ed61115962298dee95a66">srsran::pucch_detector::format1_configuration::n_id</a></div><div class="ttdeci">unsigned n_id</div><div class="ttdoc">Pseudorandom generator initialization seed {0, ..., 1023}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:89</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1format1__configuration_html_ab0de2e1a93712b328124f5863e238e58"><div class="ttname"><a href="../../d9/d21/structsrsran_1_1pucch__detector_1_1format1__configuration.html#ab0de2e1a93712b328124f5863e238e58">srsran::pucch_detector::format1_configuration::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Index of the first OFDM symbol allocated to the PUCCH {0, ..., 10}.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1pucch__detection__result_html"><div class="ttname"><a href="../../d6/da9/structsrsran_1_1pucch__detector_1_1pucch__detection__result.html">srsran::pucch_detector::pucch_detection_result</a></div><div class="ttdoc">Gathers the data obtained from detecting a PUCCH transmission.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:97</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1pucch__detection__result_html_a273cfea995786d5add573ab8063de338"><div class="ttname"><a href="../../d6/da9/structsrsran_1_1pucch__detector_1_1pucch__detection__result.html#a273cfea995786d5add573ab8063de338">srsran::pucch_detector::pucch_detection_result::uci_message</a></div><div class="ttdeci">pucch_uci_message uci_message</div><div class="ttdoc">UCI message conveyed by the PUCCH transmission.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:99</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__detector_1_1pucch__detection__result_html_a32eae04a7a010d18e17d651dff8390ac"><div class="ttname"><a href="../../d6/da9/structsrsran_1_1pucch__detector_1_1pucch__detection__result.html#a32eae04a7a010d18e17d651dff8390ac">srsran::pucch_detector::pucch_detection_result::detection_metric</a></div><div class="ttdeci">float detection_metric</div><div class="ttdoc">Detection metric normalized with respect to the detection threshold.</div><div class="ttdef"><b>Definition</b> pucch_detector.h:101</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__uci__message_1_1configuration_html"><div class="ttname"><a href="../../df/d55/structsrsran_1_1pucch__uci__message_1_1configuration.html">srsran::pucch_uci_message::configuration</a></div><div class="ttdoc">Collects the number of information bits for each of the PUCCH message fields.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:45</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__uci__message_1_1configuration_html_a53078dc34ffcd675b0d7c76de03cbd38"><div class="ttname"><a href="../../df/d55/structsrsran_1_1pucch__uci__message_1_1configuration.html#a53078dc34ffcd675b0d7c76de03cbd38">srsran::pucch_uci_message::configuration::nof_csi_part1</a></div><div class="ttdeci">unsigned nof_csi_part1</div><div class="ttdoc">Number of CSI Part 1 information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:51</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__uci__message_1_1configuration_html_a9b7f2198e60b3d83baa9161cfc8a0a8f"><div class="ttname"><a href="../../df/d55/structsrsran_1_1pucch__uci__message_1_1configuration.html#a9b7f2198e60b3d83baa9161cfc8a0a8f">srsran::pucch_uci_message::configuration::nof_csi_part2</a></div><div class="ttdeci">unsigned nof_csi_part2</div><div class="ttdoc">Number of CSI Part 2 information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__uci__message_1_1configuration_html_ab4c94ec41890456033a05b2efe32814e"><div class="ttname"><a href="../../df/d55/structsrsran_1_1pucch__uci__message_1_1configuration.html#ab4c94ec41890456033a05b2efe32814e">srsran::pucch_uci_message::configuration::nof_sr</a></div><div class="ttdeci">unsigned nof_sr</div><div class="ttdoc">Number of Scheduling Request (SR) information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:47</div></div>
<div class="ttc" id="astructsrsran_1_1pucch__uci__message_1_1configuration_html_ac39cf2ddd90c3356ff46c46ce99879d6"><div class="ttname"><a href="../../df/d55/structsrsran_1_1pucch__uci__message_1_1configuration.html#ac39cf2ddd90c3356ff46c46ce99879d6">srsran::pucch_uci_message::configuration::nof_harq_ack</a></div><div class="ttdeci">unsigned nof_harq_ack</div><div class="ttdoc">Number of HARQ-ACK information bits.</div><div class="ttdef"><b>Definition</b> pucch_uci_message.h:49</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html">srsran::rx_buffer_pool_config</a></div><div class="ttdoc">buffer pool configuration.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:90</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html_a037bdf3e72e8a2fcdfaf42492bfc245c"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html#a037bdf3e72e8a2fcdfaf42492bfc245c">srsran::rx_buffer_pool_config::nof_codeblocks</a></div><div class="ttdeci">unsigned nof_codeblocks</div><div class="ttdoc">Number of codeblocks available in the pool for all the buffers.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:98</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html_a2f31c12b6638828cd9f6329af6f9e63a"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html#a2f31c12b6638828cd9f6329af6f9e63a">srsran::rx_buffer_pool_config::max_codeblock_size</a></div><div class="ttdeci">unsigned max_codeblock_size</div><div class="ttdoc">Maximum codeblock size.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:94</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html_a9b345234f1341198f7dd7fd26a9cc1f9"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html#a9b345234f1341198f7dd7fd26a9cc1f9">srsran::rx_buffer_pool_config::expire_timeout_slots</a></div><div class="ttdeci">unsigned expire_timeout_slots</div><div class="ttdoc">buffer lifetime as a number of slots.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:100</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html_ab3b65ab37eb08e0048e80d8411b28185"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html#ab3b65ab37eb08e0048e80d8411b28185">srsran::rx_buffer_pool_config::nof_buffers</a></div><div class="ttdeci">unsigned nof_buffers</div><div class="ttdoc">Number of buffers available in the pool.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:96</div></div>
<div class="ttc" id="astructsrsran_1_1rx__buffer__pool__config_html_af66112976db56f59bd3cbaa32e97a79c"><div class="ttname"><a href="../../d0/d2b/structsrsran_1_1rx__buffer__pool__config.html#af66112976db56f59bd3cbaa32e97a79c">srsran::rx_buffer_pool_config::external_soft_bits</a></div><div class="ttdeci">bool external_soft_bits</div><div class="ttdoc">Set to true to indicate that soft bits are not stored in the buffer.</div><div class="ttdef"><b>Definition</b> rx_buffer_pool.h:102</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html">srsran::segmenter_config</a></div><div class="ttdoc">Gathers all segmentation configuration parameters.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:146</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_a07cb0f854c348847ba94e20f2a55063e"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#a07cb0f854c348847ba94e20f2a55063e">srsran::segmenter_config::base_graph</a></div><div class="ttdeci">ldpc_base_graph_type base_graph</div><div class="ttdoc">Code base graph.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:148</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_a368bfda32bf9a15edfbfb1445c13bcdf"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#a368bfda32bf9a15edfbfb1445c13bcdf">srsran::segmenter_config::mod</a></div><div class="ttdeci">modulation_scheme mod</div><div class="ttdoc">Modulation scheme.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:152</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_a8c5b77d22a4b2d17e2977ffad868b20b"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#a8c5b77d22a4b2d17e2977ffad868b20b">srsran::segmenter_config::nof_ch_symbols</a></div><div class="ttdeci">unsigned nof_ch_symbols</div><div class="ttdoc">Number of channel symbols (i.e., REs) the transport block is mapped to.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:159</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_aa9e1f2dd515806ba4400666a66081e2d"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#aa9e1f2dd515806ba4400666a66081e2d">srsran::segmenter_config::Nref</a></div><div class="ttdeci">unsigned Nref</div><div class="ttdoc">Limited buffer rate matching length in bits, as per TS38.212 Section 5.4.2.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:155</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_abee99babfc1bda958ddfd12ae646cb03"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#abee99babfc1bda958ddfd12ae646cb03">srsran::segmenter_config::nof_layers</a></div><div class="ttdeci">unsigned nof_layers</div><div class="ttdoc">Number of transmission layers the transport block is mapped onto.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:157</div></div>
<div class="ttc" id="astructsrsran_1_1segmenter__config_html_adbd7166842b20a68684d78ab05f4750d"><div class="ttname"><a href="../../d2/d94/structsrsran_1_1segmenter__config.html#adbd7166842b20a68684d78ab05f4750d">srsran::segmenter_config::rv</a></div><div class="ttdeci">unsigned rv</div><div class="ttdoc">Redundancy version, values in {0, 1, 2, 3}.</div><div class="ttdef"><b>Definition</b> codeblock_metadata.h:150</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__config_html"><div class="ttname"><a href="../../d0/dc4/structsrsran_1_1uplink__processor__config.html">srsran::uplink_processor_config</a></div><div class="ttdoc">Configuration parameters for uplink processors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:41</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__config_html_ab73b96b49d0514b1ec083e9a595cb76f"><div class="ttname"><a href="../../d0/dc4/structsrsran_1_1uplink__processor__config.html#ab73b96b49d0514b1ec083e9a595cb76f">srsran::uplink_processor_config::sector_id</a></div><div class="ttdeci">unsigned sector_id</div><div class="ttdoc">Base station sector identifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:43</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors_html"><div class="ttname"><a href="../../d2/d09/structsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors.html">srsran::uplink_processor_pool_config::sector_ul_processors</a></div><div class="ttdoc">Uplink processors for a given sector and numerology.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:77</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors_html_a0b5990dd998b25a88492f91cbd449567"><div class="ttname"><a href="../../d2/d09/structsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors.html#a0b5990dd998b25a88492f91cbd449567">srsran::uplink_processor_pool_config::sector_ul_processors::procs</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; uplink_processor &gt; &gt; procs</div><div class="ttdoc">Pointers to the actual uplink processors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:83</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors_html_a474d25a95776286732ec4161664867fe"><div class="ttname"><a href="../../d2/d09/structsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors.html#a474d25a95776286732ec4161664867fe">srsran::uplink_processor_pool_config::sector_ul_processors::scs</a></div><div class="ttdeci">subcarrier_spacing scs</div><div class="ttdoc">Subcarrier spacing.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:81</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors_html_a9253c7297a2f3d4eb7d3283c52cfaa50"><div class="ttname"><a href="../../d2/d09/structsrsran_1_1uplink__processor__pool__config_1_1sector__ul__processors.html#a9253c7297a2f3d4eb7d3283c52cfaa50">srsran::uplink_processor_pool_config::sector_ul_processors::sector</a></div><div class="ttdeci">unsigned sector</div><div class="ttdoc">Base station sector identifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:79</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_html"><div class="ttname"><a href="../../de/d0e/structsrsran_1_1uplink__processor__pool__config.html">srsran::uplink_processor_pool_config</a></div><div class="ttdoc">Describes all uplink processors in a pool.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:75</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_html_a35fb7ad2736630356949b05b9b9d1e26"><div class="ttname"><a href="../../de/d0e/structsrsran_1_1uplink__processor__pool__config.html#a35fb7ad2736630356949b05b9b9d1e26">srsran::uplink_processor_pool_config::num_sectors</a></div><div class="ttdeci">unsigned num_sectors</div><div class="ttdoc">Number of radio sectors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:89</div></div>
<div class="ttc" id="astructsrsran_1_1uplink__processor__pool__config_html_a3be80ca3b5791345810e1e4de4b4a9f9"><div class="ttname"><a href="../../de/d0e/structsrsran_1_1uplink__processor__pool__config.html#a3be80ca3b5791345810e1e4de4b4a9f9">srsran::uplink_processor_pool_config::ul_processors</a></div><div class="ttdeci">std::vector&lt; sector_ul_processors &gt; ul_processors</div><div class="ttdoc">Collection of all uplink processors, organized by radio sector and numerology.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:87</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html">srsran::upper_phy_config</a></div><div class="ttdoc">Upper PHY configuration parameters used to create a new upper PHY object.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:220</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a0d108d0caaa3ef8adc0f9909e3064846"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a0d108d0caaa3ef8adc0f9909e3064846">srsran::upper_phy_config::nof_prach_buffer</a></div><div class="ttdeci">unsigned nof_prach_buffer</div><div class="ttdoc">Number of PRACH buffer.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:280</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a21912b1bf77e65bea6c081dd83c69d98"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a21912b1bf77e65bea6c081dd83c69d98">srsran::upper_phy_config::rx_symbol_request_notifier</a></div><div class="ttdeci">upper_phy_rx_symbol_request_notifier * rx_symbol_request_notifier</div><div class="ttdoc">Received symbol request notifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:318</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a25c6d643c6c8cf9e47209d6ed4a76535"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a25c6d643c6c8cf9e47209d6ed4a76535">srsran::upper_phy_config::dl_executors</a></div><div class="ttdeci">span&lt; task_executor * &gt; dl_executors</div><div class="ttdoc">Downlink task executors.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:308</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a27a376183de5a9baa8d7be7554a8c66a"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a27a376183de5a9baa8d7be7554a8c66a">srsran::upper_phy_config::prach_executor</a></div><div class="ttdeci">task_executor * prach_executor</div><div class="ttdoc">PRACH task executor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:316</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a31cbffec4f87a9429d00105fd704c49a"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a31cbffec4f87a9429d00105fd704c49a">srsran::upper_phy_config::rx_symbol_printer_filename</a></div><div class="ttdeci">std::string rx_symbol_printer_filename</div><div class="ttdoc">Receive symbol printer. Leave empty to disable.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:232</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a39d1285a8cc79f401fa85adaf307962d"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a39d1285a8cc79f401fa85adaf307962d">srsran::upper_phy_config::nof_dl_processors</a></div><div class="ttdeci">unsigned nof_dl_processors</div><div class="ttdoc">Maximum number of concurrent downlink processes.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:288</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a3ade265a0c893c2f94777d8700f2949d"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a3ade265a0c893c2f94777d8700f2949d">srsran::upper_phy_config::max_nof_fd_prach_occasions</a></div><div class="ttdeci">unsigned max_nof_fd_prach_occasions</div><div class="ttdoc">Maximum number of frequency-domain occasions.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:284</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a4d3fe6dbdebf83788099f11ae7736fa2"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a4d3fe6dbdebf83788099f11ae7736fa2">srsran::upper_phy_config::max_pusch_concurrency</a></div><div class="ttdeci">unsigned max_pusch_concurrency</div><div class="ttdoc">Maximum asynchronous PUSCH processing concurrency for each UL processor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:292</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a51482d36d7c62417d009b6bfda3d3628"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a51482d36d7c62417d009b6bfda3d3628">srsran::upper_phy_config::crc_calculator_type</a></div><div class="ttdeci">std::string crc_calculator_type</div><div class="ttdoc">CRC calculator type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:261</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a550df25de75fcfdb0bcfb0d2324b8a6b"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a550df25de75fcfdb0bcfb0d2324b8a6b">srsran::upper_phy_config::pusch_executor</a></div><div class="ttdeci">task_executor * pusch_executor</div><div class="ttdoc">PUSCH task executor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:312</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a5c8c6d300752edbb8465f1c5524ad272"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a5c8c6d300752edbb8465f1c5524ad272">srsran::upper_phy_config::logger_max_hex_size</a></div><div class="ttdeci">unsigned logger_max_hex_size</div><div class="ttdoc">Logger maximum hexadecimal dump size. Set to zero for none.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:228</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a5cd1809ff8c9e934cd84152c34ba20e9"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a5cd1809ff8c9e934cd84152c34ba20e9">srsran::upper_phy_config::ldpc_decoder_type</a></div><div class="ttdeci">std::string ldpc_decoder_type</div><div class="ttdoc">LDPC decoder type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:245</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a5cd6ed78f2c0ed2a4c226990d1f7a85c"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a5cd6ed78f2c0ed2a4c226990d1f7a85c">srsran::upper_phy_config::nof_tx_ports</a></div><div class="ttdeci">unsigned nof_tx_ports</div><div class="ttdoc">Number of transmit antenna ports.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:269</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a5f91158c8a60b674d8491d1a1c89c063"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a5f91158c8a60b674d8491d1a1c89c063">srsran::upper_phy_config::ldpc_decoder_early_stop</a></div><div class="ttdeci">bool ldpc_decoder_early_stop</div><div class="ttdoc">Set to true to enable the LDPC decoder early stop.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:265</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a64fe147923fba333c9026b68d2f849c7"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a64fe147923fba333c9026b68d2f849c7">srsran::upper_phy_config::is_prach_long_format</a></div><div class="ttdeci">bool is_prach_long_format</div><div class="ttdoc">Set to true if the PRACH preamble is long.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:286</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a6b4c900646b72986a0e35c91481583db"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a6b4c900646b72986a0e35c91481583db">srsran::upper_phy_config::max_nof_td_prach_occasions</a></div><div class="ttdeci">unsigned max_nof_td_prach_occasions</div><div class="ttdoc">Maximum number of time-domain occasions.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:282</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a7bcb0ac6ba4c14b580c5c6cce11cc11e"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a7bcb0ac6ba4c14b580c5c6cce11cc11e">srsran::upper_phy_config::rg_gateway</a></div><div class="ttdeci">upper_phy_rg_gateway * rg_gateway</div><div class="ttdoc">Upper PHY resource grid gateway.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:306</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a819195a8f696acf0aca779646535539d"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a819195a8f696acf0aca779646535539d">srsran::upper_phy_config::pusch_sinr_calc_method</a></div><div class="ttdeci">channel_state_information::sinr_type pusch_sinr_calc_method</div><div class="ttdoc">Selects the PUSCH SINR calculation method used for choosing the modulation and coding scheme.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:230</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a8825f3dd42c6f03bfd80887e181b3936"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a8825f3dd42c6f03bfd80887e181b3936">srsran::upper_phy_config::dl_rg_expire_timeout_slots</a></div><div class="ttdeci">unsigned dl_rg_expire_timeout_slots</div><div class="ttdoc">Downlink resource grid timeout expiration in number of slots.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:276</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a91e5d3a36dbe8f93236cf2ffa5b0b1cf"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a91e5d3a36dbe8f93236cf2ffa5b0b1cf">srsran::upper_phy_config::nof_ul_rg</a></div><div class="ttdeci">unsigned nof_ul_rg</div><div class="ttdoc">Number of uplink resource grids. They are reused after nof_ul_rg slots.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:278</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a9b90dbb41854d9b6ed4d61835ea153d3"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a9b90dbb41854d9b6ed4d61835ea153d3">srsran::upper_phy_config::nof_dl_rg</a></div><div class="ttdeci">unsigned nof_dl_rg</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:274</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a9eb6b2c003034aa0711ed5a72f14539b"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a9eb6b2c003034aa0711ed5a72f14539b">srsran::upper_phy_config::rx_buffer_config</a></div><div class="ttdeci">rx_buffer_pool_config rx_buffer_config</div><div class="ttdoc">Receive buffer pool configuration.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:304</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_a9f99abf71d55b9599ce6bd7da0c5de32"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#a9f99abf71d55b9599ce6bd7da0c5de32">srsran::upper_phy_config::log_level</a></div><div class="ttdeci">srslog::basic_levels log_level</div><div class="ttdoc">Logging level.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:224</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_aba3210fbdd3c15aa327ea74581f335e1"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#aba3210fbdd3c15aa327ea74581f335e1">srsran::upper_phy_config::rx_symbol_printer_prach</a></div><div class="ttdeci">bool rx_symbol_printer_prach</div><div class="ttdoc">Boolean flag for dumping PRACH symbols when set to true.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:236</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ac3e50a265ecfdc65d0b06a4a6ef94350"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ac3e50a265ecfdc65d0b06a4a6ef94350">srsran::upper_phy_config::nof_rx_ports</a></div><div class="ttdeci">unsigned nof_rx_ports</div><div class="ttdoc">Number of receive antenna ports.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:271</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ac6fb60ca460e7ebcb98f92640070f87b"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ac6fb60ca460e7ebcb98f92640070f87b">srsran::upper_phy_config::nof_slots_request_headroom</a></div><div class="ttdeci">unsigned nof_slots_request_headroom</div><div class="ttdoc">Request headroom size in slots.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:300</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_aca6b5203ee76922cca93208b4b077f17"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#aca6b5203ee76922cca93208b4b077f17">srsran::upper_phy_config::rx_symbol_printer_port</a></div><div class="ttdeci">optional&lt; unsigned &gt; rx_symbol_printer_port</div><div class="ttdoc">Receive port the UL symbols are dumped from. Leave emtpy for all ports.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:234</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ad6ac5e5d760465fa4c81eac073301911"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ad6ac5e5d760465fa4c81eac073301911">srsran::upper_phy_config::dl_bw_rb</a></div><div class="ttdeci">unsigned dl_bw_rb</div><div class="ttdoc">Number of RBs for downlink.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:296</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ad79e7ee7b571e3ed1ed5d1b857c18571"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ad79e7ee7b571e3ed1ed5d1b857c18571">srsran::upper_phy_config::active_scs</a></div><div class="ttdeci">std::array&lt; bool, to_numerology_value(subcarrier_spacing::invalid)&gt; active_scs</div><div class="ttdoc">List of active subcarrier spacing, indexed by numerology.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:302</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ada840bebccad05804c986fb6d08c32ce"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ada840bebccad05804c986fb6d08c32ce">srsran::upper_phy_config::ldpc_decoder_iterations</a></div><div class="ttdeci">unsigned ldpc_decoder_iterations</div><div class="ttdoc">Number of LDPC decoder iterations.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:263</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_adf919f7702edd4e77cf6b6862dc0ecf1"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#adf919f7702edd4e77cf6b6862dc0ecf1">srsran::upper_phy_config::pucch_executor</a></div><div class="ttdeci">task_executor * pucch_executor</div><div class="ttdoc">PUCCH task executor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:310</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ae24d6c1979635edcc1a15f8ff661072e"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ae24d6c1979635edcc1a15f8ff661072e">srsran::upper_phy_config::ldpc_rate_dematcher_type</a></div><div class="ttdeci">std::string ldpc_rate_dematcher_type</div><div class="ttdoc">LDPC rate dematcher type.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:254</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ae3c005600ac373210ed35857e6a73445"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ae3c005600ac373210ed35857e6a73445">srsran::upper_phy_config::nof_pusch_decoder_threads</a></div><div class="ttdeci">unsigned nof_pusch_decoder_threads</div><div class="ttdoc">Number of threads that simultaneously use a PUSCH decoder.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:294</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_ae54f876485f2ffe52e08ca62eef49a61"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#ae54f876485f2ffe52e08ca62eef49a61">srsran::upper_phy_config::ul_bw_rb</a></div><div class="ttdeci">unsigned ul_bw_rb</div><div class="ttdoc">Number of RBs for uplink.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:298</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_aec130538b76b0dd14ff3cb979dce0f87"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#aec130538b76b0dd14ff3cb979dce0f87">srsran::upper_phy_config::sector_id</a></div><div class="ttdeci">unsigned sector_id</div><div class="ttdoc">Radio sector identifier.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:267</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_aef4b6172fd856a5de01d22d057669287"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#aef4b6172fd856a5de01d22d057669287">srsran::upper_phy_config::enable_logging_broadcast</a></div><div class="ttdeci">bool enable_logging_broadcast</div><div class="ttdoc">Enable logging broadcast channels such as SSB, PDSCH and PDCCH channels with broadcast RNTIs.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:226</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_af631fe69251ec00bf2edffa9c5606dca"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#af631fe69251ec00bf2edffa9c5606dca">srsran::upper_phy_config::max_ul_thread_concurrency</a></div><div class="ttdeci">unsigned max_ul_thread_concurrency</div><div class="ttdoc">Maximum uplink processor thread concurrency.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:290</div></div>
<div class="ttc" id="astructsrsran_1_1upper__phy__config_html_af90e39f4f985914ee817e12e965520be"><div class="ttname"><a href="../../d2/db9/structsrsran_1_1upper__phy__config.html#af90e39f4f985914ee817e12e965520be">srsran::upper_phy_config::pusch_decoder_executor</a></div><div class="ttdeci">task_executor * pusch_decoder_executor</div><div class="ttdoc">PUSCH decoder task executor.</div><div class="ttdef"><b>Definition</b> upper_phy_factories.h:314</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
