--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X85Y124.A   SLICE_X85Y124.A3 !
 ! apath/InstrCounter_addsub0000<0>  ICE_X96Y128.AMUX  SLICE_X96Y128.A5 !
 ! apath/InstrCounter_addsub0000<1>  ICE_X96Y128.BMUX  SLICE_X96Y128.B5 !
 ! apath/InstrCounter_addsub0000<2>  ICE_X96Y128.CMUX  SLICE_X96Y128.C1 !
 ! apath/InstrCounter_addsub0000<3>  ICE_X96Y128.DMUX  SLICE_X96Y128.D3 !
 ! apath/InstrCounter_addsub0000<4>  ICE_X96Y129.AMUX  SLICE_X96Y129.A5 !
 ! apath/InstrCounter_addsub0000<5>  ICE_X96Y129.BMUX  SLICE_X96Y129.B1 !
 ! apath/InstrCounter_addsub0000<6>  ICE_X96Y129.CMUX  SLICE_X96Y129.C5 !
 ! apath/InstrCounter_addsub0000<7>  ICE_X96Y129.DMUX  SLICE_X96Y129.D5 !
 ! apath/InstrCounter_addsub0000<8>  ICE_X96Y130.AMUX  SLICE_X96Y130.A5 !
 ! apath/InstrCounter_addsub0000<9>  ICE_X96Y130.BMUX  SLICE_X96Y130.B5 !
 ! path/InstrCounter_addsub0000<10>  ICE_X96Y130.CMUX  SLICE_X96Y130.C1 !
 ! path/InstrCounter_addsub0000<11>  ICE_X96Y130.DMUX  SLICE_X96Y130.D5 !
 ! path/InstrCounter_addsub0000<12>  ICE_X96Y131.AMUX  SLICE_X96Y131.A5 !
 ! path/InstrCounter_addsub0000<13>  ICE_X96Y131.BMUX  SLICE_X96Y131.B5 !
 ! path/InstrCounter_addsub0000<14>  ICE_X96Y131.CMUX  SLICE_X96Y131.C1 !
 ! path/InstrCounter_addsub0000<15>  ICE_X96Y131.DMUX  SLICE_X96Y131.D5 !
 ! path/InstrCounter_addsub0000<16>  ICE_X96Y132.AMUX  SLICE_X96Y132.A5 !
 ! path/InstrCounter_addsub0000<17>  ICE_X96Y132.BMUX  SLICE_X96Y132.B5 !
 ! path/InstrCounter_addsub0000<18>  ICE_X96Y132.CMUX  SLICE_X96Y132.C5 !
 ! path/InstrCounter_addsub0000<19>  ICE_X96Y132.DMUX  SLICE_X96Y132.D5 !
 ! path/InstrCounter_addsub0000<20>  ICE_X96Y133.AMUX  SLICE_X96Y133.A5 !
 ! path/InstrCounter_addsub0000<21>  ICE_X96Y133.BMUX  SLICE_X96Y133.B5 !
 ! path/InstrCounter_addsub0000<22>  ICE_X96Y133.CMUX  SLICE_X96Y133.C1 !
 ! path/InstrCounter_addsub0000<23>  ICE_X96Y133.DMUX  SLICE_X96Y133.D5 !
 ! path/InstrCounter_addsub0000<24>  ICE_X96Y134.AMUX  SLICE_X96Y134.A5 !
 ! path/InstrCounter_addsub0000<25>  ICE_X96Y134.BMUX  SLICE_X96Y134.B5 !
 ! path/InstrCounter_addsub0000<26>  ICE_X96Y134.CMUX  SLICE_X96Y134.C1 !
 ! path/InstrCounter_addsub0000<27>  ICE_X96Y134.DMUX  SLICE_X96Y134.D5 !
 ! path/InstrCounter_addsub0000<28>  ICE_X96Y135.AMUX  SLICE_X96Y135.A5 !
 ! path/InstrCounter_addsub0000<29>  ICE_X96Y135.BMUX  SLICE_X96Y135.B5 !
 ! path/InstrCounter_addsub0000<30>  ICE_X96Y135.CMUX  SLICE_X96Y135.C5 !
 ! path/InstrCounter_addsub0000<31>  ICE_X96Y135.DMUX  SLICE_X96Y135.D3 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.886ns.
--------------------------------------------------------------------------------
Slack:                  -0.286ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.886ns delay exceeds   0.600ns timing constraint by 0.286ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.886  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.690ns.
--------------------------------------------------------------------------------
Slack:                  -0.090ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.690ns delay exceeds   0.600ns timing constraint by 0.09ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.690  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.993  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.993  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.991ns.
--------------------------------------------------------------------------------
Slack:                  -0.141ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Error:      0.991ns delay exceeds   0.850ns timing constraint by 0.141ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.991  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.835  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.047ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      3.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.886   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        3.047ns (2.161ns logic, 0.886ns route)
                                                         (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.690   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (2.161ns logic, 0.690ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.635   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.276ns logic, 0.635ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.815   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        3.091ns (2.276ns logic, 0.815ns route)
                                                         (73.6% logic, 26.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.086ns.
 Maximum delay is   2.067ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        1.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (1.098ns logic, 1.007ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        1.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.074ns logic, 1.007ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        1.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (1.098ns logic, 1.007ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        1.007   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.074ns logic, 1.007ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.098ns logic, 0.968ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (1.074ns logic, 0.968ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.098ns logic, 0.968ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (1.074ns logic, 0.968ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.922   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.098ns logic, 0.922ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.922   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (1.074ns logic, 0.922ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y92.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y92.CE1     net (fanout=8)        0.833   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y92.CLK     Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.098ns logic, 0.833ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y92.CE1     net (fanout=8)        0.833   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y92.CLKB    Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.074ns logic, 0.833ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.098ns logic, 0.855ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (1.074ns logic, 0.855ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (1.098ns logic, 0.790ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.074ns logic, 0.790ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (1.098ns logic, 0.790ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.074ns logic, 0.790ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.737ns logic, 0.212ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.763ns logic, 0.212ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.737ns logic, 0.350ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.763ns logic, 0.350ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.737ns logic, 0.333ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.763ns logic, 0.333ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.737ns logic, 0.345ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.763ns logic, 0.345ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.324 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        0.340   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y278.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.737ns logic, 0.340ns route)
                                                       (68.4% logic, 31.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.324 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        0.340   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y278.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.763ns logic, 0.340ns route)
                                                       (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y84.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.030ns (0.311 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y84.CE1     net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y84.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y84.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.030ns (0.311 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y84.CE1     net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y84.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y85.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.030ns (0.311 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y85.CE1     net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y85.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y85.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.030ns (0.311 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y85.CE1     net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y85.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7893859595678054400 paths analyzed, 8179 endpoints analyzed, 1544 failing endpoints
 1544 timing errors detected. (1544 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 100.890ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_15_30 (SLICE_X103Y124.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.153ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.035ns (3.626 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y124.CX    net (fanout=31)       0.983   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_30
    -------------------------------------------------  ---------------------------
    Total                                     50.153ns (19.381ns logic, 30.772ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.059ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.035ns (3.626 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y124.CX    net (fanout=31)       0.983   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_30
    -------------------------------------------------  ---------------------------
    Total                                     50.059ns (19.381ns logic, 30.678ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_15_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.036ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.035ns (3.626 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_15_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y124.CX    net (fanout=31)       0.983   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_15_31
                                                       CPU/the_datapath/the_regfile/the_registers_15_30
    -------------------------------------------------  ---------------------------
    Total                                     50.036ns (19.287ns logic, 30.749ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_6_30 (SLICE_X103Y128.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.130ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (3.607 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y128.CX    net (fanout=31)       0.960   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y128.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_30
    -------------------------------------------------  ---------------------------
    Total                                     50.130ns (19.381ns logic, 30.749ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.036ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (3.607 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y128.CX    net (fanout=31)       0.960   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y128.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_30
    -------------------------------------------------  ---------------------------
    Total                                     50.036ns (19.381ns logic, 30.655ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.013ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.054ns (3.607 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y128.CX    net (fanout=31)       0.960   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y128.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_30
    -------------------------------------------------  ---------------------------
    Total                                     50.013ns (19.287ns logic, 30.726ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_7_30 (SLICE_X103Y126.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.137ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (3.618 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y126.CX    net (fanout=31)       0.967   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y126.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_30
    -------------------------------------------------  ---------------------------
    Total                                     50.137ns (19.381ns logic, 30.756ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.043ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (3.618 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y126.CX    net (fanout=31)       0.967   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y126.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_30
    -------------------------------------------------  ---------------------------
    Total                                     50.043ns (19.381ns logic, 30.662ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.020ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (3.618 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y126.CX    net (fanout=31)       0.967   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y126.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_30
    -------------------------------------------------  ---------------------------
    Total                                     50.020ns (19.287ns logic, 30.733ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_14_30 (SLICE_X103Y125.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.140ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y125.CX    net (fanout=31)       0.970   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_30
    -------------------------------------------------  ---------------------------
    Total                                     50.140ns (19.381ns logic, 30.759ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.046ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y125.CX    net (fanout=31)       0.970   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_30
    -------------------------------------------------  ---------------------------
    Total                                     50.046ns (19.381ns logic, 30.665ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.023ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y125.CX    net (fanout=31)       0.970   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_30
    -------------------------------------------------  ---------------------------
    Total                                     50.023ns (19.287ns logic, 30.736ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_30 (SLICE_X102Y124.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.161ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (3.651 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y124.CX    net (fanout=31)       0.991   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_30
    -------------------------------------------------  ---------------------------
    Total                                     50.161ns (19.381ns logic, 30.780ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.067ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (3.651 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y124.CX    net (fanout=31)       0.991   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_30
    -------------------------------------------------  ---------------------------
    Total                                     50.067ns (19.381ns logic, 30.686ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.044ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (3.651 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y124.CX    net (fanout=31)       0.991   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y124.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_30
    -------------------------------------------------  ---------------------------
    Total                                     50.044ns (19.287ns logic, 30.757ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_5_30 (SLICE_X103Y127.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.123ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y127.CX    net (fanout=31)       0.953   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_30
    -------------------------------------------------  ---------------------------
    Total                                     50.123ns (19.381ns logic, 30.742ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.029ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y127.CX    net (fanout=31)       0.953   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_30
    -------------------------------------------------  ---------------------------
    Total                                     50.029ns (19.381ns logic, 30.648ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.006ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X103Y127.CX    net (fanout=31)       0.953   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X103Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_30
    -------------------------------------------------  ---------------------------
    Total                                     50.006ns (19.287ns logic, 30.719ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_13_30 (SLICE_X102Y125.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.148ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.013ns (3.648 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y125.CX    net (fanout=31)       0.978   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_30
    -------------------------------------------------  ---------------------------
    Total                                     50.148ns (19.381ns logic, 30.767ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.054ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.013ns (3.648 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y125.CX    net (fanout=31)       0.978   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_30
    -------------------------------------------------  ---------------------------
    Total                                     50.054ns (19.381ns logic, 30.673ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.031ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.013ns (3.648 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X102Y125.CX    net (fanout=31)       0.978   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X102Y125.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_30
    -------------------------------------------------  ---------------------------
    Total                                     50.031ns (19.287ns logic, 30.744ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_29_30 (SLICE_X99Y122.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.097ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.063ns (3.598 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X99Y122.CX     net (fanout=31)       0.927   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X99Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_30
    -------------------------------------------------  ---------------------------
    Total                                     50.097ns (19.381ns logic, 30.716ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.003ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.063ns (3.598 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X99Y122.CX     net (fanout=31)       0.927   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X99Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_30
    -------------------------------------------------  ---------------------------
    Total                                     50.003ns (19.381ns logic, 30.622ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      49.980ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.063ns (3.598 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X99Y122.CX     net (fanout=31)       0.927   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X99Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_30
    -------------------------------------------------  ---------------------------
    Total                                     49.980ns (19.287ns logic, 30.693ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_25_30 (SLICE_X98Y122.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.105ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X98Y122.CX     net (fanout=31)       0.935   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X98Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_30
    -------------------------------------------------  ---------------------------
    Total                                     50.105ns (19.381ns logic, 30.724ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.011ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X98Y122.CX     net (fanout=31)       0.935   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X98Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_30
    -------------------------------------------------  ---------------------------
    Total                                     50.011ns (19.381ns logic, 30.630ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_25_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      49.988ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.038ns (3.623 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_25_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X98Y122.CX     net (fanout=31)       0.935   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X98Y122.CLK    Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/the_regfile/the_registers_25_30
    -------------------------------------------------  ---------------------------
    Total                                     49.988ns (19.287ns logic, 30.701ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_2_30 (SLICE_X101Y127.CX), 63537031757693424 paths
--------------------------------------------------------------------------------
Slack (setup path):     -40.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      50.054ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X90Y120.A5     net (fanout=80)       0.880   CPU/ALU_Sel_B<0>
    SLICE_X90Y120.A      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh104
                                                       CPU/the_datapath/ALU_SrcB_Reg<7>1
    SLICE_X89Y122.B2     net (fanout=13)       1.235   CPU/the_datapath/ALU_SrcB_Reg<7>
    SLICE_X89Y122.B      Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000027
                                                       CPU/the_datapath/the_ALU/Sh1031
    SLICE_X85Y127.B2     net (fanout=5)        1.487   CPU/the_datapath/the_ALU/Sh103
    SLICE_X85Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh52
                                                       CPU/the_datapath/the_ALU/Sh1431
    SLICE_X83Y125.B1     net (fanout=2)        1.186   CPU/the_datapath/the_ALU/Sh143
    SLICE_X83Y125.B      Tilo                  0.094   N790
                                                       CPU/the_datapath/the_ALU/O<15>191_SW0
    SLICE_X81Y125.C6     net (fanout=1)        0.448   N1097
    SLICE_X81Y125.C      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<15>
                                                       CPU/the_datapath/the_ALU/O<15>203
    SLICE_X82Y127.A2     net (fanout=4)        1.126   CPU/Address<15>
    SLICE_X82Y127.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<0>
                                                       CPU/the_controller/CTreset122
    SLICE_X97Y128.B3     net (fanout=2)        1.061   CPU/the_controller/CTreset122
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X101Y127.CX    net (fanout=31)       0.884   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X101Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_30
    -------------------------------------------------  ---------------------------
    Total                                     50.054ns (19.381ns logic, 30.673ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      49.960ns (Levels of Logic = 50)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X91Y127.B6     net (fanout=80)       0.923   CPU/ALU_Sel_B<0>
    SLICE_X91Y127.B      Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<30>
                                                       CPU/the_datapath/ALU_SrcB_Reg<30>1
    SLICE_X87Y127.B2     net (fanout=11)       0.932   CPU/the_datapath/ALU_SrcB_Reg<30>
    SLICE_X87Y127.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh57
                                                       CPU/the_datapath/the_ALU/Sh301
    SLICE_X95Y125.A4     net (fanout=5)        1.089   CPU/the_datapath/the_ALU/Sh30
    SLICE_X95Y125.A      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X95Y125.B5     net (fanout=3)        0.558   CPU/the_datapath/the_ALU/Sh54
    SLICE_X95Y125.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B5     net (fanout=1)        1.014   CPU/the_datapath/the_ALU/O<22>114
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X101Y127.CX    net (fanout=31)       0.884   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X101Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_30
    -------------------------------------------------  ---------------------------
    Total                                     49.960ns (19.381ns logic, 30.579ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -40.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      49.937ns (Levels of Logic = 49)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.048ns (3.613 - 3.661)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B6      net (fanout=22)       0.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y98.B       Tilo                  0.094   N0
                                                       _or00001_1
    SLICE_X90Y121.C3     net (fanout=12)       1.631   _or00001
    SLICE_X90Y121.C      Tilo                  0.094   CPU/ALU_Sel_A<1>
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X92Y123.B1     net (fanout=32)       1.384   CPU/the_controller/N53
    SLICE_X92Y123.B      Tilo                  0.094   CPU/the_datapath/the_ALU/Sh111
                                                       CPU/the_controller/AluSelB<0>
    SLICE_X83Y128.A1     net (fanout=80)       1.676   CPU/ALU_Sel_B<0>
    SLICE_X83Y128.A      Tilo                  0.094   N678
                                                       CPU/the_datapath/the_ALU/O<23>86_SW0_SW0
    SLICE_X89Y126.A2     net (fanout=3)        1.090   N1283
    SLICE_X89Y126.A      Tilo                  0.094   CPU/the_datapath/the_ALU/O<27>126
                                                       CPU/the_datapath/the_ALU/O<22>86_SW0
    SLICE_X83Y130.A2     net (fanout=1)        1.107   N1223
    SLICE_X83Y130.A      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B3     net (fanout=1)        0.714   CPU/the_datapath/the_ALU/O<22>86
    SLICE_X83Y130.B      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<23>
                                                       CPU/the_datapath/the_ALU/O<22>177
    SLICE_X83Y124.D2     net (fanout=4)        1.135   CPU/Address<22>
    SLICE_X83Y124.D      Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<11>
                                                       CPU/the_controller/CTreset1207
    SLICE_X97Y128.B1     net (fanout=2)        1.678   CPU/the_controller/CTreset1207
    SLICE_X97Y128.B      Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X96Y128.A4     net (fanout=78)       0.695   CPU/the_datapath/CycleCounter_or0000
    SLICE_X96Y128.AMUX   Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.A5     net (fanout=1)        0.390   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X96Y128.BMUX   Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.B5     net (fanout=2)        0.575   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X96Y128.CMUX   Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.C1     net (fanout=2)        0.743   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X96Y128.DMUX   Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y128.D3     net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X96Y128.COUT   Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_11_28
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X96Y129.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X96Y129.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.B1     net (fanout=2)        0.752   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X96Y129.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.C5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X96Y129.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y129.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X96Y129.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.CIN    net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X96Y130.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X96Y130.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.B5     net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X96Y130.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X96Y130.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y130.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X96Y130.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X96Y131.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.A5     net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X96Y131.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X96Y131.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X96Y131.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y131.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X96Y131.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X96Y132.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.A5     net (fanout=3)        0.399   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X96Y132.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.B5     net (fanout=3)        0.547   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X96Y132.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.C5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X96Y132.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y132.D5     net (fanout=3)        0.413   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X96Y132.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X96Y133.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.A5     net (fanout=3)        0.395   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X96Y133.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.B5     net (fanout=3)        0.544   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X96Y133.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.C1     net (fanout=3)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X96Y133.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y133.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X96Y133.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X96Y134.AMUX   Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X96Y134.BMUX   Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X96Y134.CMUX   Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.C1     net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X96Y134.DMUX   Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y134.D5     net (fanout=2)        0.409   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X96Y134.COUT   Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.CIN    net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X96Y135.AMUX   Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.A5     net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X96Y135.BMUX   Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X96Y135.B5     net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X96Y135.CMUX   Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X106Y118.C6    net (fanout=2)        1.429   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X106Y118.C     Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_15_23
                                                       CPU/the_datapath/InstrCounter<30>1
    SLICE_X99Y129.CX     net (fanout=1)        1.261   CPU/the_datapath/InstrCounter<30>
    SLICE_X99Y129.CMUX   Taxc                  0.330   CPU/the_datapath/WriteData_Reg<30>19
                                                       CPU/the_datapath/WriteData_Reg<30>54
    SLICE_X101Y127.CX    net (fanout=31)       0.884   CPU/the_datapath/WriteData_Reg<30>
    SLICE_X101Y127.CLK   Tdick                 0.004   CPU/the_datapath/the_regfile/the_registers_2_31
                                                       CPU/the_datapath/the_regfile/the_registers_2_30
    -------------------------------------------------  ---------------------------
    Total                                     49.937ns (19.287ns logic, 30.650ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_9 (SLICE_X51Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_9 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (1.296 - 1.119)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_9 to mem_arch/req_con/dcache_req_num_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y99.BQ      Tcko                  0.433   mem_arch/req_con/issued_reads<10>
                                                       mem_arch/req_con/issued_reads_9
    SLICE_X51Y100.BX     net (fanout=3)        0.298   mem_arch/req_con/issued_reads<9>
    SLICE_X51Y100.CLK    Tckdi       (-Th)     0.231   mem_arch/req_con/dcache_req_num<10>
                                                       mem_arch/req_con/dcache_req_num_9
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.202ns logic, 0.298ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_4 (SLICE_X48Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_4 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (1.290 - 1.117)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_4 to mem_arch/req_con/dcache_req_num_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y98.AQ      Tcko                  0.433   mem_arch/req_con/issued_reads<7>
                                                       mem_arch/req_con/issued_reads_4
    SLICE_X48Y100.AX     net (fanout=3)        0.307   mem_arch/req_con/issued_reads<4>
    SLICE_X48Y100.CLK    Tckdi       (-Th)     0.236   mem_arch/req_con/dcache_req_num<7>
                                                       mem_arch/req_con/dcache_req_num_4
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.197ns logic, 0.307ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_8 (SLICE_X51Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_8 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (1.296 - 1.119)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_8 to mem_arch/req_con/dcache_req_num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y99.AQ      Tcko                  0.433   mem_arch/req_con/issued_reads<10>
                                                       mem_arch/req_con/issued_reads_8
    SLICE_X51Y100.AX     net (fanout=3)        0.311   mem_arch/req_con/issued_reads<8>
    SLICE_X51Y100.CLK    Tckdi       (-Th)     0.229   mem_arch/req_con/dcache_req_num<10>
                                                       mem_arch/req_con/dcache_req_num_8
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.204ns logic, 0.311ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (1.585 - 1.316)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y118.CQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<9>
                                                          CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X2Y24.ADDRBL9    net (fanout=12)       0.580   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X2Y24.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.700ns (0.120ns logic, 0.580ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_5 (SLICE_X48Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_5 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (1.290 - 1.117)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_5 to mem_arch/req_con/dcache_req_num_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y98.BQ      Tcko                  0.433   mem_arch/req_con/issued_reads<7>
                                                       mem_arch/req_con/issued_reads_5
    SLICE_X48Y100.BX     net (fanout=3)        0.413   mem_arch/req_con/issued_reads<5>
    SLICE_X48Y100.CLK    Tckdi       (-Th)     0.242   mem_arch/req_con/dcache_req_num<7>
                                                       mem_arch/req_con/dcache_req_num_5
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.191ns logic, 0.413ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (1.580 - 1.316)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y118.CQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<9>
                                                          CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X2Y24.ADDRBU9    net (fanout=12)       0.580   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X2Y24.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.700ns (0.120ns logic, 0.580ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/req_con/dcache_req_num_7 (SLICE_X48Y100.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/req_con/issued_reads_7 (FF)
  Destination:          mem_arch/req_con/dcache_req_num_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (1.290 - 1.117)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/req_con/issued_reads_7 to mem_arch/req_con/dcache_req_num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y98.DQ      Tcko                  0.433   mem_arch/req_con/issued_reads<7>
                                                       mem_arch/req_con/issued_reads_7
    SLICE_X48Y100.DX     net (fanout=3)        0.407   mem_arch/req_con/issued_reads<7>
    SLICE_X48Y100.CLK    Tckdi       (-Th)     0.230   mem_arch/req_con/dcache_req_num<7>
                                                       mem_arch/req_con/dcache_req_num_7
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.203ns logic, 0.407ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y23.ADDRBU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_6 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.793 - 0.595)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_6 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y116.AQ        Tcko                  0.414   mem_arch/icache/addr_hold<9>
                                                          mem_arch/icache/addr_hold_6
    RAMB36_X3Y23.ADDRBU7    net (fanout=10)       0.517   mem_arch/icache/addr_hold<6>
    RAMB36_X3Y23.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.637ns (0.120ns logic, 0.517ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y24.ADDRBL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_7 (FF)
  Destination:          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (1.585 - 1.316)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_7 to CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y118.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<9>
                                                          CPU/the_datapath/the_PC/the_pc_7
    RAMB36_X2Y24.ADDRBL8    net (fanout=12)       0.592   CPU/the_datapath/the_PC/the_pc<7>
    RAMB36_X2Y24.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.712ns (0.120ns logic, 0.592ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y23.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_6 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.788 - 0.595)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_6 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y116.AQ        Tcko                  0.414   mem_arch/icache/addr_hold<9>
                                                          mem_arch/icache/addr_hold_6
    RAMB36_X3Y23.ADDRBL7    net (fanout=10)       0.517   mem_arch/icache/addr_hold<6>
    RAMB36_X3Y23.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.637ns (0.120ns logic, 0.517ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y24.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X44Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X44Y62.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X44Y62.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X46Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X46Y64.CX      net (fanout=1)        0.824   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X46Y64.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.454ns logic, 0.824ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X42Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X42Y62.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X42Y62.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X33Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.530 - 0.560)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X33Y64.AX      net (fanout=1)        0.670   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X33Y64.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.442ns logic, 0.670ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X42Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.521 - 0.527)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X42Y62.AX      net (fanout=1)        0.515   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X42Y62.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.463ns logic, 0.515ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X47Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.141 - 0.174)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X47Y62.AX      net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X47Y62.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.442ns logic, 0.487ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X44Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.490 - 0.526)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X44Y62.AX      net (fanout=1)        0.484   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X44Y62.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.438ns logic, 0.484ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X33Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y64.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X33Y64.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X33Y64.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X47Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X47Y62.CX      net (fanout=1)        0.477   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X47Y62.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.454ns logic, 0.477ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X47Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X47Y64.CX      net (fanout=1)        0.477   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X47Y64.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.454ns logic, 0.477ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X33Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X33Y64.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X33Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X47Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X47Y62.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X47Y62.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X47Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X47Y64.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X47Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X44Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X44Y62.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X44Y62.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X47Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X47Y62.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X47Y62.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X47Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X47Y64.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X47Y64.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X44Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X44Y62.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X44Y62.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X42Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X42Y62.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X42Y62.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X46Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X46Y64.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X46Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X33Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y64.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    SLICE_X33Y64.DX      net (fanout=1)        0.294   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<22>
    SLICE_X33Y64.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.195ns logic, 0.294ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X33Y64.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X33Y64.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4062 paths analyzed, 2426 endpoints analyzed, 20 failing endpoints
 20 timing errors detected. (13 setup errors, 7 hold errors, 0 component switching limit errors)
 Minimum period is   7.563ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y21.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.249 - 0.277)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D1         net (fanout=1)        3.259   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        2.564   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         7.425ns (1.602ns logic, 5.823ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D1         net (fanout=1)        3.259   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        2.564   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         7.425ns (1.602ns logic, 5.823ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.485 - 1.510)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y17.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D3         net (fanout=1)        1.796   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        2.564   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.962ns (1.602ns logic, 4.360ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (SLICE_X24Y39.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      7.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (3.562 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.AX      net (fanout=8)        1.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      7.058ns (1.006ns logic, 6.052ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.458 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.AX      net (fanout=8)        1.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.933ns logic, 3.872ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (1.458 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.AX      net (fanout=8)        1.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.912ns logic, 3.171ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (SLICE_X32Y39.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (3.489 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.AX      net (fanout=8)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.707ns (1.006ns logic, 5.701ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.385 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.AX      net (fanout=8)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (0.933ns logic, 3.521ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (1.385 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.AX      net (fanout=8)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y39.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.912ns logic, 2.820ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X32Y45.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Clock Path Skew:      -0.168ns (3.408 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.AX      net (fanout=8)        1.362   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.006ns logic, 5.446ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.304 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.AX      net (fanout=8)        1.362   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.933ns logic, 3.266ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.304 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.AX      net (fanout=8)        1.362   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y45.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.912ns logic, 2.565ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X36Y50.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.201ns (3.375 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.AX      net (fanout=8)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (1.006ns logic, 5.404ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.271 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.AX      net (fanout=8)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.933ns logic, 3.224ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (1.271 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.AX      net (fanout=8)        1.320   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X36Y50.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.912ns logic, 2.523ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (SLICE_X24Y58.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (3.489 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.AX      net (fanout=8)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (1.006ns logic, 5.378ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.385 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.AX      net (fanout=8)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.933ns logic, 3.198ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.132ns (1.385 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.AX      net (fanout=8)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y58.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.912ns logic, 2.497ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl (SLICE_X32Y81.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.249ns (3.327 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.AX      net (fanout=8)        1.118   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.006ns logic, 5.202ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.534 - 0.560)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.AX      net (fanout=8)        1.118   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (0.933ns logic, 3.022ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.223 - 1.253)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.AX      net (fanout=8)        1.118   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y81.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.912ns logic, 2.321ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y17.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.396 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D1         net (fanout=1)        3.259   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y17.ENBWRENL   net (fanout=4)        1.485   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         6.346ns (1.602ns logic, 4.744ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (1.404 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D1         net (fanout=1)        3.259   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y17.ENBWRENL   net (fanout=4)        1.485   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y17.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         6.346ns (1.602ns logic, 4.744ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.250 - 0.278)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y17.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y67.D3         net (fanout=1)        1.796   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<2>
    SLICE_X28Y67.D          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y17.ENBWRENL   net (fanout=4)        1.485   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.883ns (1.602ns logic, 3.281ns route)
                                                          (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (SLICE_X24Y60.CX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (3.401 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CX      net (fanout=8)        1.081   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (1.006ns logic, 5.165ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.297 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CX      net (fanout=8)        1.081   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.933ns logic, 2.985ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.608 - 0.512)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CX      net (fanout=8)        1.081   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y60.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.912ns logic, 2.284ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (SLICE_X32Y71.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (3.307 - 3.576)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C3      net (fanout=4)        3.858   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X41Y67.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X41Y67.D5      net (fanout=1)        0.226   N53
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.AX      net (fanout=8)        0.826   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (1.006ns logic, 4.910ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (1.203 - 1.301)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D3      net (fanout=4)        1.904   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.AX      net (fanout=8)        0.826   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (0.933ns logic, 2.730ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.514 - 0.512)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D1      net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r
    SLICE_X41Y67.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.AX      net (fanout=8)        0.826   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X32Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (0.912ns logic, 2.029ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.325ns (3.752 - 3.427)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X32Y39.A6      net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X32Y39.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (3.751 - 3.492)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X24Y58.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<24>
    SLICE_X24Y58.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (SLICE_X40Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.634 - 3.385)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1
    SLICE_X40Y44.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<1>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X84Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (3.782 - 3.524)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y38.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X84Y38.A6      net (fanout=1)        0.276   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X84Y38.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.195ns logic, 0.276ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (SLICE_X40Y44.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.634 - 3.385)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2
    SLICE_X40Y44.CX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<2>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.184ns logic, 0.281ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (SLICE_X40Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.634 - 3.385)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X40Y44.AX      net (fanout=2)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<0>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.178ns logic, 0.289ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X40Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.634 - 3.385)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3
    SLICE_X40Y44.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
    SLICE_X40Y44.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X36Y50.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.628 - 3.377)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X36Y50.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<17>
    SLICE_X36Y50.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.246ns (3.577 - 3.331)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly
    SLICE_X32Y81.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<37>
    SLICE_X32Y81.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X36Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.628 - 3.377)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X36Y50.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<18>
    SLICE_X36Y50.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.195ns logic, 0.368ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.648ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (SLICE_X6Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.237ns (3.462 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.C5      net (fanout=155)      1.133   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X6Y90.SR       net (fanout=10)       1.209   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X6Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.091ns logic, 2.342ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.669 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y81.C6      net (fanout=1)        0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X6Y90.SR       net (fanout=10)       1.209   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X6Y90.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (1.112ns logic, 1.668ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40 (SLICE_X7Y90.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.404ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.262ns (3.437 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.C5      net (fanout=155)      1.133   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y90.SR       net (fanout=10)       1.182   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.089ns logic, 2.315ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.644 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y81.C6      net (fanout=1)        0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y90.SR       net (fanout=10)       1.182   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y90.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (1.110ns logic, 1.641ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (SLICE_X6Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.313ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.197ns (3.502 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.B6      net (fanout=155)      1.037   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X6Y79.SR       net (fanout=10)       1.187   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X6Y79.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<64>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.089ns logic, 2.224ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (1.398 - 1.412)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X14Y81.B5      net (fanout=1)        0.538   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X14Y81.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X6Y79.SR       net (fanout=10)       1.187   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X6Y79.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<64>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (1.110ns logic, 1.725ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124 (SLICE_X7Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.236ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.244ns (3.455 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.B6      net (fanout=155)      1.037   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X7Y86.SR       net (fanout=10)       1.108   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X7Y86.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<124>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.091ns logic, 2.145ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.662 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    SLICE_X14Y81.B5      net (fanout=1)        0.538   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
    SLICE_X14Y81.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X7Y86.SR       net (fanout=10)       1.108   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X7Y86.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<124>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124
    -------------------------------------------------  ---------------------------
    Total                                      2.758ns (1.112ns logic, 1.646ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X4Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.446 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.A6      net (fanout=155)      1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.091ns logic, 2.135ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.653 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y81.A5      net (fanout=1)        0.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (1.112ns logic, 1.621ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X4Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.446 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.A6      net (fanout=155)      1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.088ns logic, 2.135ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.653 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y81.A5      net (fanout=1)        0.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (1.109ns logic, 1.621ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (SLICE_X4Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.446 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.A6      net (fanout=155)      1.057   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.085ns logic, 2.135ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.653 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X14Y81.A5      net (fanout=1)        0.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X14Y81.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X4Y88.SR       net (fanout=16)       1.078   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X4Y88.CLK      Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (1.106ns logic, 1.621ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (SLICE_X9Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.199ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.428 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.C5      net (fanout=155)      1.133   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.091ns logic, 2.108ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.635 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y81.C6      net (fanout=1)        0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y87.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (1.112ns logic, 1.434ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X9Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.197ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.428 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.C5      net (fanout=155)      1.133   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y87.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.089ns logic, 2.108ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.635 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y81.C6      net (fanout=1)        0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X9Y87.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<52>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.110ns logic, 1.434ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (SLICE_X8Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.428 - 3.699)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y94.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y81.C5      net (fanout=155)      1.133   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X8Y87.CLK      Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.085ns logic, 2.108ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.635 - 0.671)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y81.C6      net (fanout=1)        0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y81.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y87.SR       net (fanout=10)       0.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X8Y87.CLK      Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (1.106ns logic, 1.434ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X1Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.154 - 0.143)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.AQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X1Y79.BX       net (fanout=1)        0.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X1Y79.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.202ns logic, 0.149ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X33Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X33Y47.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X33Y47.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X53Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X53Y34.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X53Y34.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X69Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y33.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X69Y33.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X69Y33.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X68Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y33.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X68Y33.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X68Y33.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (SLICE_X53Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X53Y34.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15
    SLICE_X53Y34.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X69Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y33.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X69Y33.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X69Y33.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X5Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.151 - 0.141)
  Source Clock:         clk90_g falling at 8.750ns
  Destination Clock:    clk90_g falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.430   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X5Y84.AX       net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X5Y84.CLK      Tckdi       (-Th)     0.224   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.206ns logic, 0.285ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X68Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y33.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X68Y33.DX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X68Y33.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.203ns logic, 0.281ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X16Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X16Y48.BX      net (fanout=7)        0.294   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X16Y48.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.191ns logic, 0.294ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.729ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5 (SLICE_X48Y38.B5), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.229ns (1.275 - 1.504)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate
    SLICE_X28Y93.B6      net (fanout=10)       3.403   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate
    SLICE_X28Y93.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C5      net (fanout=1)        0.385   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190
    SLICE_X28Y93.D5      net (fanout=9)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or
    SLICE_X28Y93.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1
    SLICE_X48Y38.B5      net (fanout=33)       4.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
    SLICE_X48Y38.CLK     Tas                   0.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.378ns (0.735ns logic, 8.643ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (1.275 - 1.367)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate
    SLICE_X28Y93.B5      net (fanout=16)       3.325   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate
    SLICE_X28Y93.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C5      net (fanout=1)        0.385   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190
    SLICE_X28Y93.D5      net (fanout=9)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or
    SLICE_X28Y93.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1
    SLICE_X48Y38.B5      net (fanout=33)       4.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
    SLICE_X48Y38.CLK     Tas                   0.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.321ns (0.756ns logic, 8.565ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (1.275 - 1.381)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
    SLICE_X28Y93.B3      net (fanout=44)       1.742   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
    SLICE_X28Y93.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C5      net (fanout=1)        0.385   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or13
    SLICE_X28Y93.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190
    SLICE_X28Y93.D5      net (fanout=9)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or
    SLICE_X28Y93.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait1
    SLICE_X48Y38.B5      net (fanout=33)       4.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait
    SLICE_X48Y38.CLK     Tas                   0.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (0.735ns logic, 6.982ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X15Y104.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.446ns (3.511 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y120.D2      net (fanout=2)        1.887   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.CX     net (fanout=2)        1.307   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X15Y104.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.548ns logic, 3.194ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.446ns (3.511 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y120.D4      net (fanout=2)        1.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.CX     net (fanout=2)        1.307   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X15Y104.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (0.548ns logic, 2.682ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.407 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y120.D3      net (fanout=32)       2.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.CX     net (fanout=2)        1.307   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X15Y104.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.569ns logic, 3.645ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X15Y101.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.517 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y120.A5      net (fanout=2)        1.674   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
    SLICE_X9Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X15Y101.CX     net (fanout=2)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X15Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (0.548ns logic, 2.968ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.225ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.517 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y120.A6      net (fanout=2)        1.383   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise
    SLICE_X9Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X15Y101.CX     net (fanout=2)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X15Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.548ns logic, 2.677ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (1.413 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X9Y120.A4      net (fanout=32)       2.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X9Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X15Y101.CX     net (fanout=2)        1.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X15Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (0.569ns logic, 3.744ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X12Y104.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.442ns (3.515 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y122.D5      net (fanout=2)        1.629   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall
    SLICE_X8Y122.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.CX     net (fanout=2)        1.318   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.539ns logic, 2.947ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.442ns (3.515 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y122.D6      net (fanout=2)        1.380   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall
    SLICE_X8Y122.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.CX     net (fanout=2)        1.318   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.539ns logic, 2.698ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.411 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y122.D4      net (fanout=32)       2.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y122.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.CX     net (fanout=2)        1.318   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.560ns logic, 3.605ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X12Y104.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.515 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y119.C6     net (fanout=2)        1.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall
    SLICE_X10Y119.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.DX     net (fanout=2)        1.065   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.560ns logic, 2.924ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.515 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y119.C5     net (fanout=2)        1.813   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall
    SLICE_X10Y119.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.DX     net (fanout=2)        1.065   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.560ns logic, 2.878ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.411 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y119.C4     net (fanout=32)       2.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y119.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.DX     net (fanout=2)        1.065   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X12Y104.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.560ns logic, 3.479ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X13Y94.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 1)
  Clock Path Skew:      -0.541ns (3.421 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y103.A1     net (fanout=2)        1.988   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
    SLICE_X10Y103.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.BX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.533ns logic, 2.749ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Skew:      -0.541ns (3.421 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y103.A5     net (fanout=2)        1.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise
    SLICE_X10Y103.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.BX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.533ns logic, 2.207ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.628 - 0.646)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y103.A3     net (fanout=32)       1.877   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y103.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.BX      net (fanout=2)        0.761   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.554ns logic, 2.638ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X10Y105.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.395ns (3.543 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y122.A1      net (fanout=2)        1.543   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall
    SLICE_X9Y122.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X10Y105.DX     net (fanout=2)        1.288   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X10Y105.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.546ns logic, 2.831ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Clock Path Skew:      -0.395ns (3.543 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y122.A4      net (fanout=2)        1.412   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall
    SLICE_X9Y122.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X10Y105.DX     net (fanout=2)        1.288   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X10Y105.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.546ns logic, 2.700ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (1.439 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X9Y122.A5      net (fanout=32)       2.454   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X9Y122.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X10Y105.DX     net (fanout=2)        1.288   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X10Y105.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (0.567ns logic, 3.742ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X12Y104.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.430ns (3.515 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y115.D3      net (fanout=2)        1.723   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.AX     net (fanout=2)        1.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X12Y104.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.532ns logic, 2.807ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.430ns (3.515 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y115.D6      net (fanout=2)        1.525   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.AX     net (fanout=2)        1.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X12Y104.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.532ns logic, 2.609ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.411 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y115.D5      net (fanout=32)       1.705   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y115.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X12Y104.AX     net (fanout=2)        1.084   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X12Y104.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.553ns logic, 2.789ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X13Y94.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.421 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y103.A5      net (fanout=2)        1.806   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
    SLICE_X9Y103.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.DX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X13Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.546ns logic, 2.687ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.421 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y103.A6      net (fanout=2)        1.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise
    SLICE_X9Y103.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.DX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X13Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.546ns logic, 2.223ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.628 - 0.646)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y103.A4      net (fanout=32)       2.001   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y103.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X13Y94.DX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X13Y94.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.567ns logic, 2.882ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X15Y104.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.412ns (3.511 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y116.A5     net (fanout=2)        1.906   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.BX     net (fanout=2)        0.882   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X15Y104.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.554ns logic, 2.788ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.412ns (3.511 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y116.A4     net (fanout=2)        1.871   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.BX     net (fanout=2)        0.882   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X15Y104.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.554ns logic, 2.753ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.407 - 1.387)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y94.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y116.A6     net (fanout=32)       1.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X15Y104.BX     net (fanout=2)        0.882   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X15Y104.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.554ns logic, 2.672ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X55Y124.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (3.640 - 3.411)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y124.DQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X55Y124.DX     net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X55Y124.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X50Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (3.658 - 3.374)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X50Y35.AX      net (fanout=1)        0.457   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X50Y35.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.185ns logic, 0.457ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (SLICE_X22Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.305ns (3.779 - 3.474)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    SLICE_X22Y55.BX      net (fanout=2)        0.488   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<1>
    SLICE_X22Y55.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.183ns logic, 0.488ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X22Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.305ns (3.779 - 3.474)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3
    SLICE_X22Y55.DX      net (fanout=2)        0.616   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
    SLICE_X22Y55.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.195ns logic, 0.616ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (SLICE_X22Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.305ns (3.779 - 3.474)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2
    SLICE_X22Y55.CX      net (fanout=2)        0.634   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<2>
    SLICE_X22Y55.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.196ns logic, 0.634ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (SLICE_X21Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.773 - 3.483)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1
    SLICE_X21Y58.BX      net (fanout=2)        0.645   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<1>
    SLICE_X21Y58.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.183ns logic, 0.645ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X22Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.305ns (3.779 - 3.474)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0
    SLICE_X22Y55.AX      net (fanout=2)        0.658   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<0>
    SLICE_X22Y55.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.185ns logic, 0.658ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2 (SLICE_X21Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.773 - 3.483)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2
    SLICE_X21Y58.CX      net (fanout=2)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<2>
    SLICE_X21Y58.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.196ns logic, 0.646ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (SLICE_X21Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.773 - 3.483)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0
    SLICE_X21Y58.AX      net (fanout=2)        0.665   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<0>
    SLICE_X21Y58.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.185ns logic, 0.665ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0 (SLICE_X18Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.312ns (3.804 - 3.492)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0
    SLICE_X18Y59.AX      net (fanout=2)        0.690   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r<0>
    SLICE_X18Y59.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.185ns logic, 0.690ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     50.445ns|            0|         1838|            0|7893859595678070784|
| TS_cpu_clk                    |     20.000ns|    100.890ns|          N/A|         1544|            0|7893859595678054400|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      7.563ns|          N/A|           20|            0|         4062|            0|
| TS_clk90                      |      5.000ns|     15.648ns|          N/A|          274|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.729ns|          N/A|            0|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

10 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.719|         |    1.743|
DDR2_DQS_P<1>  |         |    1.719|         |    1.743|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.893|         |    1.917|
DDR2_DQS_P<3>  |         |    1.893|         |    1.917|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.043|         |    2.067|
DDR2_DQS_P<4>  |         |    2.043|         |    2.067|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.646|         |    1.670|
DDR2_DQS_P<5>  |         |    1.646|         |    1.670|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.955|         |    1.979|
DDR2_DQS_P<6>  |         |    1.955|         |    1.979|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.697|         |    1.721|
DDR2_DQS_P<7>  |         |    1.697|         |    1.721|
USER_CLK       |         |         |    3.047|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.719|         |    1.743|
DDR2_DQS_P<1>  |         |    1.719|         |    1.743|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.893|         |    1.917|
DDR2_DQS_P<3>  |         |    1.893|         |    1.917|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.043|         |    2.067|
DDR2_DQS_P<4>  |         |    2.043|         |    2.067|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.646|         |    1.670|
DDR2_DQS_P<5>  |         |    1.646|         |    1.670|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.955|         |    1.979|
DDR2_DQS_P<6>  |         |    1.955|         |    1.979|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.697|         |    1.721|
DDR2_DQS_P<7>  |         |    1.697|         |    1.721|
USER_CLK       |         |         |    3.047|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   57.814|    1.837|    3.915|    3.929|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1845  Score: 25723555  (Setup/Max: 25723278, Hold: 277)

Constraints cover 7893859595678014464 paths, 16 nets, and 32468 connections

Design statistics:
   Minimum period: 100.890ns{1}   (Maximum frequency:   9.912MHz)
   Maximum path delay from/to any node:   3.047ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 16:45:12 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



