// Seed: 2029276648
module module_0 (
    output supply0 id_0,
    input wire id_1
    , id_9,
    input wand id_2,
    input tri0 id_3
    , id_10,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1
    , id_13,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input uwire id_7,
    output wand id_8,
    output tri1 id_9,
    input wire id_10,
    output wor id_11
);
  assign id_13[1'b0][-1][-1] = -1'b0;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_1,
      id_9,
      id_7,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
