# Tue Sep 10 12:20:06 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 515MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 515MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 515MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 515MB)


@N: MF104 :"/home/anonymous/code/cva6/core/issue_stage.sv":17:7:17:17|Found compile point of type hard on View view:work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_inst (in view: work.cva6(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 579MB peak: 579MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 579MB peak: 579MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 579MB peak: 579MB)


Begin compile point sub-process log

@N: MF106 :"/home/anonymous/code/cva6/core/issue_stage.sv":17:7:17:17|Mapping Compile point view:work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 580MB peak: 580MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :"/home/anonymous/code/cva6/core/csr_regfile.sv":1000:13:1000:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net N_10294 has multiple drivers .
@W: BN161 :|Net N_10297 has multiple drivers .
@W: BN161 :|Net N_10299 has multiple drivers .
@W: BN161 :|Net N_10300 has multiple drivers .
@W: BN161 :|Net N_10310 has multiple drivers .
@W: BN161 :|Net N_10313 has multiple drivers .
@W: BN161 :|Net N_10314 has multiple drivers .
@W: BN161 :|Net N_10315 has multiple drivers .
@W: BN161 :|Net N_10316 has multiple drivers .
@W: BN161 :|Net N_10319 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .
@N: MF135 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|RAM issue_stage_i.i_scoreboard.mem_q[268:237] is 4 words by 32 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)

@W: BN161 :|Net ex_stage_i.alu_valid_i_sn[0] has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o8_sn has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o9_sn has multiple drivers .
@W: BN161 :|Net N_10509 has multiple drivers .
@W: BN161 :|Net N_10515 has multiple drivers .
@W: BN161 :|Net N_10521 has multiple drivers .
@W: BN161 :|Net N_10523 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[4] has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[5] has multiple drivers .
@W: BN161 :|Net N_10539 has multiple drivers .
@W: BN161 :|Net N_10541 has multiple drivers .
@W: BN161 :|Net N_10555 has multiple drivers .
@W: BN161 :|Net N_10556 has multiple drivers .
@W: BN161 :|Net N_10557 has multiple drivers .
@W: BN161 :|Net N_10558 has multiple drivers .
@W: BN161 :|Net N_10559 has multiple drivers .
@W: BN161 :|Net N_10560 has multiple drivers .
@N: MF179 :"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv":77:19:77:42|Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/branch_unit.sv":94:57:94:107|Found 32 by 32 bit equality operator ('==') ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_2lto7 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_4lto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_29 has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N: FO126 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\]_1[31:0]
@N: FO126 :"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv":99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\][31:0]
@N: MF179 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":700:34:700:67|Found 5 by 5 bit equality operator ('==') i_issue_read_operands.gen_check_waw_dependencies_l0_l0\.un1_issue_instr_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: FO126 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Generating RAM mem_q[268:237]
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":392:34:392:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":392:34:392:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":392:34:392:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":389:34:389:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":389:34:389:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":389:34:389:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":389:34:389:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":392:34:392:73|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":401:52:401:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":401:52:401:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":401:52:401:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":404:52:404:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":404:52:404:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/scoreboard.sv":404:52:404:79|Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF794 |RAM mem_q[268:237] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 595MB peak: 595MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 619MB peak: 619MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/anonymous/code/cva6/core/multiplier.sv":154:2:154:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1219MB peak: 1219MB)

@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: FA113 :"/home/anonymous/code/cva6/core/serdiv.sv":158:20:158:76|Pipelining module add_out[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/anonymous/code/cva6/core/serdiv.sv":249:2:249:10|Pushed in register op_a_q[31:0].
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1219MB peak: 1219MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 1219MB peak: 1219MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 1219MB peak: 1219MB)


Finished preparing to map (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 1219MB peak: 1219MB)

@N: BN362 :"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv":831:2:831:10|Removing sequential instance ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.lsu_vaddr_q[0] (in view: work.cva6(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:02s; Memory used current: 1270MB peak: 1270MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:02s		   -10.75ns		6465 /      2073
   2		0h:01m:02s		   -10.75ns		6398 /      2073
   3		0h:01m:03s		   -10.36ns		6401 /      2073
   4		0h:01m:03s		   -10.20ns		6404 /      2073
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][9] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][8] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][10] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][11] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][13] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][12] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][16] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][17] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][1] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][18] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][0] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][2] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][19] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][3] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 146 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/scoreboard.sv":494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 304 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.cva6(verilog)) with 215 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[8] (in view: work.cva6(verilog)) with 43 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[0] (in view: work.cva6(verilog)) with 212 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[1] (in view: work.cva6(verilog)) with 164 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4] (in view: work.cva6(verilog)) with 66 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2] (in view: work.cva6(verilog)) with 78 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[6] (in view: work.cva6(verilog)) with 65 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[17] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[31] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[21] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[14] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[16] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[24] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[0] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[18] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[8] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[11] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[23] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[17] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[7] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[16] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[21] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[14] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[20] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[12] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[1] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[15] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/issue_read_operands.sv":568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[19] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 41 Registers via timing driven replication
Added 29 LUTs via timing driven replication

   5		0h:01m:04s		    -9.92ns		6456 /      2114
   6		0h:01m:04s		    -9.32ns		6457 /      2114
   7		0h:01m:04s		    -9.12ns		6457 /      2114
   8		0h:01m:05s		    -9.02ns		6461 /      2114
   9		0h:01m:05s		    -8.79ns		6463 /      2114
  10		0h:01m:05s		    -8.74ns		6465 /      2114
  11		0h:01m:05s		    -8.77ns		6466 /      2114
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][21] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][20] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][22] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][23] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][5] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][4] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][6] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[5] (in view: work.cva6(verilog)) with 37 loads 3 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[11] (in view: work.cva6(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[10] (in view: work.cva6(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3] (in view: work.cva6(verilog)) with 37 loads 3 times to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_638_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_637_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_756_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_755_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[2] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.g0 (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
Added 17 Registers via timing driven replication
Added 6 LUTs via timing driven replication

@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][24] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][25] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][26] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][27] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_regfile.sv":2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][7] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/csr_buffer.sv":75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[7] (in view: work.cva6(verilog)) with 39 loads 3 times to improve timing.
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  12		0h:01m:06s		    -8.60ns		6497 /      2139
  13		0h:01m:06s		    -8.26ns		6499 /      2139
  14		0h:01m:06s		    -8.09ns		6501 /      2139
  15		0h:01m:07s		    -8.01ns		6504 /      2139
  16		0h:01m:07s		    -8.01ns		6507 /      2139
  17		0h:01m:07s		    -7.93ns		6507 /      2139
  18		0h:01m:08s		    -7.92ns		6513 /      2139
  19		0h:01m:08s		    -7.92ns		6514 /      2139
  20		0h:01m:08s		    -8.13ns		6514 /      2139
  21		0h:01m:09s		    -7.92ns		6517 /      2139
  22		0h:01m:09s		    -7.86ns		6518 /      2139
  23		0h:01m:09s		    -7.84ns		6521 /      2139
  24		0h:01m:10s		    -7.84ns		6523 /      2139
  25		0h:01m:10s		    -8.25ns		6523 /      2139
  26		0h:01m:10s		    -7.95ns		6526 /      2139
  27		0h:01m:11s		    -7.72ns		6526 /      2139

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 1270MB peak: 1270MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 1270MB peak: 1270MB)


End compile point sub-process log



##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 10 12:21:19 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.560

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System             200.0 MHz     79.6 MHz      5.000         12.560        -7.560     system       system_clkgroup
==================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  5.000       -7.560  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                 Arrival           
Instance                                                    Reference     Type     Pin     Net                                       Time        Slack 
                                                            Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]     System        FDCE     Q       inp_0_fast[267]                           0.985       -7.560
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[3]      System        FDCE     Q       inp_fast[283]                             1.027       -7.518
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[9]      System        FDCE     Q       inp_0_fast[269]                           1.039       -7.506
csr_regfile_i.pmpaddr_q\[0\]_fast[20]                       System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[20]     0.853       -7.504
csr_regfile_i.pmpaddr_q\[0\]_fast[21]                       System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[21]     0.853       -7.504
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_8_rep1       System        FDCE     Q       inp_0_272_rep1                            1.027       -7.494
csr_regfile_i.pmpaddr_q\[0\]_fast[8]                        System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[8]      0.853       -7.491
csr_regfile_i.pmpaddr_q\[0\]_fast[9]                        System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[9]      0.853       -7.491
csr_regfile_i.pmpaddr_q\[0\]_fast[10]                       System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[10]     0.853       -7.491
csr_regfile_i.pmpaddr_q\[0\]_fast[11]                       System        FDCE     Q       csr_regfile_i.pmpaddr_q\[0\]_fast[11]     0.853       -7.491
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                  Required           
Instance                                                               Reference     Type        Pin     Net                     Time         Slack 
                                                                       Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[0]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[1]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[2]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[3]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[4]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[5]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[6]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[7]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[8]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[9]     System        FD1P3DX     SP      result_4_sqmuxa_i_2     4.806        -7.560
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.560

    Number of logic level(s):                18
    Starting point:                          ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[0] / SP
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival      No. of    
Name                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]                FDCE        Q        Out     0.985     0.985 r      -         
inp_0_fast[267]                                                        Net         -        -       -         -            4         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                LUT2        I0       In      0.000     0.985 r      -         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                LUT2        O        Out     0.768     1.753 f      -         
inp_0_3[142]                                                           Net         -        -       -         -            6         
csr_regfile_i.update_access_exception_i_a20_12                         LUT4        I2       In      0.000     1.753 f      -         
csr_regfile_i.update_access_exception_i_a20_12                         LUT4        O        Out     0.390     2.143 f      -         
N_12553                                                                Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_1                        LUT4        I2       In      0.000     2.143 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                        LUT4        O        Out     0.390     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_4                        LUT4        I2       In      0.000     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                        LUT4        O        Out     0.390     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_12                       LUT4        I3       In      0.000     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                       LUT4        O        Out     0.390     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                       Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14                          LUT4        I3       In      0.000     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14                          LUT4        O        Out     0.801     4.114 f      -         
csr_regfile_i.update_access_exception_i_18_14                          Net         -        -       -         -            10        
commit_stage_i.commit_m2_e_0_0                                         LUT4        I2       In      0.000     4.114 f      -         
commit_stage_i.commit_m2_e_0_0                                         LUT4        O        Out     0.390     4.504 r      -         
commit_stage_i.commit_m2_e_0_0                                         Net         -        -       -         -            1         
commit_stage_i.commit_m7_i_o4                                          LUT4        I0       In      0.000     4.504 r      -         
commit_stage_i.commit_m7_i_o4                                          LUT4        O        Out     0.762     5.266 f      -         
commit_stage_i.commit_N_8                                              Net         -        -       -         -            5         
ex_stage_i.flu_m2_i_a3                                                 LUT4        I0       In      0.000     5.266 f      -         
ex_stage_i.flu_m2_i_a3                                                 LUT4        O        Out     0.792     6.058 r      -         
csr_regfile_i.csr_update$dcsr_d$prv18                                  Net         -        -       -         -            8         
csr_regfile_i.set_debug_pc_o_m_3_s                                     LUT4        I1       In      0.000     6.058 r      -         
csr_regfile_i.set_debug_pc_o_m_3_s                                     LUT4        O        Out     0.606     6.664 f      -         
N_18116                                                                Net         -        -       -         -            1         
csr_regfile_i.set_debug_pc_o_m_3                                       MUXF5       S        In      0.000     6.664 f      -         
csr_regfile_i.set_debug_pc_o_m_3                                       MUXF5       O        Out     1.045     7.709 r      -         
inp_1[122]                                                             Net         -        -       -         -            15        
ex_stage_i.i_mult.i_div.a_m2_e                                         LUT4        I3       In      0.000     7.709 r      -         
ex_stage_i.i_mult.i_div.a_m2_e                                         LUT4        O        Out     0.872     8.581 f      -         
ex_stage_i.i_mult.i_div.a_reg_en_0_sqmuxa                              Net         -        -       -         -            35        
ex_stage_i.flu_N_5_mux_i                                               LUT4        I2       In      0.000     8.581 f      -         
ex_stage_i.flu_N_5_mux_i                                               LUT4        O        Out     0.180     8.761 f      -         
ex_stage_i.flu_N_5_mux_i                                               Net         -        -       -         -            5         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]           LUT4        B        In      0.000     8.761 f      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]           LUT4        Z        Out     0.738     9.499 r      -         
N_817                                                                  Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]         LUT4        A        In      0.000     9.499 r      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]         LUT4        Z        Out     0.708     10.207 f     -         
N_m3_0_a2_0_2                                                          Net         -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16          LUT4        A        In      0.000     10.207 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16          LUT4        Z        Out     0.390     10.597 f     -         
num_issue6_1_N_8L16                                                    Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                 LUT4        C        In      0.000     10.597 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                 LUT4        Z        Out     0.861     11.458 f     -         
N_4_i                                                                  Net         -        -       -         -            29        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1       LUT4        A        In      0.000     11.458 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1       LUT4        Z        Out     0.909     12.367 f     -         
result_4_sqmuxa_i_2                                                    Net         -        -       -         -            64        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[0]     FD1P3DX     SP       In      0.000     12.367 f     -         
=====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.560

    Number of logic level(s):                18
    Starting point:                          ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[0] / SP
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival      No. of    
Name                                                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]                FDCE        Q        Out     0.985     0.985 r      -         
inp_0_fast[267]                                                        Net         -        -       -         -            4         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                LUT2        I0       In      0.000     0.985 r      -         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                LUT2        O        Out     0.768     1.753 f      -         
inp_0_3[142]                                                           Net         -        -       -         -            6         
csr_regfile_i.update_access_exception_i_a20_12                         LUT4        I2       In      0.000     1.753 f      -         
csr_regfile_i.update_access_exception_i_a20_12                         LUT4        O        Out     0.390     2.143 f      -         
N_12553                                                                Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_1                        LUT4        I2       In      0.000     2.143 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                        LUT4        O        Out     0.390     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_4                        LUT4        I2       In      0.000     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                        LUT4        O        Out     0.390     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_12                       LUT4        I3       In      0.000     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                       LUT4        O        Out     0.390     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                       Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14                          LUT4        I3       In      0.000     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14                          LUT4        O        Out     0.801     4.114 f      -         
csr_regfile_i.update_access_exception_i_18_14                          Net         -        -       -         -            10        
commit_stage_i.commit_m2_e_0_0                                         LUT4        I2       In      0.000     4.114 f      -         
commit_stage_i.commit_m2_e_0_0                                         LUT4        O        Out     0.390     4.504 r      -         
commit_stage_i.commit_m2_e_0_0                                         Net         -        -       -         -            1         
commit_stage_i.commit_m7_i_o4                                          LUT4        I0       In      0.000     4.504 r      -         
commit_stage_i.commit_m7_i_o4                                          LUT4        O        Out     0.762     5.266 f      -         
commit_stage_i.commit_N_8                                              Net         -        -       -         -            5         
ex_stage_i.flu_m2_i_a3                                                 LUT4        I0       In      0.000     5.266 f      -         
ex_stage_i.flu_m2_i_a3                                                 LUT4        O        Out     0.792     6.058 r      -         
csr_regfile_i.csr_update$dcsr_d$prv18                                  Net         -        -       -         -            8         
csr_regfile_i.set_debug_pc_o_m_3_s                                     LUT4        I1       In      0.000     6.058 r      -         
csr_regfile_i.set_debug_pc_o_m_3_s                                     LUT4        O        Out     0.606     6.664 f      -         
N_18116                                                                Net         -        -       -         -            1         
csr_regfile_i.set_debug_pc_o_m_3                                       MUXF5       S        In      0.000     6.664 f      -         
csr_regfile_i.set_debug_pc_o_m_3                                       MUXF5       O        Out     1.045     7.709 r      -         
inp_1[122]                                                             Net         -        -       -         -            15        
ex_stage_i.i_mult.i_div.a_m2_e                                         LUT4        I3       In      0.000     7.709 r      -         
ex_stage_i.i_mult.i_div.a_m2_e                                         LUT4        O        Out     0.872     8.581 f      -         
ex_stage_i.i_mult.i_div.a_reg_en_0_sqmuxa                              Net         -        -       -         -            35        
ex_stage_i.flu_N_5_mux_i                                               LUT4        I2       In      0.000     8.581 f      -         
ex_stage_i.flu_N_5_mux_i                                               LUT4        O        Out     0.180     8.761 f      -         
ex_stage_i.flu_N_5_mux_i                                               Net         -        -       -         -            5         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]           LUT4        B        In      0.000     8.761 f      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]           LUT4        Z        Out     0.738     9.499 r      -         
N_817                                                                  Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]         LUT4        A        In      0.000     9.499 r      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]         LUT4        Z        Out     0.708     10.207 f     -         
N_m3_0_a2_0_2                                                          Net         -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16          LUT4        A        In      0.000     10.207 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16          LUT4        Z        Out     0.390     10.597 f     -         
num_issue6_1_N_8L16                                                    Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                 LUT4        C        In      0.000     10.597 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                 LUT4        Z        Out     0.861     11.458 f     -         
N_4_i                                                                  Net         -        -       -         -            29        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIV4AUR1       LUT4        A        In      0.000     11.458 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIV4AUR1       LUT4        Z        Out     0.909     12.367 f     -         
result_4_sqmuxa_i_0                                                    Net         -        -       -         -            64        
issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[0]     FD1P3DX     SP       In      0.000     12.367 f     -         
=====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.560

    Number of logic level(s):                18
    Starting point:                          ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31] / SP
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]                 FDCE        Q        Out     0.985     0.985 r      -         
inp_0_fast[267]                                                         Net         -        -       -         -            4         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        I0       In      0.000     0.985 r      -         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        O        Out     0.768     1.753 f      -         
inp_0_3[142]                                                            Net         -        -       -         -            6         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        I2       In      0.000     1.753 f      -         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        O        Out     0.390     2.143 f      -         
N_12553                                                                 Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        I2       In      0.000     2.143 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        O        Out     0.390     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        I2       In      0.000     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        O        Out     0.390     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        I3       In      0.000     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        O        Out     0.390     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        I3       In      0.000     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        O        Out     0.801     4.114 f      -         
csr_regfile_i.update_access_exception_i_18_14                           Net         -        -       -         -            10        
commit_stage_i.commit_m2_e_0_0                                          LUT4        I2       In      0.000     4.114 f      -         
commit_stage_i.commit_m2_e_0_0                                          LUT4        O        Out     0.390     4.504 r      -         
commit_stage_i.commit_m2_e_0_0                                          Net         -        -       -         -            1         
commit_stage_i.commit_m7_i_o4                                           LUT4        I0       In      0.000     4.504 r      -         
commit_stage_i.commit_m7_i_o4                                           LUT4        O        Out     0.762     5.266 f      -         
commit_stage_i.commit_N_8                                               Net         -        -       -         -            5         
ex_stage_i.flu_m2_i_a3                                                  LUT4        I0       In      0.000     5.266 f      -         
ex_stage_i.flu_m2_i_a3                                                  LUT4        O        Out     0.792     6.058 r      -         
csr_regfile_i.csr_update$dcsr_d$prv18                                   Net         -        -       -         -            8         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        I1       In      0.000     6.058 r      -         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        O        Out     0.606     6.664 f      -         
N_18116                                                                 Net         -        -       -         -            1         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       S        In      0.000     6.664 f      -         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       O        Out     1.045     7.709 r      -         
inp_1[122]                                                              Net         -        -       -         -            15        
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        I3       In      0.000     7.709 r      -         
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        O        Out     0.872     8.581 f      -         
ex_stage_i.i_mult.i_div.a_reg_en_0_sqmuxa                               Net         -        -       -         -            35        
ex_stage_i.flu_N_5_mux_i                                                LUT4        I2       In      0.000     8.581 f      -         
ex_stage_i.flu_N_5_mux_i                                                LUT4        O        Out     0.180     8.761 f      -         
ex_stage_i.flu_N_5_mux_i                                                Net         -        -       -         -            5         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        B        In      0.000     8.761 f      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        Z        Out     0.738     9.499 r      -         
N_817                                                                   Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        A        In      0.000     9.499 r      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        Z        Out     0.708     10.207 f     -         
N_m3_0_a2_0_2                                                           Net         -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        A        In      0.000     10.207 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        Z        Out     0.390     10.597 f     -         
num_issue6_1_N_8L16                                                     Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        C        In      0.000     10.597 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        Z        Out     0.861     11.458 f     -         
N_4_i                                                                   Net         -        -       -         -            29        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        A        In      0.000     11.458 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        Z        Out     0.909     12.367 f     -         
result_4_sqmuxa_i_2                                                     Net         -        -       -         -            64        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31]     FD1P3DX     SP       In      0.000     12.367 f     -         
======================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.560

    Number of logic level(s):                18
    Starting point:                          ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[30] / SP
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]                 FDCE        Q        Out     0.985     0.985 r      -         
inp_0_fast[267]                                                         Net         -        -       -         -            4         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        I0       In      0.000     0.985 r      -         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        O        Out     0.768     1.753 f      -         
inp_0_3[142]                                                            Net         -        -       -         -            6         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        I2       In      0.000     1.753 f      -         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        O        Out     0.390     2.143 f      -         
N_12553                                                                 Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        I2       In      0.000     2.143 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        O        Out     0.390     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        I2       In      0.000     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        O        Out     0.390     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        I3       In      0.000     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        O        Out     0.390     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        I3       In      0.000     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        O        Out     0.801     4.114 f      -         
csr_regfile_i.update_access_exception_i_18_14                           Net         -        -       -         -            10        
commit_stage_i.commit_m2_e_0_0                                          LUT4        I2       In      0.000     4.114 f      -         
commit_stage_i.commit_m2_e_0_0                                          LUT4        O        Out     0.390     4.504 r      -         
commit_stage_i.commit_m2_e_0_0                                          Net         -        -       -         -            1         
commit_stage_i.commit_m7_i_o4                                           LUT4        I0       In      0.000     4.504 r      -         
commit_stage_i.commit_m7_i_o4                                           LUT4        O        Out     0.762     5.266 f      -         
commit_stage_i.commit_N_8                                               Net         -        -       -         -            5         
ex_stage_i.flu_m2_i_a3                                                  LUT4        I0       In      0.000     5.266 f      -         
ex_stage_i.flu_m2_i_a3                                                  LUT4        O        Out     0.792     6.058 r      -         
csr_regfile_i.csr_update$dcsr_d$prv18                                   Net         -        -       -         -            8         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        I1       In      0.000     6.058 r      -         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        O        Out     0.606     6.664 f      -         
N_18116                                                                 Net         -        -       -         -            1         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       S        In      0.000     6.664 f      -         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       O        Out     1.045     7.709 r      -         
inp_1[122]                                                              Net         -        -       -         -            15        
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        I3       In      0.000     7.709 r      -         
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        O        Out     0.872     8.581 f      -         
ex_stage_i.i_mult.i_div.a_reg_en_0_sqmuxa                               Net         -        -       -         -            35        
ex_stage_i.flu_N_5_mux_i                                                LUT4        I2       In      0.000     8.581 f      -         
ex_stage_i.flu_N_5_mux_i                                                LUT4        O        Out     0.180     8.761 f      -         
ex_stage_i.flu_N_5_mux_i                                                Net         -        -       -         -            5         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        B        In      0.000     8.761 f      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        Z        Out     0.738     9.499 r      -         
N_817                                                                   Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        A        In      0.000     9.499 r      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        Z        Out     0.708     10.207 f     -         
N_m3_0_a2_0_2                                                           Net         -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        A        In      0.000     10.207 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        Z        Out     0.390     10.597 f     -         
num_issue6_1_N_8L16                                                     Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        C        In      0.000     10.597 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        Z        Out     0.861     11.458 f     -         
N_4_i                                                                   Net         -        -       -         -            29        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        A        In      0.000     11.458 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        Z        Out     0.909     12.367 f     -         
result_4_sqmuxa_i_2                                                     Net         -        -       -         -            64        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[30]     FD1P3DX     SP       In      0.000     12.367 f     -         
======================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.806

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.560

    Number of logic level(s):                18
    Starting point:                          ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11] / Q
    Ending point:                            issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[29] / SP
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival      No. of    
Name                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_fast[11]                 FDCE        Q        Out     0.985     0.985 r      -         
inp_0_fast[267]                                                         Net         -        -       -         -            4         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        I0       In      0.000     0.985 r      -         
csr_regfile_i.csr_rdata_sn_m65_0_a3_0_3                                 LUT2        O        Out     0.768     1.753 f      -         
inp_0_3[142]                                                            Net         -        -       -         -            6         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        I2       In      0.000     1.753 f      -         
csr_regfile_i.update_access_exception_i_a20_12                          LUT4        O        Out     0.390     2.143 f      -         
N_12553                                                                 Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        I2       In      0.000     2.143 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         LUT4        O        Out     0.390     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_1                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        I2       In      0.000     2.533 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         LUT4        O        Out     0.390     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_4                         Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        I3       In      0.000     2.923 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        LUT4        O        Out     0.390     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14_12                        Net         -        -       -         -            1         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        I3       In      0.000     3.313 f      -         
csr_regfile_i.update_access_exception_i_18_14                           LUT4        O        Out     0.801     4.114 f      -         
csr_regfile_i.update_access_exception_i_18_14                           Net         -        -       -         -            10        
commit_stage_i.commit_m2_e_0_0                                          LUT4        I2       In      0.000     4.114 f      -         
commit_stage_i.commit_m2_e_0_0                                          LUT4        O        Out     0.390     4.504 r      -         
commit_stage_i.commit_m2_e_0_0                                          Net         -        -       -         -            1         
commit_stage_i.commit_m7_i_o4                                           LUT4        I0       In      0.000     4.504 r      -         
commit_stage_i.commit_m7_i_o4                                           LUT4        O        Out     0.762     5.266 f      -         
commit_stage_i.commit_N_8                                               Net         -        -       -         -            5         
ex_stage_i.flu_m2_i_a3                                                  LUT4        I0       In      0.000     5.266 f      -         
ex_stage_i.flu_m2_i_a3                                                  LUT4        O        Out     0.792     6.058 r      -         
csr_regfile_i.csr_update$dcsr_d$prv18                                   Net         -        -       -         -            8         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        I1       In      0.000     6.058 r      -         
csr_regfile_i.set_debug_pc_o_m_3_s                                      LUT4        O        Out     0.606     6.664 f      -         
N_18116                                                                 Net         -        -       -         -            1         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       S        In      0.000     6.664 f      -         
csr_regfile_i.set_debug_pc_o_m_3                                        MUXF5       O        Out     1.045     7.709 r      -         
inp_1[122]                                                              Net         -        -       -         -            15        
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        I3       In      0.000     7.709 r      -         
ex_stage_i.i_mult.i_div.a_m2_e                                          LUT4        O        Out     0.872     8.581 f      -         
ex_stage_i.i_mult.i_div.a_reg_en_0_sqmuxa                               Net         -        -       -         -            35        
ex_stage_i.flu_N_5_mux_i                                                LUT4        I2       In      0.000     8.581 f      -         
ex_stage_i.flu_N_5_mux_i                                                LUT4        O        Out     0.180     8.761 f      -         
ex_stage_i.flu_N_5_mux_i                                                Net         -        -       -         -            5         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        B        In      0.000     8.761 f      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIQVBHR[0]            LUT4        Z        Out     0.738     9.499 r      -         
N_817                                                                   Net         -        -       -         -            4         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        A        In      0.000     9.499 r      -         
issue_stage_i.i_issue_read_operands.mult_valid_q_RNIFFRAGN3[0]          LUT4        Z        Out     0.708     10.207 f     -         
N_m3_0_a2_0_2                                                           Net         -        -       -         -            3         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        A        In      0.000     10.207 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_N_8L16           LUT4        Z        Out     0.390     10.597 f     -         
num_issue6_1_N_8L16                                                     Net         -        -       -         -            1         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        C        In      0.000     10.597 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1                  LUT4        Z        Out     0.861     11.458 f     -         
N_4_i                                                                   Net         -        -       -         -            29        
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        A        In      0.000     11.458 f     -         
issue_stage_i.i_scoreboard.issue_fifo_l0\.num_issue6_1_RNIPK09T1        LUT4        Z        Out     0.909     12.367 f     -         
result_4_sqmuxa_i_2                                                     Net         -        -       -         -            64        
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[29]     FD1P3DX     SP       In      0.000     12.367 f     -         
======================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/cpprop

Summary of Compile Points :
*************************** 
Name                                                                                                                                                                                                                      Status     Reason     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0     Mapped     No database
================================================================================================================================================================================================================================================

Process took 0h:01m:13s realtime, 0h:01m:13s cputime
# Tue Sep 10 12:21:19 2024

###########################################################]
