{
    "design_name": "bsg_async_fifo", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v", 
        "basejump_stl/bsg_async/bsg_async_fifo.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v", 
        "basejump_stl/bsg_async/bsg_async_ptr_gray.v", 
        "basejump_stl/bsg_async/bsg_launch_sync_sync.v"
    ], 
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_30_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_30_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_30_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_30_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_40_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_40_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_40_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_40_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_50_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_50_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_50_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_50_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_60_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_60_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_60_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_async_fifo_small_w_clk_60_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=16"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_30_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_30_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_30_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_30_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_40_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_40_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_40_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_40_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_50_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_50_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_50_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_50_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_60_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_60_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_60_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_async_fifo_large_w_clk_60_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_30_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_30_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_30_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_30_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_40_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_40_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_40_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_40_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_50_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_50_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_50_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_50_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_60_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_60_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_60_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_async_fifo_very_large_w_clk_60_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_30_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_30_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_30_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_30_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_40_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_40_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_40_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_40_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_50_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_50_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_50_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_50_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_60_FO4_r_clk_30_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_60_FO4_r_clk_40_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_60_FO4_r_clk_50_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_enq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_data_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_reset_i", 
                    "type": "input"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_deq_i", 
                    "type": "input"
                }, 
                {
                    "clock": "wclk", 
                    "delay": "0", 
                    "port": "w_full_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_data_o", 
                    "type": "output"
                }, 
                {
                    "clock": "rclk", 
                    "delay": "0", 
                    "port": "r_valid_o", 
                    "type": "output"
                }, 
                {
                    "name": "w_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "w_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "r_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "r_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "uses synchronous reset for both sides with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_async_fifo_medium_w_clk_60_FO4_r_clk_60_FO4", 
            "parameters": [
                "lg_size_p=10", 
                "width_p=32"
            ]
        }
    ]
}