

================================================================
== Vitis HLS Report for 'fpadd503_2_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:36:09 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    635|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_123_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_162_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_156_p2      |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_218_p2     |       and|   0|  0|  64|          64|          64|
    |ap_condition_276       |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_117_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_11_fu_229_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_188_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_32_fu_184_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_33_fu_201_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_34_fu_223_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_fu_179_p2     |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 558|         523|         523|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_221   |   9|          2|    4|          8|
    |carry_reg_98             |   9|          2|    1|          2|
    |coeff_we0_local          |   9|          2|    8|         16|
    |i_fu_56                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|   21|         43|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |R_X_load_reg_269             |  64|   0|   64|          0|
    |R_Z_load_reg_283             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |carry_reg_98                 |   1|   0|    1|          0|
    |i_fu_56                      |   4|   0|    4|          0|
    |icmp_ln23_reg_250            |   1|   0|    1|          0|
    |tempReg_reg_274              |  64|   0|   64|          0|
    |trunc_ln24_reg_254           |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  206|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fpadd503.2_Pipeline_VITIS_LOOP_23_1|  return value|
|R_X_address0    |  out|    4|   ap_memory|                                  R_X|         array|
|R_X_ce0         |  out|    1|   ap_memory|                                  R_X|         array|
|R_X_q0          |   in|   64|   ap_memory|                                  R_X|         array|
|R_Z_address0    |  out|    4|   ap_memory|                                  R_Z|         array|
|R_Z_ce0         |  out|    1|   ap_memory|                                  R_Z|         array|
|R_Z_q0          |   in|   64|   ap_memory|                                  R_Z|         array|
|coeff_address0  |  out|    6|   ap_memory|                                coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|                                coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|                                coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|                                coeff|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 8 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_221 = load i4 %i" [src/generic/fp_generic.c:24]   --->   Operation 10 'load' 'i_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_221, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 11 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_221, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 12 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 13 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %i_221" [src/generic/fp_generic.c:24]   --->   Operation 14 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 15 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %zext_ln" [src/generic/fp_generic.c:24]   --->   Operation 16 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 17 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:24]   --->   Operation 18 'load' 'R_X_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 19 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:24]   --->   Operation 20 'load' 'R_Z_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 21 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.split" [src/generic/fp_generic.c:23]   --->   Operation 22 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:24]   --->   Operation 23 'load' 'R_X_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 24 'zext' 'zext_ln24_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%tempReg = add i64 %R_X_load, i64 %zext_ln24_20" [src/generic/fp_generic.c:24]   --->   Operation 25 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:24]   --->   Operation 26 'load' 'R_Z_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 27 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 29 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %R_Z_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 31 'bitconcatenate' 'zext_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i6 %zext_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 32 'zext' 'zext_ln24_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln24_21" [src/generic/fp_generic.c:24]   --->   Operation 33 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln24 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %add_ln24, i8 255" [src/generic/fp_generic.c:24]   --->   Operation 34 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_34)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 35 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_34)   --->   "%xor_ln24_32 = xor i64 %R_Z_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 36 'xor' 'xor_ln24_32' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_34)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_32" [src/generic/fp_generic.c:24]   --->   Operation 37 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_11)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 38 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_11)   --->   "%xor_ln24_33 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 39 'xor' 'xor_ln24_33' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_11)   --->   "%trunc_ln24_9 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 40 'trunc' 'trunc_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_11)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_33, i63 %trunc_ln24_9" [src/generic/fp_generic.c:24]   --->   Operation 41 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_11)   --->   "%and_ln24 = and i64 %R_X_load, i64 %xor_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 42 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_34 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 43 'xor' 'xor_ln24_34' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_11 = or i64 %xor_ln24_34, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 44 'or' 'or_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_11, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 45 'bitselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 46 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln20                 (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i_221                      (load                  ) [ 0000]
icmp_ln23                  (icmp                  ) [ 0111]
add_ln23                   (add                   ) [ 0000]
br_ln23                    (br                    ) [ 0000]
trunc_ln24                 (trunc                 ) [ 0111]
zext_ln                    (bitconcatenate        ) [ 0000]
zext_ln24                  (zext                  ) [ 0000]
R_X_addr                   (getelementptr         ) [ 0010]
R_Z_addr                   (getelementptr         ) [ 0010]
store_ln20                 (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
R_X_load                   (load                  ) [ 0101]
zext_ln24_20               (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
R_Z_load                   (load                  ) [ 0101]
specpipeline_ln20          (specpipeline          ) [ 0000]
speclooptripcount_ln20     (speclooptripcount     ) [ 0000]
specloopname_ln23          (specloopname          ) [ 0000]
add_ln24                   (add                   ) [ 0000]
zext_ln24_s                (bitconcatenate        ) [ 0000]
zext_ln24_21               (zext                  ) [ 0000]
coeff_addr                 (getelementptr         ) [ 0000]
store_ln24                 (store                 ) [ 0000]
xor_ln24                   (xor                   ) [ 0000]
xor_ln24_32                (xor                   ) [ 0000]
or_ln24                    (or                    ) [ 0000]
bit_sel                    (bitselect             ) [ 0000]
xor_ln24_33                (xor                   ) [ 0000]
trunc_ln24_9               (trunc                 ) [ 0000]
xor_ln24_s                 (bitconcatenate        ) [ 0000]
and_ln24                   (and                   ) [ 0000]
xor_ln24_34                (xor                   ) [ 0000]
or_ln24_11                 (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln23                    (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_Z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="R_X_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_X_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="R_Z_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="coeff_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln24_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="carry_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="carry_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln20_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_221_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_221/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln23_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln23_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln24_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln24_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln20_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln24_20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_20/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tempReg_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln24_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln24_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="2"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln24_s/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln24_21_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_21/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="xor_ln24_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln24_32_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="0" index="1" bw="64" slack="1"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_32/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln24_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bit_sel_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="1"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln24_33_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_33/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln24_9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_9/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln24_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="63" slack="0"/>
<pin id="214" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln24_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln24_34_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_34/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln24_11_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_11/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln23_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln24_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="2"/>
<pin id="256" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="259" class="1005" name="R_X_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="R_Z_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="R_X_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_X_load "/>
</bind>
</comp>

<comp id="274" class="1005" name="tempReg_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="283" class="1005" name="R_Z_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="151"><net_src comp="123" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="102" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="67" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="162" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="183"><net_src comp="162" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="179" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="201" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="188" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="162" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="56" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="253"><net_src comp="117" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="129" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="262"><net_src comp="60" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="267"><net_src comp="73" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="272"><net_src comp="67" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="277"><net_src comp="156" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="286"><net_src comp="80" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="292"><net_src comp="235" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_X | {}
	Port: R_Z | {}
	Port: coeff | {3 }
 - Input state : 
	Port: fpadd503.2_Pipeline_VITIS_LOOP_23_1 : R_X | {1 2 }
	Port: fpadd503.2_Pipeline_VITIS_LOOP_23_1 : R_Z | {1 2 }
	Port: fpadd503.2_Pipeline_VITIS_LOOP_23_1 : coeff | {}
  - Chain level:
	State 1
		store_ln20 : 1
		i_221 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		trunc_ln24 : 2
		zext_ln : 3
		zext_ln24 : 4
		R_X_addr : 5
		R_X_load : 6
		R_Z_addr : 5
		R_Z_load : 6
		store_ln20 : 3
	State 2
		zext_ln24_20 : 1
		tempReg : 2
	State 3
		zext_ln24_21 : 1
		coeff_addr : 2
		store_ln24 : 3
		xor_ln24 : 1
		or_ln24 : 1
		xor_ln24_33 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		xor_ln24_34 : 1
		or_ln24_11 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln24_fu_179   |    0    |    64   |
|    xor   |  xor_ln24_32_fu_184 |    0    |    64   |
|          |  xor_ln24_33_fu_201 |    0    |    2    |
|          |  xor_ln24_34_fu_223 |    0    |    64   |
|----------|---------------------|---------|---------|
|          |   add_ln23_fu_123   |    0    |    13   |
|    add   |    tempReg_fu_156   |    0    |    71   |
|          |   add_ln24_fu_162   |    0    |    71   |
|----------|---------------------|---------|---------|
|    or    |    or_ln24_fu_188   |    0    |    64   |
|          |  or_ln24_11_fu_229  |    0    |    64   |
|----------|---------------------|---------|---------|
|    and   |   and_ln24_fu_218   |    0    |    64   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln23_fu_117  |    0    |    13   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln24_fu_129  |    0    |    0    |
|          | trunc_ln24_9_fu_207 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    zext_ln_fu_133   |    0    |    0    |
|bitconcatenate|  zext_ln24_s_fu_167 |    0    |    0    |
|          |  xor_ln24_s_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln24_fu_141  |    0    |    0    |
|   zext   | zext_ln24_20_fu_152 |    0    |    0    |
|          | zext_ln24_21_fu_174 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|    bit_sel_fu_194   |    0    |    0    |
|          |      tmp_fu_235     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   554   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| R_X_addr_reg_259 |    4   |
| R_X_load_reg_269 |   64   |
| R_Z_addr_reg_264 |    4   |
| R_Z_load_reg_283 |   64   |
|   carry_reg_98   |    1   |
|     i_reg_243    |    4   |
| icmp_ln23_reg_250|    1   |
|  tempReg_reg_274 |   64   |
|    tmp_reg_289   |    1   |
|trunc_ln24_reg_254|    3   |
+------------------+--------+
|       Total      |   210  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_80 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   210  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   210  |   572  |
+-----------+--------+--------+--------+
