set a(0-790) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1079 {}}} SUCCS {{66 0 0 0-793 {}} {258 0 0 0-784 {}} {256 0 0 0-1079 {}}} CYCLES {}}
set a(0-791) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1076 {}}} SUCCS {{66 0 0 0-793 {}} {130 0 0 0-784 {}} {256 0 0 0-1076 {}}} CYCLES {}}
set a(0-792) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-784 {}}} CYCLES {}}
set a(0-793) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-791 {}} {66 0 0 0-790 {}}} SUCCS {{66 0 0 0-1070 {}} {66 0 0 0-1073 {}} {66 0 0 0-1076 {}} {66 0 0 0-1079 {}} {66 0 0 0-1082 {}}} CYCLES {}}
set a(0-794) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-795 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-795) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-794 {}}} SUCCS {{131 0 0 0-796 {}} {130 0 0 0-784 {}} {130 0 0 0-1066 {}} {130 0 0 0-1067 {}} {146 0 0 0-1068 {}}} CYCLES {}}
set a(0-796) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-795 {}} {772 0 0 0-784 {}}} SUCCS {{259 0 0 0-784 {}}} CYCLES {}}
set a(0-797) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-1065 {}}} SUCCS {{259 0 0 0-798 {}} {130 0 0 0-785 {}} {256 0 0 0-1065 {}}} CYCLES {}}
set a(0-798) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-797 {}}} SUCCS {{258 0 0 0-785 {}}} CYCLES {}}
set a(0-799) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-785 {}}} SUCCS {{258 0 0 0-785 {}}} CYCLES {}}
set a(0-800) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-785 {}}} SUCCS {{259 0 0 0-785 {}}} CYCLES {}}
set a(0-801) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1057 {}}} SUCCS {{259 0 0 0-802 {}} {256 0 0 0-1057 {}}} CYCLES {}}
set a(0-802) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-801 {}}} SUCCS {{128 0 0 0-814 {}} {64 0 0 0-786 {}}} CYCLES {}}
set a(0-803) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-33 LOC {0 1.0 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999} PREDS {} SUCCS {{259 0 0 0-804 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-804) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-34 LOC {0 1.0 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999} PREDS {{259 0 0 0-803 {}}} SUCCS {{259 0 0 0-805 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-805) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-35 LOC {1 0.0 1 0.18786529999999999 1 0.18786529999999999 1 0.305990175 1 0.305990175} PREDS {{259 0 0 0-804 {}}} SUCCS {{259 0 0 0-806 {}} {130 0 0 0-786 {}} {258 0 0 0-873 {}} {258 0 0 0-932 {}}} CYCLES {}}
set a(0-806) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-36 LOC {1 0.118125 1 0.3059903 1 0.3059903 1 0.374740175 1 0.374740175} PREDS {{259 0 0 0-805 {}}} SUCCS {{258 0 0 0-809 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-807) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.37474029999999997} PREDS {{774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-808 {}} {130 0 0 0-786 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-808) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-38 LOC {0 1.0 1 0.0 1 0.0 1 0.37474029999999997} PREDS {{259 0 0 0-807 {}}} SUCCS {{259 0 0 0-809 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-809) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.75 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-39 LOC {1 0.18687499999999999 1 0.37474029999999997 1 0.37474029999999997 1 0.843749919 1 0.843749919} PREDS {{259 0 0 0-808 {}} {258 0 0 0-806 {}}} SUCCS {{259 0 0 0-810 {}} {258 0 0 0-812 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-810) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-40 LOC {1 0.6558847 1 0.84375 1 0.84375 1 0.84375} PREDS {{259 0 0 0-809 {}}} SUCCS {{259 0 0.750 0-811 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-811) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-810 {}}} SUCCS {{258 0 0 0-786 {}}} CYCLES {}}
set a(0-812) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-42 LOC {1 0.6558847 1 0.84375 1 0.84375 1 0.84375} PREDS {{258 0 0 0-809 {}}} SUCCS {{259 0 0.750 0-813 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-813) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-812 {}}} SUCCS {{258 0 0 0-786 {}}} CYCLES {}}
set a(0-814) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-802 {}} {772 0 0 0-786 {}}} SUCCS {{259 0 0 0-786 {}}} CYCLES {}}
set a(0-815) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {{774 0 0 0-862 {}}} SUCCS {{259 0 0 0-816 {}} {130 0 0 0-861 {}} {256 0 0 0-862 {}}} CYCLES {}}
set a(0-816) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(11-2) TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-46 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-815 {}}} SUCCS {{258 0 0 0-819 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-817) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-47 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {} SUCCS {{259 0 0 0-818 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-818) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#1 TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-48 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-817 {}}} SUCCS {{259 0 0 0-819 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-819) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.03 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-49 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-818 {}} {258 0 0 0-816 {}}} SUCCS {{258 0 0 0-822 {}} {258 0 0 0-846 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-820) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-862 {}}} SUCCS {{259 0 0 0-821 {}} {130 0 0 0-861 {}} {256 0 0 0-862 {}}} CYCLES {}}
set a(0-821) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0)#1 TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-51 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-820 {}}} SUCCS {{259 0 0 0-822 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-822) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-52 LOC {1 0.129375 1 0.75 1 0.75 5 0.75} PREDS {{259 0 0 0-821 {}} {258 0 0 0-819 {}}} SUCCS {{259 0 1.500 0-823 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-822 {}} {774 0 1.500 0-854 {}} {774 0 1.500 0-847 {}}} SUCCS {{258 0 0 0-839 {}} {256 0 0 0-847 {}} {258 0 0 0-849 {}} {256 0 0 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-824) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-825 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-825) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#2 TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-55 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-824 {}}} SUCCS {{259 0 0 0-826 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-826) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-56 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-825 {}}} SUCCS {{258 0 0 0-828 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-827) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-57 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-828 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-828) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.07 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-58 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-827 {}} {258 0 0 0-826 {}}} SUCCS {{258 0 0 0-831 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-829) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-862 {}}} SUCCS {{259 0 0 0-830 {}} {130 0 0 0-861 {}} {256 0 0 0-862 {}}} CYCLES {}}
set a(0-830) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-60 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-829 {}}} SUCCS {{259 0 0 0-831 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-831) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-61 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-830 {}} {258 0 0 0-828 {}}} SUCCS {{259 0 1.500 0-832 {}} {258 0 1.500 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-832) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-62 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-831 {}} {774 0 1.500 0-854 {}} {774 0 1.500 0-847 {}}} SUCCS {{259 0 0 0-833 {}} {256 0 0 0-847 {}} {256 0 0 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-833) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-63 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-832 {}} {128 0 0 0-837 {}}} SUCCS {{258 0 0 0-837 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-834) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-64 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-837 {}}} SUCCS {{258 0 0 0-837 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-835) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-65 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-837 {}}} SUCCS {{258 0 0 0-837 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-836) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-66 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-837 {}}} SUCCS {{259 0 0 0-837 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-837) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-67 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-836 {}} {258 0 0 0-835 {}} {258 0 0 0-834 {}} {258 0 0 0-833 {}}} SUCCS {{128 0 0 0-833 {}} {128 0 0 0-834 {}} {128 0 0 0-835 {}} {128 0 0 0-836 {}} {259 0 0 0-838 {}}} CYCLES {}}
set a(0-838) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-68 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-837 {}}} SUCCS {{259 0 0 0-839 {}} {258 0 0 0-848 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-839) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-69 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-838 {}} {258 0 0 0-823 {}}} SUCCS {{259 0 0 0-840 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-840) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-70 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-839 {}} {128 0 0 0-842 {}}} SUCCS {{258 0 0 0-842 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-841) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-71 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-842 {}}} SUCCS {{259 0 0 0-842 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-842) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-72 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-841 {}} {258 0 0 0-840 {}}} SUCCS {{128 0 0 0-840 {}} {128 0 0 0-841 {}} {259 0 0 0-843 {}}} CYCLES {}}
set a(0-843) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-73 LOC {7 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-842 {}}} SUCCS {{258 0 1.500 0-847 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-844) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.75} PREDS {{774 0 0 0-862 {}}} SUCCS {{259 0 0 0-845 {}} {130 0 0 0-861 {}} {256 0 0 0-862 {}}} CYCLES {}}
set a(0-845) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0) TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-75 LOC {0 1.0 1 0.0 1 0.0 7 0.75} PREDS {{259 0 0 0-844 {}}} SUCCS {{259 0 0 0-846 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-846) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-76 LOC {1 0.129375 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-845 {}} {258 0 0 0-819 {}}} SUCCS {{259 0 1.500 0-847 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-847) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-77 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-847 {}} {259 0 1.500 0-846 {}} {258 0 1.500 0-843 {}} {256 0 0 0-832 {}} {256 0 0 0-823 {}} {774 0 0 0-854 {}}} SUCCS {{774 0 1.500 0-823 {}} {774 0 1.500 0-832 {}} {774 0 0 0-847 {}} {258 0 0 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-848) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-78 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-838 {}}} SUCCS {{259 0 0 0-849 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-849) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-79 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-848 {}} {258 0 0 0-823 {}}} SUCCS {{259 0 0 0-850 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-850) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-80 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-849 {}} {128 0 0 0-852 {}}} SUCCS {{258 0 0 0-852 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-851) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-81 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-852 {}}} SUCCS {{259 0 0 0-852 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-852) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-82 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-851 {}} {258 0 0 0-850 {}}} SUCCS {{128 0 0 0-850 {}} {128 0 0 0-851 {}} {259 0 0 0-853 {}}} CYCLES {}}
set a(0-853) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-83 LOC {7 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-852 {}}} SUCCS {{259 0 1.500 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-84 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-854 {}} {259 0 1.500 0-853 {}} {258 0 0 0-847 {}} {256 0 0 0-832 {}} {258 0 1.500 0-831 {}} {256 0 0 0-823 {}}} SUCCS {{774 0 1.500 0-823 {}} {774 0 1.500 0-832 {}} {774 0 0 0-847 {}} {774 0 0 0-854 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-855) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-85 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 9 0.6812500499999999} PREDS {{774 0 0 0-862 {}}} SUCCS {{259 0 0 0-856 {}} {130 0 0 0-861 {}} {256 0 0 0-862 {}}} CYCLES {}}
set a(0-856) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-86 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 9 0.851874925} PREDS {{259 0 0 0-855 {}}} SUCCS {{259 0 0 0-857 {}} {130 0 0 0-861 {}} {258 0 0 0-862 {}}} CYCLES {}}
set a(0-857) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-87 LOC {1 0.170625 1 0.85187505 1 0.85187505 9 0.85187505} PREDS {{259 0 0 0-856 {}}} SUCCS {{259 0 0 0-858 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-858) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-88 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 9 0.999999925} PREDS {{259 0 0 0-857 {}}} SUCCS {{259 0 0 0-859 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-859) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-89 LOC {1 0.31874995 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-858 {}}} SUCCS {{259 0 0 0-860 {}} {130 0 0 0-861 {}}} CYCLES {}}
set a(0-860) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-90 LOC {1 0.31874995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-859 {}}} SUCCS {{259 0 0 0-861 {}}} CYCLES {}}
set a(0-861) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-786 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-91 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-860 {}} {130 0 0 0-859 {}} {130 0 0 0-858 {}} {130 0 0 0-857 {}} {130 0 0 0-856 {}} {130 0 0 0-855 {}} {130 0 0 0-854 {}} {130 0 0 0-853 {}} {130 0 0 0-851 {}} {130 0 0 0-850 {}} {130 0 0 0-849 {}} {130 0 0 0-848 {}} {130 0 0 0-847 {}} {130 0 0 0-846 {}} {130 0 0 0-845 {}} {130 0 0 0-844 {}} {130 0 0 0-843 {}} {130 0 0 0-841 {}} {130 0 0 0-840 {}} {130 0 0 0-839 {}} {130 0 0 0-838 {}} {130 0 0 0-836 {}} {130 0 0 0-835 {}} {130 0 0 0-834 {}} {130 0 0 0-833 {}} {130 0 0 0-832 {}} {130 0 0 0-831 {}} {130 0 0 0-830 {}} {130 0 0 0-829 {}} {130 0 0 0-828 {}} {130 0 0 0-827 {}} {130 0 0 0-826 {}} {130 0 0 0-825 {}} {130 0 0 0-824 {}} {130 0 0 0-823 {}} {130 0 0 0-822 {}} {130 0 0 0-821 {}} {130 0 0 0-820 {}} {130 0 0 0-819 {}} {130 0 0 0-818 {}} {130 0 0 0-817 {}} {130 0 0 0-816 {}} {130 0 0 0-815 {}}} SUCCS {{129 0 0 0-862 {}}} CYCLES {}}
set a(0-862) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-862 {}} {129 0 0 0-861 {}} {258 0 0 0-856 {}} {256 0 0 0-855 {}} {256 0 0 0-844 {}} {256 0 0 0-829 {}} {256 0 0 0-820 {}} {256 0 0 0-815 {}}} SUCCS {{774 0 0 0-815 {}} {774 0 0 0-820 {}} {774 0 0 0-829 {}} {774 0 0 0-844 {}} {774 0 0 0-855 {}} {772 0 0 0-862 {}}} CYCLES {}}
set a(0-786) {CHI {0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {110700 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 110700 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 110700 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {1107010.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-92 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-814 {}} {258 0 0 0-813 {}} {130 0 0 0-812 {}} {258 0 0 0-811 {}} {130 0 0 0-810 {}} {130 0 0 0-809 {}} {130 0 0 0-808 {}} {130 0 0 0-807 {}} {130 0 0 0-806 {}} {130 0 0 0-805 {}} {130 0 0 0-804 {}} {130 0 0 0-803 {}} {64 0 0 0-802 {}} {774 0 0 0-1049 {}}} SUCCS {{772 0 0 0-814 {}} {131 0 0 0-863 {}} {130 0 0 0-864 {}} {130 0 0 0-865 {}} {130 0 0 0-866 {}} {130 0 0 0-867 {}} {130 0 0 0-868 {}} {130 0 0 0-869 {}} {130 0 0 0-870 {}} {130 0 0 0-871 {}} {130 0 0 0-872 {}} {64 0 0 0-787 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-863) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-93 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{131 0 0 0-786 {}}} SUCCS {{259 0 0 0-864 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-864) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-94 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-863 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-865 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-865) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-95 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-864 {}} {130 0 0 0-786 {}}} SUCCS {{258 0 0 0-869 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-866) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-96 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{130 0 0 0-786 {}} {774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-867 {}} {130 0 0 0-872 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-867) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#4 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-97 LOC {2 1.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{259 0 0 0-866 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-868 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-868) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-98 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-867 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-869 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-869) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-99 LOC {3 0.0 3 0.8650000499999999 3 0.8650000499999999 3 0.9999999249999999 3 0.9999999249999999} PREDS {{259 0 0 0-868 {}} {258 0 0 0-865 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-870 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-870) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-100 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-869 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-871 {}} {130 0 0 0-872 {}}} CYCLES {}}
set a(0-871) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-101 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-870 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-872 {}}} CYCLES {}}
set a(0-872) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-102 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-871 {}} {130 0 0 0-870 {}} {130 0 0 0-869 {}} {130 0 0 0-868 {}} {130 0 0 0-867 {}} {130 0 0 0-866 {}} {130 0 0 0-865 {}} {130 0 0 0-864 {}} {130 0 0 0-863 {}} {130 0 0 0-786 {}}} SUCCS {{128 0 0 0-880 {}} {64 0 0 0-787 {}}} CYCLES {}}
set a(0-873) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-103 LOC {1 0.118125 2 0.30104615 2 0.30104615 2 0.36979602500000003 2 0.36979602500000003} PREDS {{258 0 0 0-805 {}}} SUCCS {{258 0 0 0-877 {}} {130 0 0 0-787 {}} {258 0 0 0-1001 {}}} CYCLES {}}
set a(0-874) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-104 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.36979615} PREDS {{774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-875 {}} {130 0 0 0-787 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-875) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#5 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-105 LOC {0 1.0 2 0.0 2 0.0 2 0.36979615} PREDS {{259 0 0 0-874 {}}} SUCCS {{259 0 0 0-876 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-876) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-106 LOC {0 1.0 2 0.36979615 2 0.36979615 2 0.36979615} PREDS {{259 0 0 0-875 {}}} SUCCS {{259 0 0 0-877 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-877) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-107 LOC {1 0.18687499999999999 2 0.36979615 2 0.36979615 2 0.8437499104999999 2 0.8437499104999999} PREDS {{259 0 0 0-876 {}} {258 0 0 0-873 {}}} SUCCS {{259 0 0.750 0-878 {}} {258 0 0.750 0-879 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-878) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-108 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 0.750 0-877 {}}} SUCCS {{258 0 0 0-787 {}}} CYCLES {}}
set a(0-879) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-109 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 0.750 0-877 {}}} SUCCS {{258 0 0 0-787 {}}} CYCLES {}}
set a(0-880) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-110 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-872 {}} {772 0 0 0-787 {}}} SUCCS {{259 0 0 0-787 {}}} CYCLES {}}
set a(0-881) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.616875} PREDS {{774 0 0 0-921 {}}} SUCCS {{259 0 0 0-882 {}} {130 0 0 0-920 {}} {256 0 0 0-921 {}}} CYCLES {}}
set a(0-882) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0) TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-112 LOC {0 1.0 1 0.0 1 0.0 5 0.616875} PREDS {{259 0 0 0-881 {}}} SUCCS {{258 0 0 0-886 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-883) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.616875} PREDS {} SUCCS {{259 0 0 0-884 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-884) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#6 TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-114 LOC {0 1.0 1 0.0 1 0.0 5 0.616875} PREDS {{259 0 0 0-883 {}}} SUCCS {{259 0 0 0-885 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-885) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-115 LOC {0 1.0 1 0.616875 1 0.616875 5 0.616875} PREDS {{259 0 0 0-884 {}}} SUCCS {{259 0 0 0-886 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-886) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-116 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-885 {}} {258 0 0 0-882 {}}} SUCCS {{259 0 1.500 0-887 {}} {258 0 1.500 0-908 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-887) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-117 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-886 {}} {774 0 1.500 0-915 {}} {774 0 1.500 0-908 {}}} SUCCS {{258 0 0 0-903 {}} {256 0 0 0-908 {}} {258 0 0 0-910 {}} {256 0 0 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-888) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-118 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-889 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-889) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#7 TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-119 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-888 {}}} SUCCS {{259 0 0 0-890 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-890) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-120 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-889 {}}} SUCCS {{258 0 0 0-892 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-891) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-121 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-892 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-892) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.07 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-122 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-891 {}} {258 0 0 0-890 {}}} SUCCS {{258 0 0 0-895 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-893) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-123 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-921 {}}} SUCCS {{259 0 0 0-894 {}} {130 0 0 0-920 {}} {256 0 0 0-921 {}}} CYCLES {}}
set a(0-894) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0)#1 TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-124 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-893 {}}} SUCCS {{259 0 0 0-895 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-895) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-125 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-894 {}} {258 0 0 0-892 {}}} SUCCS {{259 0 1.500 0-896 {}} {258 0 1.500 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-896) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-126 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-895 {}} {774 0 1.500 0-915 {}} {774 0 1.500 0-908 {}}} SUCCS {{259 0 0 0-897 {}} {256 0 0 0-908 {}} {256 0 0 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-897) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-127 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-896 {}} {128 0 0 0-901 {}}} SUCCS {{258 0 0 0-901 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-898) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-128 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-901 {}}} SUCCS {{258 0 0 0-901 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-899) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-129 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-901 {}}} SUCCS {{258 0 0 0-901 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-900) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-130 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-901 {}}} SUCCS {{259 0 0 0-901 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-901) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-131 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-900 {}} {258 0 0 0-899 {}} {258 0 0 0-898 {}} {258 0 0 0-897 {}}} SUCCS {{128 0 0 0-897 {}} {128 0 0 0-898 {}} {128 0 0 0-899 {}} {128 0 0 0-900 {}} {259 0 0 0-902 {}}} CYCLES {}}
set a(0-902) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-132 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-901 {}}} SUCCS {{259 0 0 0-903 {}} {258 0 0 0-909 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-903) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-133 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-902 {}} {258 0 0 0-887 {}}} SUCCS {{259 0 0 0-904 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-904) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-134 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-903 {}} {128 0 0 0-906 {}}} SUCCS {{258 0 0 0-906 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-905) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-135 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-906 {}}} SUCCS {{259 0 0 0-906 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-906) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-136 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-905 {}} {258 0 0 0-904 {}}} SUCCS {{128 0 0 0-904 {}} {128 0 0 0-905 {}} {259 0 0 0-907 {}}} CYCLES {}}
set a(0-907) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-137 LOC {7 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-906 {}}} SUCCS {{259 0 1.500 0-908 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-908) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-138 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-908 {}} {259 0 1.500 0-907 {}} {256 0 0 0-896 {}} {256 0 0 0-887 {}} {258 0 1.500 0-886 {}} {774 0 0 0-915 {}}} SUCCS {{774 0 1.500 0-887 {}} {774 0 1.500 0-896 {}} {774 0 0 0-908 {}} {258 0 0 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-909) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-139 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-902 {}}} SUCCS {{259 0 0 0-910 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-910) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-140 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-909 {}} {258 0 0 0-887 {}}} SUCCS {{259 0 0 0-911 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-911) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-141 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-910 {}} {128 0 0 0-913 {}}} SUCCS {{258 0 0 0-913 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-912) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-142 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-913 {}}} SUCCS {{259 0 0 0-913 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-913) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-143 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-912 {}} {258 0 0 0-911 {}}} SUCCS {{128 0 0 0-911 {}} {128 0 0 0-912 {}} {259 0 0 0-914 {}}} CYCLES {}}
set a(0-914) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-144 LOC {7 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-913 {}}} SUCCS {{259 0 1.500 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-915) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-145 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-915 {}} {259 0 1.500 0-914 {}} {258 0 0 0-908 {}} {256 0 0 0-896 {}} {258 0 1.500 0-895 {}} {256 0 0 0-887 {}}} SUCCS {{774 0 1.500 0-887 {}} {774 0 1.500 0-896 {}} {774 0 0 0-908 {}} {774 0 0 0-915 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-916) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-146 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-921 {}}} SUCCS {{259 0 0 0-917 {}} {130 0 0 0-920 {}} {256 0 0 0-921 {}}} CYCLES {}}
set a(0-917) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0)#2 TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-147 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-916 {}}} SUCCS {{259 0 0 0-918 {}} {130 0 0 0-920 {}}} CYCLES {}}
set a(0-918) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-148 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-917 {}}} SUCCS {{259 0 0 0-919 {}} {130 0 0 0-920 {}} {258 0 0 0-921 {}}} CYCLES {}}
set a(0-919) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(12) TYPE READSLICE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-149 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-918 {}}} SUCCS {{259 0 0 0-920 {}}} CYCLES {}}
set a(0-920) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-787 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-150 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-919 {}} {130 0 0 0-918 {}} {130 0 0 0-917 {}} {130 0 0 0-916 {}} {130 0 0 0-915 {}} {130 0 0 0-914 {}} {130 0 0 0-912 {}} {130 0 0 0-911 {}} {130 0 0 0-910 {}} {130 0 0 0-909 {}} {130 0 0 0-908 {}} {130 0 0 0-907 {}} {130 0 0 0-905 {}} {130 0 0 0-904 {}} {130 0 0 0-903 {}} {130 0 0 0-902 {}} {130 0 0 0-900 {}} {130 0 0 0-899 {}} {130 0 0 0-898 {}} {130 0 0 0-897 {}} {130 0 0 0-896 {}} {130 0 0 0-895 {}} {130 0 0 0-894 {}} {130 0 0 0-893 {}} {130 0 0 0-892 {}} {130 0 0 0-891 {}} {130 0 0 0-890 {}} {130 0 0 0-889 {}} {130 0 0 0-888 {}} {130 0 0 0-887 {}} {130 0 0 0-886 {}} {130 0 0 0-885 {}} {130 0 0 0-884 {}} {130 0 0 0-883 {}} {130 0 0 0-882 {}} {130 0 0 0-881 {}}} SUCCS {{129 0 0 0-921 {}}} CYCLES {}}
set a(0-921) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-921 {}} {129 0 0 0-920 {}} {258 0 0 0-918 {}} {256 0 0 0-916 {}} {256 0 0 0-893 {}} {256 0 0 0-881 {}}} SUCCS {{774 0 0 0-881 {}} {774 0 0 0-893 {}} {774 0 0 0-916 {}} {772 0 0 0-921 {}}} CYCLES {}}
set a(0-787) {CHI {0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {110700 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 110700 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 110700 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {1107010.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-151 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-880 {}} {258 0 0 0-879 {}} {258 0 0 0-878 {}} {130 0 0 0-877 {}} {130 0 0 0-876 {}} {130 0 0 0-875 {}} {130 0 0 0-874 {}} {130 0 0 0-873 {}} {64 0 0 0-872 {}} {64 0 0 0-786 {}} {774 0 0 0-1049 {}}} SUCCS {{772 0 0 0-880 {}} {131 0 0 0-922 {}} {130 0 0 0-923 {}} {130 0 0 0-924 {}} {130 0 0 0-925 {}} {130 0 0 0-926 {}} {130 0 0 0-927 {}} {130 0 0 0-928 {}} {130 0 0 0-929 {}} {130 0 0 0-930 {}} {130 0 0 0-931 {}} {64 0 0 0-788 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-922) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-152 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-787 {}}} SUCCS {{259 0 0 0-923 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-923) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-153 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-922 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-924 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-924) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-154 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-923 {}} {130 0 0 0-787 {}}} SUCCS {{258 0 0 0-928 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-925) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-155 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-787 {}} {774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-926 {}} {130 0 0 0-931 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-926) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#8 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-156 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-925 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-927 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-927) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-157 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-926 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-928 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-928) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-158 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-927 {}} {258 0 0 0-924 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-929 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-929) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-159 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-928 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-930 {}} {130 0 0 0-931 {}}} CYCLES {}}
set a(0-930) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-160 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-929 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-931 {}}} CYCLES {}}
set a(0-931) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-161 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-930 {}} {130 0 0 0-929 {}} {130 0 0 0-928 {}} {130 0 0 0-927 {}} {130 0 0 0-926 {}} {130 0 0 0-925 {}} {130 0 0 0-924 {}} {130 0 0 0-923 {}} {130 0 0 0-922 {}} {130 0 0 0-787 {}}} SUCCS {{128 0 0 0-941 {}} {64 0 0 0-788 {}}} CYCLES {}}
set a(0-932) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-162 LOC {1 0.118125 3 0.30104615 3 0.30104615 3 0.36979602500000003 3 0.36979602500000003} PREDS {{258 0 0 0-805 {}}} SUCCS {{258 0 0 0-936 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-933) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-163 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.36979615} PREDS {{774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-934 {}} {130 0 0 0-788 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-934) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#9 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-164 LOC {0 1.0 3 0.0 3 0.0 3 0.36979615} PREDS {{259 0 0 0-933 {}}} SUCCS {{259 0 0 0-935 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-935) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-165 LOC {0 1.0 3 0.36979615 3 0.36979615 3 0.36979615} PREDS {{259 0 0 0-934 {}}} SUCCS {{259 0 0 0-936 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-936) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-166 LOC {1 0.18687499999999999 3 0.36979615 3 0.36979615 3 0.8437499104999999 3 0.8437499104999999} PREDS {{259 0 0 0-935 {}} {258 0 0 0-932 {}}} SUCCS {{259 0 0 0-937 {}} {258 0 0 0-939 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-937) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-167 LOC {1 0.66082885 3 0.84375 3 0.84375 3 0.84375} PREDS {{259 0 0 0-936 {}}} SUCCS {{259 0 0.750 0-938 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-168 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-937 {}}} SUCCS {{258 0 0 0-788 {}}} CYCLES {}}
set a(0-939) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-169 LOC {1 0.66082885 3 0.84375 3 0.84375 3 0.84375} PREDS {{258 0 0 0-936 {}}} SUCCS {{259 0 0.750 0-940 {}} {130 0 0 0-788 {}}} CYCLES {}}
set a(0-940) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-170 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-939 {}}} SUCCS {{258 0 0 0-788 {}}} CYCLES {}}
set a(0-941) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-171 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-931 {}} {772 0 0 0-788 {}}} SUCCS {{259 0 0 0-788 {}}} CYCLES {}}
set a(0-942) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.61875} PREDS {{774 0 0 0-988 {}}} SUCCS {{259 0 0 0-943 {}} {130 0 0 0-987 {}} {256 0 0 0-988 {}}} CYCLES {}}
set a(0-943) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-1) TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-173 LOC {0 1.0 1 0.0 1 0.0 5 0.61875} PREDS {{259 0 0 0-942 {}}} SUCCS {{258 0 0 0-947 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-944) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.61875} PREDS {} SUCCS {{259 0 0 0-945 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-945) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#10 TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-175 LOC {0 1.0 1 0.0 1 0.0 5 0.61875} PREDS {{259 0 0 0-944 {}}} SUCCS {{259 0 0 0-946 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-946) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-176 LOC {0 1.0 1 0.61875 1 0.61875 5 0.61875} PREDS {{259 0 0 0-945 {}}} SUCCS {{259 0 0 0-947 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-947) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-177 LOC {1 0.0 1 0.61875 1 0.61875 1 0.7499998750000001 5 0.7499998750000001} PREDS {{259 0 0 0-946 {}} {258 0 0 0-943 {}}} SUCCS {{258 0 0 0-950 {}} {258 0 0 0-974 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-948) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-178 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-988 {}}} SUCCS {{259 0 0 0-949 {}} {130 0 0 0-987 {}} {256 0 0 0-988 {}}} CYCLES {}}
set a(0-949) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(0)#1 TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-179 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-948 {}}} SUCCS {{259 0 0 0-950 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-950) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-180 LOC {1 0.13125 1 0.75 1 0.75 5 0.75} PREDS {{259 0 0 0-949 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 1.500 0-951 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-951) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-181 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-950 {}} {774 0 1.500 0-982 {}} {774 0 1.500 0-975 {}}} SUCCS {{258 0 0 0-967 {}} {256 0 0 0-975 {}} {258 0 0 0-977 {}} {256 0 0 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-952) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-182 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-953 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-953) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#11 TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-183 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-952 {}}} SUCCS {{259 0 0 0-954 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-954) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-184 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-953 {}}} SUCCS {{258 0 0 0-956 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-955) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-185 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-956 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-956) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.07 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-186 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-955 {}} {258 0 0 0-954 {}}} SUCCS {{258 0 0 0-959 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-957) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-187 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-988 {}}} SUCCS {{259 0 0 0-958 {}} {130 0 0 0-987 {}} {256 0 0 0-988 {}}} CYCLES {}}
set a(0-958) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-0) TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-188 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-957 {}}} SUCCS {{259 0 0 0-959 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-959) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-189 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-958 {}} {258 0 0 0-956 {}}} SUCCS {{259 0 1.500 0-960 {}} {258 0 1.500 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-960) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-190 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-959 {}} {774 0 1.500 0-982 {}} {774 0 1.500 0-975 {}}} SUCCS {{259 0 0 0-961 {}} {256 0 0 0-975 {}} {256 0 0 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-961) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-191 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-960 {}} {128 0 0 0-965 {}}} SUCCS {{258 0 0 0-965 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-962) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-192 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-965 {}}} SUCCS {{258 0 0 0-965 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-963) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-193 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-965 {}}} SUCCS {{258 0 0 0-965 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-964) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-194 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-965 {}}} SUCCS {{259 0 0 0-965 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-965) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-195 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-964 {}} {258 0 0 0-963 {}} {258 0 0 0-962 {}} {258 0 0 0-961 {}}} SUCCS {{128 0 0 0-961 {}} {128 0 0 0-962 {}} {128 0 0 0-963 {}} {128 0 0 0-964 {}} {259 0 0 0-966 {}}} CYCLES {}}
set a(0-966) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-196 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-965 {}}} SUCCS {{259 0 0 0-967 {}} {258 0 0 0-976 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-967) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-197 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-966 {}} {258 0 0 0-951 {}}} SUCCS {{259 0 0 0-968 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-968) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-198 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-967 {}} {128 0 0 0-970 {}}} SUCCS {{258 0 0 0-970 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-969) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-199 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-970 {}}} SUCCS {{259 0 0 0-970 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-970) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-200 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-969 {}} {258 0 0 0-968 {}}} SUCCS {{128 0 0 0-968 {}} {128 0 0 0-969 {}} {259 0 0 0-971 {}}} CYCLES {}}
set a(0-971) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-201 LOC {7 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-970 {}}} SUCCS {{258 0 1.500 0-975 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-972) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-202 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.75} PREDS {{774 0 0 0-988 {}}} SUCCS {{259 0 0 0-973 {}} {130 0 0 0-987 {}} {256 0 0 0-988 {}}} CYCLES {}}
set a(0-973) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(0) TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-203 LOC {0 1.0 1 0.0 1 0.0 7 0.75} PREDS {{259 0 0 0-972 {}}} SUCCS {{259 0 0 0-974 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-974) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-204 LOC {1 0.13125 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-973 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 1.500 0-975 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-975) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-205 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-975 {}} {259 0 1.500 0-974 {}} {258 0 1.500 0-971 {}} {256 0 0 0-960 {}} {256 0 0 0-951 {}} {774 0 0 0-982 {}}} SUCCS {{774 0 1.500 0-951 {}} {774 0 1.500 0-960 {}} {774 0 0 0-975 {}} {258 0 0 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-976) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-206 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-966 {}}} SUCCS {{259 0 0 0-977 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-207 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-976 {}} {258 0 0 0-951 {}}} SUCCS {{259 0 0 0-978 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-208 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-977 {}} {128 0 0 0-980 {}}} SUCCS {{258 0 0 0-980 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-209 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-980 {}}} SUCCS {{259 0 0 0-980 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-210 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-979 {}} {258 0 0 0-978 {}}} SUCCS {{128 0 0 0-978 {}} {128 0 0 0-979 {}} {259 0 0 0-981 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-211 LOC {7 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-980 {}}} SUCCS {{259 0 1.500 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-212 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-982 {}} {259 0 1.500 0-981 {}} {258 0 0 0-975 {}} {256 0 0 0-960 {}} {258 0 1.500 0-959 {}} {256 0 0 0-951 {}}} SUCCS {{774 0 1.500 0-951 {}} {774 0 1.500 0-960 {}} {774 0 0 0-975 {}} {774 0 0 0-982 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-988 {}}} SUCCS {{259 0 0 0-984 {}} {130 0 0 0-987 {}} {256 0 0 0-988 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-0)#1 TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-214 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-983 {}}} SUCCS {{259 0 0 0-985 {}} {130 0 0 0-987 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-215 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-984 {}}} SUCCS {{259 0 0 0-986 {}} {130 0 0 0-987 {}} {258 0 0 0-988 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(12) TYPE READSLICE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-216 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-985 {}}} SUCCS {{259 0 0 0-987 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-788 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-217 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-986 {}} {130 0 0 0-985 {}} {130 0 0 0-984 {}} {130 0 0 0-983 {}} {130 0 0 0-982 {}} {130 0 0 0-981 {}} {130 0 0 0-979 {}} {130 0 0 0-978 {}} {130 0 0 0-977 {}} {130 0 0 0-976 {}} {130 0 0 0-975 {}} {130 0 0 0-974 {}} {130 0 0 0-973 {}} {130 0 0 0-972 {}} {130 0 0 0-971 {}} {130 0 0 0-969 {}} {130 0 0 0-968 {}} {130 0 0 0-967 {}} {130 0 0 0-966 {}} {130 0 0 0-964 {}} {130 0 0 0-963 {}} {130 0 0 0-962 {}} {130 0 0 0-961 {}} {130 0 0 0-960 {}} {130 0 0 0-959 {}} {130 0 0 0-958 {}} {130 0 0 0-957 {}} {130 0 0 0-956 {}} {130 0 0 0-955 {}} {130 0 0 0-954 {}} {130 0 0 0-953 {}} {130 0 0 0-952 {}} {130 0 0 0-951 {}} {130 0 0 0-950 {}} {130 0 0 0-949 {}} {130 0 0 0-948 {}} {130 0 0 0-947 {}} {130 0 0 0-946 {}} {130 0 0 0-945 {}} {130 0 0 0-944 {}} {130 0 0 0-943 {}} {130 0 0 0-942 {}}} SUCCS {{129 0 0 0-988 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-788 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-988 {}} {129 0 0 0-987 {}} {258 0 0 0-985 {}} {256 0 0 0-983 {}} {256 0 0 0-972 {}} {256 0 0 0-957 {}} {256 0 0 0-948 {}} {256 0 0 0-942 {}}} SUCCS {{774 0 0 0-942 {}} {774 0 0 0-948 {}} {774 0 0 0-957 {}} {774 0 0 0-972 {}} {774 0 0 0-983 {}} {772 0 0 0-988 {}}} CYCLES {}}
set a(0-788) {CHI {0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {110700 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 110700 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 110700 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {1107010.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-218 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-941 {}} {258 0 0 0-940 {}} {130 0 0 0-939 {}} {258 0 0 0-938 {}} {130 0 0 0-937 {}} {130 0 0 0-936 {}} {130 0 0 0-935 {}} {130 0 0 0-934 {}} {130 0 0 0-933 {}} {130 0 0 0-932 {}} {64 0 0 0-931 {}} {64 0 0 0-787 {}} {774 0 0 0-1049 {}}} SUCCS {{772 0 0 0-941 {}} {131 0 0 0-989 {}} {130 0 0 0-990 {}} {130 0 0 0-991 {}} {130 0 0 0-992 {}} {130 0 0 0-993 {}} {130 0 0 0-994 {}} {130 0 0 0-995 {}} {130 0 0 0-996 {}} {130 0 0 0-997 {}} {64 0 0 0-789 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-219 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-788 {}}} SUCCS {{259 0 0 0-990 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-220 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-989 {}} {130 0 0 0-788 {}}} SUCCS {{259 0 0 0-991 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-221 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-990 {}} {130 0 0 0-788 {}}} SUCCS {{258 0 0 0-994 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-222 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-788 {}} {774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-993 {}} {130 0 0 0-997 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#13 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-223 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-992 {}} {130 0 0 0-788 {}}} SUCCS {{259 0 0 0-994 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-224 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-993 {}} {258 0 0 0-991 {}} {130 0 0 0-788 {}}} SUCCS {{259 0 0 0-995 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-225 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-994 {}} {130 0 0 0-788 {}}} SUCCS {{259 0 0 0-996 {}} {130 0 0 0-997 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-226 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-995 {}} {130 0 0 0-788 {}}} SUCCS {{259 0 0 0-997 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-227 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-996 {}} {130 0 0 0-995 {}} {130 0 0 0-994 {}} {130 0 0 0-993 {}} {130 0 0 0-992 {}} {130 0 0 0-991 {}} {130 0 0 0-990 {}} {130 0 0 0-989 {}} {130 0 0 0-788 {}}} SUCCS {{128 0 0 0-1004 {}} {64 0 0 0-789 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-228 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.36979615} PREDS {{774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-999 {}} {130 0 0 0-789 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#3 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-229 LOC {0 1.0 4 0.0 4 0.0 4 0.36979615} PREDS {{259 0 0 0-998 {}}} SUCCS {{259 0 0 0-1000 {}} {130 0 0 0-789 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-230 LOC {0 1.0 4 0.36979615 4 0.36979615 4 0.36979615} PREDS {{259 0 0 0-999 {}}} SUCCS {{259 0 0 0-1001 {}} {130 0 0 0-789 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-231 LOC {1 0.18687499999999999 4 0.36979615 4 0.36979615 4 0.8437499104999999 4 0.8437499104999999} PREDS {{259 0 0 0-1000 {}} {258 0 0 0-873 {}}} SUCCS {{259 0 0.750 0-1002 {}} {258 0 0.750 0-1003 {}} {130 0 0 0-789 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-232 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 0.750 0-1001 {}}} SUCCS {{258 0 0 0-789 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-233 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 0.750 0-1001 {}}} SUCCS {{258 0 0 0-789 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-234 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-997 {}} {772 0 0 0-789 {}}} SUCCS {{259 0 0 0-789 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.616875} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1006 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-236 LOC {0 1.0 1 0.0 1 0.0 5 0.616875} PREDS {{259 0 0 0-1005 {}}} SUCCS {{258 0 0 0-1010 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-237 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.616875} PREDS {} SUCCS {{259 0 0 0-1008 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#14 TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-238 LOC {0 1.0 1 0.0 1 0.0 5 0.616875} PREDS {{259 0 0 0-1007 {}}} SUCCS {{259 0 0 0-1009 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-239 LOC {0 1.0 1 0.616875 1 0.616875 5 0.616875} PREDS {{259 0 0 0-1008 {}}} SUCCS {{259 0 0 0-1010 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-240 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-1009 {}} {258 0 0 0-1006 {}}} SUCCS {{259 0 1.500 0-1011 {}} {258 0 1.500 0-1032 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-241 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-1010 {}} {774 0 1.500 0-1039 {}} {774 0 1.500 0-1032 {}}} SUCCS {{258 0 0 0-1027 {}} {256 0 0 0-1032 {}} {258 0 0 0-1034 {}} {256 0 0 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-242 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-1013 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#15 TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-243 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-1012 {}}} SUCCS {{259 0 0 0-1014 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-244 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-1013 {}}} SUCCS {{258 0 0 0-1016 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-245 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-1016 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.07 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-246 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-1015 {}} {258 0 0 0-1014 {}}} SUCCS {{258 0 0 0-1019 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-247 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1018 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-248 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-1017 {}}} SUCCS {{259 0 0 0-1019 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-249 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-1018 {}} {258 0 0 0-1016 {}}} SUCCS {{259 0 1.500 0-1020 {}} {258 0 1.500 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-250 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1019 {}} {774 0 1.500 0-1039 {}} {774 0 1.500 0-1032 {}}} SUCCS {{259 0 0 0-1021 {}} {256 0 0 0-1032 {}} {256 0 0 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-251 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1020 {}} {128 0 0 0-1025 {}}} SUCCS {{258 0 0 0-1025 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-252 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1025 {}}} SUCCS {{258 0 0 0-1025 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-253 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1025 {}}} SUCCS {{258 0 0 0-1025 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-254 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1025 {}}} SUCCS {{259 0 0 0-1025 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-255 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1024 {}} {258 0 0 0-1023 {}} {258 0 0 0-1022 {}} {258 0 0 0-1021 {}}} SUCCS {{128 0 0 0-1021 {}} {128 0 0 0-1022 {}} {128 0 0 0-1023 {}} {128 0 0 0-1024 {}} {259 0 0 0-1026 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-256 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-1025 {}}} SUCCS {{259 0 0 0-1027 {}} {258 0 0 0-1033 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-257 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-1026 {}} {258 0 0 0-1011 {}}} SUCCS {{259 0 0 0-1028 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-258 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-1027 {}} {128 0 0 0-1030 {}}} SUCCS {{258 0 0 0-1030 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-259 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-1030 {}}} SUCCS {{259 0 0 0-1030 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-260 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-1029 {}} {258 0 0 0-1028 {}}} SUCCS {{128 0 0 0-1028 {}} {128 0 0 0-1029 {}} {259 0 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-261 LOC {7 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1030 {}}} SUCCS {{259 0 1.500 0-1032 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-262 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-1032 {}} {259 0 1.500 0-1031 {}} {256 0 0 0-1020 {}} {256 0 0 0-1011 {}} {258 0 1.500 0-1010 {}} {774 0 0 0-1039 {}}} SUCCS {{774 0 1.500 0-1011 {}} {774 0 1.500 0-1020 {}} {774 0 0 0-1032 {}} {258 0 0 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-263 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-1026 {}}} SUCCS {{259 0 0 0-1034 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-264 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-1033 {}} {258 0 0 0-1011 {}}} SUCCS {{259 0 0 0-1035 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-265 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-1034 {}} {128 0 0 0-1037 {}}} SUCCS {{258 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-266 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-1037 {}}} SUCCS {{259 0 0 0-1037 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-267 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-1036 {}} {258 0 0 0-1035 {}}} SUCCS {{128 0 0 0-1035 {}} {128 0 0 0-1036 {}} {259 0 0 0-1038 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-268 LOC {7 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-1037 {}}} SUCCS {{259 0 1.500 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-269 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-1039 {}} {259 0 1.500 0-1038 {}} {258 0 0 0-1032 {}} {256 0 0 0-1020 {}} {258 0 1.500 0-1019 {}} {256 0 0 0-1011 {}}} SUCCS {{774 0 1.500 0-1011 {}} {774 0 1.500 0-1020 {}} {774 0 0 0-1032 {}} {774 0 0 0-1039 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-270 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1041 {}} {130 0 0 0-1044 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-271 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-1040 {}}} SUCCS {{259 0 0 0-1042 {}} {130 0 0 0-1044 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-272 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1043 {}} {130 0 0 0-1044 {}} {258 0 0 0-1045 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-273 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1042 {}}} SUCCS {{259 0 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-789 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-274 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1043 {}} {130 0 0 0-1042 {}} {130 0 0 0-1041 {}} {130 0 0 0-1040 {}} {130 0 0 0-1039 {}} {130 0 0 0-1038 {}} {130 0 0 0-1036 {}} {130 0 0 0-1035 {}} {130 0 0 0-1034 {}} {130 0 0 0-1033 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1029 {}} {130 0 0 0-1028 {}} {130 0 0 0-1027 {}} {130 0 0 0-1026 {}} {130 0 0 0-1024 {}} {130 0 0 0-1023 {}} {130 0 0 0-1022 {}} {130 0 0 0-1021 {}} {130 0 0 0-1020 {}} {130 0 0 0-1019 {}} {130 0 0 0-1018 {}} {130 0 0 0-1017 {}} {130 0 0 0-1016 {}} {130 0 0 0-1015 {}} {130 0 0 0-1014 {}} {130 0 0 0-1013 {}} {130 0 0 0-1012 {}} {130 0 0 0-1011 {}} {130 0 0 0-1010 {}} {130 0 0 0-1009 {}} {130 0 0 0-1008 {}} {130 0 0 0-1007 {}} {130 0 0 0-1006 {}} {130 0 0 0-1005 {}}} SUCCS {{129 0 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-789 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-1045 {}} {129 0 0 0-1044 {}} {258 0 0 0-1042 {}} {256 0 0 0-1040 {}} {256 0 0 0-1017 {}} {256 0 0 0-1005 {}}} SUCCS {{774 0 0 0-1005 {}} {774 0 0 0-1017 {}} {774 0 0 0-1040 {}} {772 0 0 0-1045 {}}} CYCLES {}}
set a(0-789) {CHI {0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {110700 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 110700 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 110700 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {1107010.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-275 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1004 {}} {258 0 0 0-1003 {}} {258 0 0 0-1002 {}} {130 0 0 0-1001 {}} {130 0 0 0-1000 {}} {130 0 0 0-999 {}} {130 0 0 0-998 {}} {64 0 0 0-997 {}} {64 0 0 0-788 {}} {774 0 0 0-1049 {}}} SUCCS {{772 0 0 0-1004 {}} {131 0 0 0-1046 {}} {130 0 0 0-1047 {}} {130 0 0 0-1048 {}} {130 0 0 0-1049 {}} {130 0 0 0-1050 {}} {130 0 0 0-1051 {}} {130 0 0 0-1052 {}} {130 0 0 0-1053 {}} {130 0 0 0-1054 {}} {130 0 0 0-1055 {}} {130 0 0 0-1056 {}} {130 0 0 0-1057 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-276 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.73562505} PREDS {{131 0 0 0-789 {}} {774 0 0 0-1049 {}}} SUCCS {{259 0 0 0-1047 {}} {256 0 0 0-1049 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#12 TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-277 LOC {5 1.0 5 1.0 5 1.0 6 0.73562505} PREDS {{259 0 0 0-1046 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,2,1,11) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-278 LOC {6 0.0 6 0.73562505 6 0.73562505 6 0.864999925 6 0.864999925} PREDS {{259 0 0 0-1047 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1049 {}} {258 0 0 0-1050 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-279 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999 6 1.0} PREDS {{772 0 0 0-1049 {}} {259 0 0 0-1048 {}} {256 0 0 0-1046 {}} {130 0 0 0-789 {}} {256 0 0 0-998 {}} {256 0 0 0-992 {}} {256 0 0 0-788 {}} {256 0 0 0-933 {}} {256 0 0 0-925 {}} {256 0 0 0-787 {}} {256 0 0 0-874 {}} {256 0 0 0-866 {}} {256 0 0 0-786 {}} {256 0 0 0-807 {}}} SUCCS {{774 0 0 0-807 {}} {774 0 0 0-786 {}} {774 0 0 0-866 {}} {774 0 0 0-874 {}} {774 0 0 0-787 {}} {774 0 0 0-925 {}} {774 0 0 0-933 {}} {774 0 0 0-788 {}} {774 0 0 0-992 {}} {774 0 0 0-998 {}} {774 0 0 0-789 {}} {774 0 0 0-1046 {}} {772 0 0 0-1049 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-280 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{258 0 0 0-1048 {}} {130 0 0 0-789 {}}} SUCCS {{258 0 0 0-1054 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-281 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1052 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-282 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-1051 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-283 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-1052 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-284 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-1053 {}} {258 0 0 0-1050 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1055 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-285 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1054 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-286 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1055 {}} {130 0 0 0-789 {}}} SUCCS {{259 0 0 0-1057 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-287 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-1057 {}} {259 0 0 0-1056 {}} {130 0 0 0-789 {}} {256 0 0 0-801 {}}} SUCCS {{774 0 0 0-801 {}} {772 0 0 0-1057 {}}} CYCLES {}}
set a(0-785) {CHI {0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-786 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-787 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-788 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-789 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057} ITERATIONS 1025 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {516600 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 6150 TOTAL_CYCLES_IN 73800 TOTAL_CYCLES_UNDER 442800 TOTAL_CYCLES 516600 NAME COMP_LOOP TYPE LOOP DELAY {5166010.00 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-288 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-800 {}} {258 0 0 0-799 {}} {258 0 0 0-798 {}} {130 0 0 0-797 {}} {774 0 0 0-1065 {}}} SUCCS {{772 0 0 0-799 {}} {772 0 0 0-800 {}} {131 0 0 0-1058 {}} {130 0 0 0-1059 {}} {130 0 0 0-1060 {}} {130 0 0 0-1061 {}} {130 0 0 0-1062 {}} {130 0 0 0-1063 {}} {130 0 0 0-1064 {}} {256 0 0 0-1065 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-289 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-785 {}} {774 0 0 0-1065 {}}} SUCCS {{259 0 0 0-1059 {}} {130 0 0 0-1064 {}} {256 0 0 0-1065 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-290 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-1058 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-1060 {}} {130 0 0 0-1064 {}} {258 0 0 0-1065 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-291 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1059 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-1061 {}} {130 0 0 0-1064 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-292 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1060 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-1062 {}} {130 0 0 0-1064 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-293 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-1061 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-1063 {}} {130 0 0 0-1064 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-294 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1062 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-784 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-295 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1063 {}} {130 0 0 0-1062 {}} {130 0 0 0-1061 {}} {130 0 0 0-1060 {}} {130 0 0 0-1059 {}} {130 0 0 0-1058 {}} {130 0 0 0-785 {}}} SUCCS {{129 0 0 0-1065 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-1065 {}} {129 0 0 0-1064 {}} {258 0 0 0-1059 {}} {256 0 0 0-1058 {}} {256 0 0 0-785 {}} {256 0 0 0-797 {}}} SUCCS {{774 0 0 0-797 {}} {774 0 0 0-785 {}} {774 0 0 0-1058 {}} {772 0 0 0-1065 {}}} CYCLES {}}
set a(0-784) {CHI {0-797 0-798 0-799 0-800 0-785 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {516624 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 516600 TOTAL_CYCLES 516624 NAME STAGE_LOOP TYPE LOOP DELAY {5166250.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-296 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-796 {}} {130 0 0 0-795 {}} {130 0 0 0-794 {}} {130 0 0 0-792 {}} {130 0 0 0-791 {}} {258 0 0 0-790 {}}} SUCCS {{772 0 0 0-796 {}} {131 0 0 0-1066 {}} {130 0 0 0-1067 {}} {130 0 0 0-1068 {}} {130 0 0 0-1069 {}} {130 0 0 0-1070 {}} {130 0 0 0-1071 {}} {130 0 0 0-1072 {}} {130 0 0 0-1073 {}} {130 0 0 0-1074 {}} {130 0 0 0-1075 {}} {130 0 0 0-1076 {}} {130 0 0 0-1077 {}} {130 0 0 0-1078 {}} {130 0 0 0-1079 {}} {130 0 0 0-1080 {}} {130 0 0 0-1081 {}} {130 0 0 0-1082 {}} {130 0 0 0-1083 {}}} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-297 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-784 {}} {130 0 0 0-795 {}}} SUCCS {} CYCLES {}}
set a(0-1067) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-298 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-784 {}} {130 0 0 0-795 {}}} SUCCS {{66 0 0 0-1070 {}} {66 0 0 0-1073 {}} {66 0 0 0-1076 {}} {66 0 0 0-1079 {}} {66 0 0 0-1082 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-299 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-784 {}} {146 0 0 0-795 {}}} SUCCS {} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-300 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-784 {}} {128 0 0 0-1070 {}}} SUCCS {{259 0 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-301 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1070 {}} {259 0 0 0-1069 {}} {66 0 0 0-1067 {}} {130 0 0 0-784 {}} {66 0 0 0-793 {}}} SUCCS {{128 0 0 0-1069 {}} {772 0 0 0-1070 {}} {259 0 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-302 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1070 {}} {130 0 0 0-784 {}}} SUCCS {} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-303 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-784 {}} {128 0 0 0-1073 {}}} SUCCS {{259 0 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-304 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1073 {}} {259 0 0 0-1072 {}} {66 0 0 0-1067 {}} {130 0 0 0-784 {}} {66 0 0 0-793 {}}} SUCCS {{128 0 0 0-1072 {}} {772 0 0 0-1073 {}} {259 0 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-305 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1073 {}} {130 0 0 0-784 {}}} SUCCS {} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-306 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-784 {}} {128 0 0 0-1076 {}}} SUCCS {{259 0 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-307 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1076 {}} {259 0 0 0-1075 {}} {66 0 0 0-1067 {}} {130 0 0 0-784 {}} {66 0 0 0-793 {}} {256 0 0 0-791 {}}} SUCCS {{774 0 0 0-791 {}} {128 0 0 0-1075 {}} {772 0 0 0-1076 {}} {259 0 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-308 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1076 {}} {130 0 0 0-784 {}}} SUCCS {} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-309 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-784 {}} {128 0 0 0-1079 {}}} SUCCS {{259 0 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-310 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1079 {}} {259 0 0 0-1078 {}} {66 0 0 0-1067 {}} {130 0 0 0-784 {}} {66 0 0 0-793 {}} {256 0 0 0-790 {}}} SUCCS {{774 0 0 0-790 {}} {128 0 0 0-1078 {}} {772 0 0 0-1079 {}} {259 0 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-311 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1079 {}} {130 0 0 0-784 {}}} SUCCS {} CYCLES {}}
set a(0-1081) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-312 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-784 {}} {128 0 0 0-1082 {}}} SUCCS {{259 0 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-313 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1082 {}} {259 0 0 0-1081 {}} {66 0 0 0-1067 {}} {130 0 0 0-784 {}} {66 0 0 0-793 {}}} SUCCS {{128 0 0 0-1081 {}} {772 0 0 0-1082 {}} {259 0 0 0-1083 {}}} CYCLES {}}
set a(0-1083) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-783 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-314 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1082 {}} {130 0 0 0-784 {}}} SUCCS {} CYCLES {}}
set a(0-783) {CHI {0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-784 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083} ITERATIONS Infinite LATENCY {516621 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {516627 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 516624 TOTAL_CYCLES 516627 NAME main TYPE LOOP DELAY {5166280.00 ns} PAR 0-782 XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-315 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-782) {CHI 0-783 ITERATIONS Infinite LATENCY {516621 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {516627 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 516627 TOTAL_CYCLES 516627 NAME core:rlp TYPE LOOP DELAY {5166280.00 ns} PAR {} XREFS 728b7e98-41c5-409c-b92f-effbc04b3f90-316 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-782-TOTALCYCLES) {516627}
set a(0-782-QMOD) {ccs_in(14,32) 0-790 ccs_in(15,32) 0-791 ccs_sync_in_wait(12) 0-793 mgc_shift_l(1,0,4,13) 0-798 mgc_add(4,0,3,1,4) {0-805 0-1059} mgc_shift_l(1,0,4,12) {0-806 0-873 0-932} mgc_mul(11,0,11,0,11) 0-809 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-811 0-878 0-938 0-1002} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-813 0-879 0-940 0-1003} mgc_add(10,0,10,0,10) 0-819 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-823 0-832 0-847 0-854 0-887 0-896 0-908 0-915 0-951 0-960 0-975 0-982 0-1011 0-1020 0-1032 0-1039} mgc_add(12,0,12,0,12) {0-828 0-831 0-886 0-892 0-895 0-956 0-959 0-1010 0-1016 0-1019} mult_211a0e259bca55d0a7d87e37cf4e500170bb() {0-837 0-901 0-965 0-1025} mgc_add(32,0,32,0,32) {0-839 0-849 0-856 0-903 0-910 0-967 0-977 0-1027 0-1034} modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() {0-842 0-906 0-970 0-1030} modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() {0-852 0-913 0-980 0-1037} mgc_add(20,0,1,1,21) 0-858 mgc_add(13,0,12,0,13) {0-869 0-918 0-928 0-985 0-1042} mgc_mul(12,0,12,0,12) {0-877 0-936 0-1001} mgc_add(11,0,11,0,11) {0-947 0-994} mgc_add(10,0,2,1,11) 0-1048 mgc_add(13,0,13,0,13) 0-1054 mgc_add(5,0,5,0,5) 0-1062 ccs_sync_out_wait(18) 0-1067 mgc_io_sync(0) {0-1070 0-1073 0-1076 0-1079 0-1082}}
set a(0-782-PROC_NAME) {core}
set a(0-782-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-782}

