<p><style>[data-colorid=rda5h4ybc1]{color:#999999} html[data-color-mode=dark] [data-colorid=rda5h4ybc1]{color:#666666}[data-colorid=gy96zjszxq]{color:#999999} html[data-color-mode=dark] [data-colorid=gy96zjszxq]{color:#666666}[data-colorid=h8a23zlwxx]{color:#999999} html[data-color-mode=dark] [data-colorid=h8a23zlwxx]{color:#666666}[data-colorid=p97fxm8mp4]{color:#999999} html[data-color-mode=dark] [data-colorid=p97fxm8mp4]{color:#666666}[data-colorid=f03902ra3x]{color:#999999} html[data-color-mode=dark] [data-colorid=f03902ra3x]{color:#666666}[data-colorid=vxcwrnm0sw]{color:#999999} html[data-color-mode=dark] [data-colorid=vxcwrnm0sw]{color:#666666}[data-colorid=h61i1a0vgu]{color:#999999} html[data-color-mode=dark] [data-colorid=h61i1a0vgu]{color:#666666}[data-colorid=med8ixmzh8]{color:#999999} html[data-color-mode=dark] [data-colorid=med8ixmzh8]{color:#666666}[data-colorid=suknybzon6]{color:#999999} html[data-color-mode=dark] [data-colorid=suknybzon6]{color:#666666}[data-colorid=xsc035zu1s]{color:#999999} html[data-color-mode=dark] [data-colorid=xsc035zu1s]{color:#666666}</style>This page is a location of what needs to do to complete the EA Ramp design.</p><p>&nbsp;</p><p>Below are two important links to documents about this project.</p><p><strong>Powerpoint:</strong>&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166640/Ncore+3+EA+Ramp" data-linked-resource-id="16166640" data-linked-resource-version="11" data-linked-resource-type="page">Ncore 3 EA Ramp</a></p><p><strong>Sanjay's Spreadsheet:</strong>&nbsp;<a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SystemParams.xlsx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SystemParams.xlsx?view=log</a></p><h6 id="EARampProject-Thetclscriptischeckedintothemaestro'srepositoryunderthelocation:maestro/tests/cases/test_tcl/ea_ramp/ea_ramp.tcl">The tcl script is checked into the maestro's repository under the location:&nbsp;<span class="legacy-color-text-blue5"><em>maestro/tests/cases/test_tcl/ea_ramp/ea_ramp.tcl</em></span></h6><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Task</th><th class="confluenceTh">Status</th></tr><tr><td class="confluenceTd">Tcl Script <span data-colorid="h61i1a0vgu">(Ken)</span></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="1">Ncoreunits created. <span class="legacy-color-text-default">&nbsp;</span></li><li class="checked" data-inline-task-id="2">Add flows for topology routing (from Sanjay's spreadsheet).</li><li class="checked" data-inline-task-id="3">Enhance &quot;get_objects&quot; tcl command for ATUs.</li><li class="checked" data-inline-task-id="42">Why the inconsistent number of mappedflows and packet route.</li><li class="checked" data-inline-task-id="43">GUI shows some packetizers with two outputs (depacketizers with two inputs)</li><li class="checked" data-inline-task-id="44">Dangling packetizer packet ports?? May be related to item above.</li><li class="checked" data-inline-task-id="45">Sys DVE needs routing on ndn and dn networks.</li><li class="checked" data-inline-task-id="46">Sys DII needs routing on ndn and dn networks.</li><li class="checked" data-inline-task-id="47">Config network add GUIPosition</li><li class="checked" data-inline-task-id="48">Change sw name in config network</li><li class="checked" data-inline-task-id="49">Check for dangling NcoreUnit packetport (i.e. no connection)</li><li class="checked" data-inline-task-id="54">Assignment of DCE snoop filter in hardware config network</li><li data-inline-task-id="66">Parameterize mesh_x, mesh_y with a dedicated set_custom_attribute TCL command.</li></ul>
</td></tr><tr><td class="confluenceTd">DMI interleaving <span data-colorid="suknybzon6">(Bhavya)</span></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="4">Address map integration. Federico has implemented the basic ADM data structures.</li><li class="checked" data-inline-task-id="5">Add tcl command support for DMI interleaving.</li><li class="checked" data-inline-task-id="6">Set primary and secondary bits for memory groups</li><li class="checked" data-inline-task-id="7">Exercise get_objects on address map objects.</li><li class="checked" data-inline-task-id="25">Copy address map from chip to topology.</li><li class="checked" data-inline-task-id="26">Verify the ATUs in config networks (verify sys_dii connection)</li><li class="checked" data-inline-task-id="50">(Unrelated) Create hardware config.</li><li class="checked" data-inline-task-id="55">Missing ATU parameters for hardware config network.</li></ul>
</td></tr><tr><td class="confluenceTd">Topology Routing <span data-colorid="rda5h4ybc1">(Youcef)</span></td><td class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="8">Plan to use the topology generator to create the routes for each network.</li><li class="checked" data-inline-task-id="9">Received tcl script for topology generator.</li><li class="checked" data-inline-task-id="27">Route the EA Ramp design flows</li><li class="checked" data-inline-task-id="28">Verify packet routes matches flows</li><li class="checked" data-inline-task-id="29">Bring up GUI after routing</li><li class="checked" data-inline-task-id="30">Cannot display packet routes from GUI routing table for verification of packet routes.<br /><u>This issue has been fixed by Charles.</u></li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">Config Network <span data-colorid="xsc035zu1s">(Ken)</span></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="10">Auto-generate the <span>CSR network (Rsp and Req network). </span></li><li class="checked" data-inline-task-id="11">Create ATU (for CSR network) for each Ncoreunit with ATP_in, ATP_out and native protocol.</li><li class="checked" data-inline-task-id="37">Add APB socket connection for each Ncore Unit from the ATU.</li><li class="checked" data-inline-task-id="12">Create irregular topology, add switches.</li><li class="checked" data-inline-task-id="31">Create Global Register Block in CSR network</li><li data-inline-task-id="57"><s>Re-implement to a mesh like grid (per Sanjay's request)</s></li><li class="checked" data-inline-task-id="58">Confirm SysDII is connected properly.</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">Mapping Parameters <span data-colorid="gy96zjszxq">(Federico)</span></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="14">Add ATU params.</li><li class="checked" data-inline-task-id="32">Calculate address map routing table, params, etc.</li><li data-inline-task-id="15">Copy memory map from chip to transportsolution.</li><li class="checked" data-inline-task-id="33">Base packet definitions</li><li data-inline-task-id="59">Better implementation of memory interface association (post EA Ramp)</li><li class="checked" data-inline-task-id="60">Routing table incorrect (address label)</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">User Parameters <span data-colorid="p97fxm8mp4">(Ken/Allan)</span></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="16">Gather user settable <span>(pre-map) </span>parameters. <span> (Need help from Alan and Dan)</span></li><li class="checked" data-inline-task-id="17">Insert post-map parameters. (Need help from Alan and Dan)</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">Gen Wrapper <span data-colorid="vxcwrnm0sw">(Dan</span>)</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="18">Support for ATU.</li><li class="checked" data-inline-task-id="34">Calc link packet definition and ATP params</li><li data-inline-task-id="63"><s>Add meshx, meshy attributes into DAL and ADM, will remove error message.<br /></s></li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">DGM Integration <span data-colorid="f03902ra3x">(Allan)</span></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li data-inline-task-id="19">Need to add all parameter derivations that cannot be added in CPR.</li><li class="checked" data-inline-task-id="20">Need to add assertions to Graph.</li><li class="checked" data-inline-task-id="61">SysDII graph problem? Need to investigate.</li><li data-inline-task-id="64">Will investigate parameter limits and adjust them.</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd"><p>RTL Generation <span data-colorid="h8a23zlwxx">(Allan/Dan)</span></p></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="21">Generic Wrapper support for ATUs.</li><li class="checked" data-inline-task-id="22">Integration and successful RTL generation on Maestro backend.</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">Global Register Block <span data-colorid="med8ixmzh8">(Mokhtar)</span></td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="23">No resilience in EA Ramp.</li><li class="checked" data-inline-task-id="24">Global Register Block</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd">GUI (Charles)</td><td colspan="1" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="16156533"><li class="checked" data-inline-task-id="35">Select a route from routing table, GUI crash</li><li class="checked" data-inline-task-id="36">Unable to display DCE</li><li class="checked" data-inline-task-id="51"><s>Consolidate the pkt/dpkt of same unit to display (not applicable, they are merged into one unit)</s></li><li class="checked" data-inline-task-id="52"><s>Fix pkt/dpkt multi-connection (not applicable)</s></li><li class="checked" data-inline-task-id="53">Make sure no dangling NcoreUnit packetport.</li><li data-inline-task-id="62">Click on a row in route table to highlight route in topology view</li></ul>
</td></tr></tbody></table></div><p>&nbsp;</p><p><strong>Aug. 20</strong></p><ul><li><span class="legacy-color-text-green2">NcoreUnits have same params as DryRun</span><ul><li><span class="legacy-color-text-green2">8/22: parameters going to the proper location. Just need to have correct parameters and values.</span></li></ul></li><li><span class="legacy-color-text-red2">AXI ATU: get minimum params from Austin, same of APU, Hope to have minimum set by end of 8/20 from Austin.&nbsp;</span><ul><li><span class="legacy-color-text-red2">8/22: Austin is still working on params. Issues in ATU-AXI and ATU-APB units.</span></li></ul></li><li><span class="legacy-color-text-green2">Provide a txt file for ATU to set params.</span></li><li><span class="legacy-color-text-green2">8/22: DV team does not want txt file. Converted them to Tcl (hardware config one design).</span>&nbsp;<span class="legacy-color-text-red2">EA_Ramp needs to convert to Tcl.</span></li></ul><p><strong>Aug. 22</strong></p><p><span class="legacy-color-text-default">Remove debug_derivation. incorporate it into export_design -format flat. Add -force to export_design to explicit write design file. (Allan)</span></p><ol><li><span class="legacy-color-text-red2">Convert meshx, meshy as parameters in DAL attribute. This will remove the error in creating custom attribute. (Dan)</span></li><li><span class="legacy-color-text-red2">hardware_config_one needs RTL generation verification. If ok, then design will get checked in for DV. (Bhavya)</span></li><li><span class="legacy-color-text-red2">need to remove &quot;sys_dill&quot; name in hardware_config_one design (Ken)</span></li><li><span class="legacy-color-text-red2">Look into other message in the log file. (Ken)</span></li><li><span class="legacy-color-text-red2">Investigate min, max limits for params. Update values. (Allan)</span></li></ol><ul><li><span class="legacy-color-text-default">'report_design' says links have no clocks. (Ken)</span></li><li><span class="legacy-color-text-default">look into set_attribute for custom attribute.</span></li></ul><p><span class="legacy-color-text-default"><br /></span></p><p>&nbsp;</p><p>&nbsp;</p>