D:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/top_down/test/sim/tb_top.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/top.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module top

Top level modules:
	top

} {} {}} D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/a_and_b.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module a_and_b

Top level modules:
	a_and_b

} {} {}} D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/top_down/test/design/div_clk1.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module div_clk1

Top level modules:
	div_clk1

} {} {}}
