{"Source Block": ["serv/rtl/serv_top.v@123:133@HdlIdDef", "   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n   wire          op_b_source;\n   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n"], "Clone Blocks": [["serv/rtl/serv_top.v@122:132", "\n   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n   wire          op_b_source;\n   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n"], ["serv/rtl/serv_top.v@125:135", "   wire          rd_en;\n\n   wire          op_b_source;\n   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n"], ["serv/rtl/serv_top.v@130:140", "   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n\n   wire \t bad_pc;\n\n   wire \t csr_mstatus_en;\n   wire \t csr_mie_en;\n"], ["serv/rtl/serv_top.v@126:136", "\n   wire          op_b_source;\n   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n\n"], ["serv/rtl/serv_top.v@132:142", "   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n\n   wire \t bad_pc;\n\n   wire \t csr_mstatus_en;\n   wire \t csr_mie_en;\n   wire \t csr_mcause_en;\n   wire [1:0]\t csr_source;\n"], ["serv/rtl/serv_top.v@127:137", "   wire          op_b_source;\n   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n\n   wire \t bad_pc;\n"], ["serv/rtl/serv_top.v@128:138", "   wire          op_b;\n\n   wire          mem_signed;\n   wire          mem_word;\n   wire          mem_half;\n   wire [1:0] \t mem_bytecnt;\n\n   wire \t mem_misalign;\n\n   wire \t bad_pc;\n\n"]], "Diff Content": {"Delete": [[128, "   wire          op_b;\n"]], "Add": []}}