[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
INPUT_PROTOINST_FILTER=true
OUTPUT_PROTOINST_FILTER=true
INOUT_PROTOINST_FILTER=true
INTERNAL_PROTOINST_FILTER=true
CONSTANT_PROTOINST_FILTER=true
VARIABLE_PROTOINST_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=171
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75
OBJECT_NAME_COLUMN_WIDTH=178
OBJECT_VALUE_COLUMN_WIDTH=285
OBJECT_DATA_TYPE_COLUMN_WIDTH=299
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=178
LOCAL_NAME_COLUMN_WIDTH=285
LOCAL_VALUE_COLUMN_WIDTH=299
LOCAL_DATA_TYPE_COLUMN_WIDTH=0
PROTO_NAME_COLUMN_WIDTH=0
PROTO_VALUE_COLUMN_WIDTH=0
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=bin /Main_Top_tb/UUT/ALUTop/muxShiftLogicOutput_s;
RADIX_1=bin /Main_Top_tb/UUT/ALUTop/ALUComp/input1_i;
RADIX_2=bin /Main_Top_tb/UUT/ALUTop/ALUComp/result_t;
RADIX_3=unsigned /Main_Top_tb/UUT/ALUTop/ALUComp/ALUProcess/shamt;
RADIX_4=bin /Main_Top_tb/UUT/ALUTop/MuxShift/muxShiftLogicOutput_o;
RADIX_5=bin /Main_Top_tb/UUT/ALUTop/MuxALUComp/muxALUOutput_o;
RADIX_6=bin /Main_Top_tb/UUT/SignExt/output_SE_o;
RADIX_7=bin /Main_Top_tb/UUT/ALUCtrl/ALUOp_i;
RADIX_8=bin /Main_Top_tb/UUT/SignExt/instr_SE_i;
