--
-- VHDL Architecture ttc.l1_encoder.rtl
--
-- Created by Matt Warren 2012
--



library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity l1_encoder is
  port(
    clk          : in  std_logic;
    rst          : in  std_logic;
    strobe40     : in  std_logic;
    ttc_l1a      : in  std_logic;
    ttc_l1a_l0id : in  std_logic_vector (7 downto 0);
    fe_11a_o     : out std_logic
    );

-- Declarations

end l1_encoder;

--
architecture rtl of l1_encoder is
begin
end architecture rtl;

