{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598828755185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598828755186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 04:35:55 2020 " "Processing started: Mon Aug 31 04:35:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598828755186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828755186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTIII -c PARTIII " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTIII -c PARTIII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828755186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598828755555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598828755555 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1598828769112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598828769112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828769112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PART3 " "Found entity 1: PART3" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598828769112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828769112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m mux.v(5) " "Verilog HDL Implicit Net warning at mux.v(5): created implicit net for \"m\"" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598828769112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PART3 " "Elaborating entity \"PART3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598828769440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mod1 " "Elaborating entity \"mux\" for hierarchy \"mux:mod1\"" {  } { { "PART3.v" "mod1" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598828770190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m mux.v(5) " "Verilog HDL or VHDL warning at mux.v(5): object \"m\" assigned a value but never read" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598828770190 "|PART3|mux:mod1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M mux.v(3) " "Output port \"M\" at mux.v(3) has no driver" {  } { { "mux.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/mux.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598828770190 "|PART3|mux:mod1"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux " "Entity \"mux\" contains only dangling pins" {  } { { "PART3.v" "mod1" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 7 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1598828770206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "M\[0\] GND " "Pin \"M\[0\]\" is stuck at GND" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598828772580 "|PART3|M[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[1\] GND " "Pin \"M\[1\]\" is stuck at GND" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598828772580 "|PART3|M[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598828772580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598828775033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598828775033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U\[0\] " "No output dependent on input pin \"U\[0\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|U[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U\[1\] " "No output dependent on input pin \"U\[1\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|U[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[0\] " "No output dependent on input pin \"V\[0\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|V[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V\[1\] " "No output dependent on input pin \"V\[1\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|V[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[0\] " "No output dependent on input pin \"W\[0\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|W[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[1\] " "No output dependent on input pin \"W\[1\]\"" {  } { { "PART3.v" "" { Text "D:/quartus/lab exercises/lab 1/PARTIII/PART3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598828776564 "|PART3|W[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598828776564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598828776564 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598828776564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598828776564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598828776626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 04:36:16 2020 " "Processing ended: Mon Aug 31 04:36:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598828776626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598828776626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598828776626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598828776626 ""}
