{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641626279884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641626279888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 15:17:59 2022 " "Processing started: Sat Jan 08 15:17:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641626279888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626279888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626279888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641626280156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641626280156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "score Score main.v(198) " "Verilog HDL Declaration information at main.v(198): object \"score\" differs only in case from object \"Score\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 198 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641626286054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 6 6 " "Found 6 design units, including 6 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1Hz " "Found entity 1: clk1Hz" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""} { "Info" "ISGN_ENTITY_NAME" "2 level " "Found entity 2: level" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""} { "Info" "ISGN_ENTITY_NAME" "3 countDown " "Found entity 3: countDown" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""} { "Info" "ISGN_ENTITY_NAME" "5 addScore " "Found entity 5: addScore" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""} { "Info" "ISGN_ENTITY_NAME" "6 main " "Found entity 6: main" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641626286079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Hz clk1Hz:Clk1Hz " "Elaborating entity \"clk1Hz\" for hierarchy \"clk1Hz:Clk1Hz\"" {  } { { "main.v" "Clk1Hz" { Text "C:/Users/user/Desktop/verilog/main.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level level:Level " "Elaborating entity \"level\" for hierarchy \"level:Level\"" {  } { { "main.v" "Level" { Text "C:/Users/user/Desktop/verilog/main.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown countDown:CountDown " "Elaborating entity \"countDown\" for hierarchy \"countDown:CountDown\"" {  } { { "main.v" "CountDown" { Text "C:/Users/user/Desktop/verilog/main.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641626286104 "|main|countDown:CountDown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(88) " "Verilog HDL assignment warning at main.v(88): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641626286104 "|main|countDown:CountDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:LevelDisplay " "Elaborating entity \"display\" for hierarchy \"display:LevelDisplay\"" {  } { { "main.v" "LevelDisplay" { Text "C:/Users/user/Desktop/verilog/main.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(130) " "Verilog HDL assignment warning at main.v(130): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641626286108 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(131) " "Verilog HDL assignment warning at main.v(131): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641626286108 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first main.v(135) " "Verilog HDL Always Construct warning at main.v(135): variable \"first\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641626286108 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(135) " "Verilog HDL Case Statement warning at main.v(135): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 135 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641626286108 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second main.v(147) " "Verilog HDL Always Construct warning at main.v(147): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(147) " "Verilog HDL Case Statement warning at main.v(147): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 main.v(133) " "Verilog HDL Always Construct warning at main.v(133): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 main.v(133) " "Verilog HDL Always Construct warning at main.v(133): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] main.v(133) " "Inferred latch for \"out2\[0\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] main.v(133) " "Inferred latch for \"out2\[1\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] main.v(133) " "Inferred latch for \"out2\[2\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] main.v(133) " "Inferred latch for \"out2\[3\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] main.v(133) " "Inferred latch for \"out2\[4\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] main.v(133) " "Inferred latch for \"out2\[5\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] main.v(133) " "Inferred latch for \"out2\[6\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] main.v(133) " "Inferred latch for \"out1\[0\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286109 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] main.v(133) " "Inferred latch for \"out1\[1\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] main.v(133) " "Inferred latch for \"out1\[2\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] main.v(133) " "Inferred latch for \"out1\[3\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] main.v(133) " "Inferred latch for \"out1\[4\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] main.v(133) " "Inferred latch for \"out1\[5\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] main.v(133) " "Inferred latch for \"out1\[6\]\" at main.v(133)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286110 "|main|display:LevelDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addScore addScore:Score " "Elaborating entity \"addScore\" for hierarchy \"addScore:Score\"" {  } { { "main.v" "Score" { Text "C:/Users/user/Desktop/verilog/main.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(177) " "Verilog HDL assignment warning at main.v(177): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641626286115 "|main|addScore:Score"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286127 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[3\] " "Net \"score\[3\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[3\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[2\] " "Net \"score\[2\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[2\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[1\] " "Net \"score\[1\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[1\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[0\] " "Net \"score\[0\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[0\]" { Text "C:/Users/user/Desktop/verilog/main.v" 198 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1641626286127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286127 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/user/Desktop/verilog/main.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641626286308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/user/Desktop/verilog/main.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641626286308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/user/Desktop/verilog/main.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641626286308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/user/Desktop/verilog/main.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641626286308 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641626286308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Mod0\"" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286337 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641626286337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Div0\"" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Div0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641626286386 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641626286386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641626286412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[0\] " "LATCH primitive \"display:LevelDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[2\] " "LATCH primitive \"display:LevelDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[3\] " "LATCH primitive \"display:LevelDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[4\] " "LATCH primitive \"display:LevelDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[5\] " "LATCH primitive \"display:LevelDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[6\] " "LATCH primitive \"display:LevelDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[0\] " "LATCH primitive \"display:CountDownDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[2\] " "LATCH primitive \"display:CountDownDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[3\] " "LATCH primitive \"display:CountDownDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[4\] " "LATCH primitive \"display:CountDownDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[5\] " "LATCH primitive \"display:CountDownDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[6\] " "LATCH primitive \"display:CountDownDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641626286436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641626286493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[0\] " "Latch display:LevelDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286497 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[1\] " "Latch display:LevelDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286497 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[2\] " "Latch display:LevelDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[3\] " "Latch display:LevelDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[4\] " "Latch display:LevelDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[5\] " "Latch display:LevelDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[6\] " "Latch display:LevelDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[0\] " "Latch display:CountDownDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[1\] " "Latch display:CountDownDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[2\] " "Latch display:CountDownDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[3\] " "Latch display:CountDownDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[4\] " "Latch display:CountDownDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[5\] " "Latch display:CountDownDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[6\] " "Latch display:CountDownDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641626286498 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 133 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641626286498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[1\] GND " "Pin \"out4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[0\] GND " "Pin \"out5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[1\] GND " "Pin \"out5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[2\] GND " "Pin \"out5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[3\] GND " "Pin \"out5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[4\] GND " "Pin \"out5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[5\] GND " "Pin \"out5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5\[6\] VCC " "Pin \"out5\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[0\] GND " "Pin \"out6\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[1\] GND " "Pin \"out6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[2\] GND " "Pin \"out6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[3\] GND " "Pin \"out6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[4\] GND " "Pin \"out6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[5\] GND " "Pin \"out6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[6\] VCC " "Pin \"out6\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641626286524 "|main|out6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641626286524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641626286572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/verilog/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/verilog/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641626286825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641626286825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641626286853 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641626286853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641626286853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641626286853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641626286867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 15:18:06 2022 " "Processing ended: Sat Jan 08 15:18:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641626286867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641626286867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641626286867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641626286867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641626287816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641626287819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 15:18:07 2022 " "Processing started: Sat Jan 08 15:18:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641626287819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641626287819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641626287819 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641626287887 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1641626287888 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1641626287888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641626287973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641626287974 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641626287978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641626288005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641626288005 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641626288194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641626288208 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641626288286 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1641626291272 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1641626291339 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1641626291339 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626291339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641626291342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641626291342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641626291342 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641626291343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641626291343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641626291343 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641626291813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641626291814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641626291814 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626291816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641626291816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641626291817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641626291818 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641626291818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641626291831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641626291831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641626291831 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626291870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641626293156 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1641626293355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626294402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641626295298 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641626295860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626295860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641626296733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641626298203 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641626298203 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1641626301436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641626302195 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641626302195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626302198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641626303143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641626303154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641626303477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641626303477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641626304247 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641626307251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/verilog/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/verilog/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641626307424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6661 " "Peak virtual memory: 6661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641626307867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 15:18:27 2022 " "Processing ended: Sat Jan 08 15:18:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641626307867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641626307867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641626307867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641626307867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641626308750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641626308754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 15:18:28 2022 " "Processing started: Sat Jan 08 15:18:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641626308754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641626308754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641626308754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641626309267 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641626311023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641626311177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 15:18:31 2022 " "Processing ended: Sat Jan 08 15:18:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641626311177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641626311177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641626311177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641626311177 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641626311772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641626312139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641626312144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 15:18:31 2022 " "Processing started: Sat Jan 08 15:18:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641626312144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312144 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626312215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312661 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312893 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312910 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1Hz:Clk1Hz\|div_clk clk1Hz:Clk1Hz\|div_clk " "create_clock -period 1.000 -name clk1Hz:Clk1Hz\|div_clk clk1Hz:Clk1Hz\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641626312911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641626312911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s1 s1 " "create_clock -period 1.000 -name s1 s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641626312911 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countDown:CountDown\|timeNow\[0\] countDown:CountDown\|timeNow\[0\] " "create_clock -period 1.000 -name countDown:CountDown\|timeNow\[0\] countDown:CountDown\|timeNow\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641626312911 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312911 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626312912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312915 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626312915 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626312921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641626312936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.929 " "Worst-case setup slack is -16.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.929             -68.431 s1  " "  -16.929             -68.431 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.026             -75.706 countDown:CountDown\|timeNow\[0\]  " "  -11.026             -75.706 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.614            -110.308 clk  " "   -5.614            -110.308 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817             -32.242 clk1Hz:Clk1Hz\|div_clk  " "   -2.817             -32.242 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.206 " "Worst-case hold slack is -4.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.206             -20.351 s1  " "   -4.206             -20.351 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -2.358 countDown:CountDown\|timeNow\[0\]  " "   -0.412              -2.358 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clk  " "    0.439               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.548               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.123 " "Worst-case minimum pulse width slack is -3.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123            -318.309 s1  " "   -3.123            -318.309 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836             -16.797 countDown:CountDown\|timeNow\[0\]  " "   -0.836             -16.797 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -25.403 clk  " "   -0.538             -25.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.825 clk1Hz:Clk1Hz\|div_clk  " "   -0.538             -15.825 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626312944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312944 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626312951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626312975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314085 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626314171 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641626314178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.538 " "Worst-case setup slack is -16.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.538             -67.015 s1  " "  -16.538             -67.015 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.055             -76.123 countDown:CountDown\|timeNow\[0\]  " "  -11.055             -76.123 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.689            -110.048 clk  " "   -5.689            -110.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816             -31.232 clk1Hz:Clk1Hz\|div_clk  " "   -2.816             -31.232 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.448 " "Worst-case hold slack is -4.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448             -22.720 s1  " "   -4.448             -22.720 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -4.346 countDown:CountDown\|timeNow\[0\]  " "   -0.786              -4.346 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.638               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.351 " "Worst-case minimum pulse width slack is -3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351            -341.762 s1  " "   -3.351            -341.762 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863             -21.722 countDown:CountDown\|timeNow\[0\]  " "   -0.863             -21.722 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.125 clk  " "   -0.538             -26.125 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -16.304 clk1Hz:Clk1Hz\|div_clk  " "   -0.538             -16.304 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626314187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314187 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626314194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626314952 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315002 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641626315006 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.280 " "Worst-case setup slack is -10.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.280             -39.772 s1  " "  -10.280             -39.772 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.282             -35.958 countDown:CountDown\|timeNow\[0\]  " "   -5.282             -35.958 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946             -39.009 clk  " "   -2.946             -39.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -14.045 clk1Hz:Clk1Hz\|div_clk  " "   -1.348             -14.045 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.835 " "Worst-case hold slack is -1.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -8.349 s1  " "   -1.835              -8.349 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.117               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.172               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.518 " "Worst-case minimum pulse width slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518            -100.947 s1  " "   -1.518            -100.947 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -3.253 clk  " "   -0.260              -3.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.576 clk1Hz:Clk1Hz\|div_clk  " "   -0.039              -0.576 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.082               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315017 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1641626315024 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641626315142 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1641626315146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.066 " "Worst-case setup slack is -9.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.066             -35.331 s1  " "   -9.066             -35.331 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.773             -32.707 countDown:CountDown\|timeNow\[0\]  " "   -4.773             -32.707 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640             -33.287 clk  " "   -2.640             -33.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212             -11.894 clk1Hz:Clk1Hz\|div_clk  " "   -1.212             -11.894 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.761 " "Worst-case hold slack is -1.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761              -8.035 s1  " "   -1.761              -8.035 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.015               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.158               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.451 " "Worst-case minimum pulse width slack is -1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451             -94.112 s1  " "   -1.451             -94.112 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -3.292 clk  " "   -0.265              -3.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.216 clk1Hz:Clk1Hz\|div_clk  " "   -0.017              -0.216 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.099               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641626315155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626315155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626316488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626316489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641626316558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 15:18:36 2022 " "Processing ended: Sat Jan 08 15:18:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641626316558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641626316558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641626316558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626316558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1641626317439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641626317443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 15:18:37 2022 " "Processing started: Sat Jan 08 15:18:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641626317443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641626317443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641626317443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641626318036 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1641626318061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/user/Desktop/verilog/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/user/Desktop/verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641626318167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641626318200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 15:18:38 2022 " "Processing ended: Sat Jan 08 15:18:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641626318200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641626318200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641626318200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641626318200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641626318785 ""}
