{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480720826527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480720826528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  2 20:20:26 2016 " "Processing started: Fri Dec  2 20:20:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480720826528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480720826528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off questao1 -c questao1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off questao1 -c questao1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480720826528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480720826808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480720826867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480720826867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480720826868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480720826868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max2.sv 1 1 " "Found 1 design units, including 1 entities, in source file max2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max2 " "Found entity 1: max2" {  } { { "max2.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/max2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480720826868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480720826868 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "max questao1.sv(8) " "Verilog HDL error at questao1.sv(8): object max declared in a list of port declarations cannot be redeclared within the module body" {  } { { "questao1.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/questao1.sv" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "min questao1.sv(8) " "Verilog HDL error at questao1.sv(8): object min declared in a list of port declarations cannot be redeclared within the module body" {  } { { "questao1.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/questao1.sv" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "med1 questao1.sv(8) " "Verilog HDL error at questao1.sv(8): object med1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "questao1.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/questao1.sv" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "med2 questao1.sv(8) " "Verilog HDL error at questao1.sv(8): object med2 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "questao1.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/questao1.sv" 8 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "questao1 questao1.sv(1) " "Ignored design unit \"questao1\" at questao1.sv(1) due to previous errors" {  } { { "questao1.sv" "" { Text "/home/gustavof/pem/pem_shared/system verilog/gustavo/questao1/questao1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao1.sv 0 0 " "Found 0 design units, including 0 entities, in source file questao1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480720826869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480720826947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  2 20:20:26 2016 " "Processing ended: Fri Dec  2 20:20:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480720826947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480720826947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480720826947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480720826947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480720829594 ""}
