Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 19:23:23 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_390_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 Delay1No33_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.950ns (28.274%)  route 2.410ns (71.726%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.019ns (routing 0.937ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.853ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=32303, routed)       2.019     2.970    Delay1No33_instance/clk_IBUF_BUFG
    SLICE_X162Y353       FDCE                                         r  Delay1No33_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y353       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.048 r  Delay1No33_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.791     3.839    Delay1No32_instance/Y_reg[33]_0[7]
    SLICE_X161Y414       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.938 r  Delay1No32_instance/geqOp_carry_i_13__0/O
                         net (fo=1, routed)           0.025     3.963    Sum10_2_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X161Y414       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.126 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.152    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X161Y415       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.167 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.193    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y416       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.245 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.378     4.623    Delay1No32_instance/CO[0]
    SLICE_X160Y420       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.713 f  Delay1No32_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.086     4.799    Delay1No32_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X159Y420       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.889 f  Delay1No32_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.051     4.940    Delay1No32_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X159Y420       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     5.030 r  Delay1No32_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.416     5.446    Delay1No33_instance/Y_reg[23]_0
    SLICE_X163Y415       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     5.595 r  Delay1No33_instance/shiftedFracY_d1[18]_i_2__0/O
                         net (fo=5, routed)           0.281     5.876    Delay1No33_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X158Y418       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     6.000 r  Delay1No33_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.330     6.330    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X159Y415       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=32303, routed)       1.759     6.419    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X159Y415       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.379     6.798    
                         clock uncertainty           -0.035     6.762    
    SLICE_X159Y415       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.787    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.458    




