# VSD-RISC-V-SoC-Tapeout-Program-Week-9
# üåü **Final Documentation & Reflection (VSDBabySoC Tapeout Journey)**

**‚ÄúMy Complete SoC Design Story from RTL ‚Üí GDS ‚Üí Post-Layout STA‚Äù**
üìÑ Based on Week 9 Task File 

---

# üß≠ **Introduction ‚Äî My Journey Entering Week 9**

Week 9 is not just submission week ‚Äî it feels like the *culmination* of everything I‚Äôve learned, broken, fixed, debugged, and re-designed over almost two months.
I started with **zero understanding of physical design** and slowly built my SoC step-by-step:

* Learning how RTL becomes gates
* How gates become cells
* How cells become layout
* And how layout becomes timing-clean silicon

In Week 9, my job is to **assemble all my work into one GitHub repository** and reflect on my SoC-building experience in a clean, reproducible way.

This README is exactly that.
My full VSDBabySoC journey ‚Äî documented from technical, conceptual, and personal angles.

---

# üöÄ **1. My Goal for Week 9**

To create a fresh, original GitHub repository that includes:

‚úî Complete week-wise documentation
‚úî My commands, screenshots, logs
‚úî My SoC experiments & modifications
‚úî My understanding of SPEF, STA, routing, timing closure
‚úî A truthful engineering journey

This README acts as the front page of that submission.

---

# üèóÔ∏è **2. My VSDBabySoC Tapeout Journey ‚Äî Week Wise Breakdown**

Below is my **hands-on timeline** of how I built a minimal SoC from scratch.

---

# üß© **Week 1 ‚Äî Understanding the SoC Universe**

This week was my warmup.

### What I learned:

* What is an SoC? (Processor + memories + peripherals + interconnects)
* What is SKY130?
* What is OpenLane?
* How the ‚ÄúRTL ‚Üí GDS‚Äù journey works

### Commands I ran:

```bash
sudo apt-get install yosys magic iverilog gtkwave
git clone https://github.com/The-OpenROAD-Project/OpenLane
```

### What confused me:

* Why do we need so many files? (.lib, .lef, .gds, .spef?)
* What is a PDK exactly?

### Special Note

> The PDK is like the rulebook for silicon. Without the rules, the chip is illegal.

---

# üõ†Ô∏è **Week 2 ‚Äî RTL & Synthesis (My First Step into Hardware Reality)**

### Tasks I did:

* Wrote/understood the VSDBabySoC RTL
* Ran synthesis with Yosys

### Commands:

```bash
yosys -s synth.tcl
```

### What I learned:

* RTL is NOT hardware ‚Äî synthesis makes hardware
* Timing constraints (SDC) are the ‚Äúrules‚Äù for synthesis
* Setup time & hold time first appear here

### Why Synthesis matters:

Because without synthesis, your SoC is just text ‚Äî not hardware.

---

# üßÆ **Week 3 ‚Äî My First STA (Static Timing Analysis)**

This week was the **moment I understood timing**.

### Commands:

```tcl
read_liberty sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog synth.v
read_sdc constraints.sdc
report_checks -path_delay max
```

### What I learned:

* Arrival time vs required time
* WNS (Worst Negative Slack)
* Why SS corner fails setup
* Why FF corner fails hold

### Special Note

> Timing is the soul of a chip. A chip with bad timing = a chip that doesn‚Äôt boot.

---

# üèóÔ∏è **Week 4 ‚Äî Floorplanning (Giving Shape to My Chip)**

This week felt like designing the ‚Äúhome‚Äù for all my cells.

### Commands:

```bash
run_floorplan
```

### I learned:

* Die area
* Core area
* Pin placement
* Macro orientation

### My doubt:

Why is utilization important?
‚Üí Because too much density = congestion = routing failure.

---

# üß± **Week 5 ‚Äî Placement (Organizing Millions of Lego Blocks)**

This was surprisingly fun.

### Commands:

```bash
run_placement
```

### What I learned:

* Global vs detailed placement
* Legalization
* Standard cell alignment
* Congestion maps

### Realization:

> Placement determines 50% of timing success.
> If placement is bad ‚Üí routing will suffer ‚Üí timing will break ‚Üí silicon will fail.

---

# ‚è∞ **Week 6 ‚Äî Clock Tree Synthesis (Making Time Flow Inside SoC)**

Clock is the heartbeat of the chip.

### Commands:

```bash
run_cts
```

### I learned:

* Skew
* Latency
* Clock buffers
* H-tree structure

### Why CTS broke my timing:

Because inserting clock buffers changes delays ‚Üí new setup/hold behaviors.

---

# üß≠ **Week 7 ‚Äî Routing (The Hardest Week for Me)**

### Commands:

```bash
run_routing
```

### What I learned:

* Global routing
* Detailed routing
* DRC checks
* Why vias are expensive
* Why spacing matters

### Big lesson:

> You don‚Äôt route your chip.
> The tools route it *based on how well YOU floorplanned and placed it.*

---

# üîç **Week 8 ‚Äî SPEF & Multi-Corner STA (The Real Silicon Check)**

üìÑ Based on Week 8 Summary File (from previous conversation)

### Commands:

```tcl
read_spef routed.spef
report_checks -path_delay max
report_checks -path_delay min
```

### What I learned:

* SPEF contains R + C values of every routed net
* Post-route timing is the closest to real silicon timing
* Week-3 vs Week-8 comparison shows the effect of parasitics

### My observation:

* WNS became worse
* Hold slack changed
* Coupling capacitance affected critical paths

### Special Note

> Post-route STA decides if your SoC is **tapeout-ready**, not pre-route STA.

---

# üéâ **Week 9 ‚Äî Final Documentation & Submission (This Week)**

Week 9 is about presenting everything I did.

### Tasks:

* Organizing screenshots
* Writing detailed README
* Making step-by-step instructions
* Highlighting unique experiments
* Ensuring all terminal outputs have **my username visible**
* Creating a clean GitHub repo

### Why Week 9 is the most important:

Because documentation differentiates an engineer from someone who only runs commands.

---

# üî• **3. Unique Experiments I Performed**

These are the custom efforts I performed in my VSDBabySoC flow:

### ‚úî Customizing config.tcl values

I changed:

* `FP_CORE_UTIL`
* `CLOCK_PERIOD`
* `PL_TARGET_DENSITY`

### ‚úî Modified clock buffer selection in CTS

### ‚úî Re-ran multi-corner STA manually

### ‚úî Verified SPEF impact by comparing two routing attempts

### ‚úî Added custom scripts for report extraction

---

# ‚ùì **4. Q&A ‚Äî Real Questions I Asked Myself During SoC Building**

### **Q1: Why does timing break after routing even when it passed in synthesis?**

Because routing introduces **real wire RC parasitics**, which drastically increase delay.

---

### **Q2: Why does SS corner always show worst setup timing?**

Because slow transistors + low voltage = maximum delay = setup failures.

---

### **Q3: Why is FF corner worst for hold?**

Because fast devices + high voltage make signals arrive too early.

---

### **Q4: Why do we need SPEF when .lib already contains delays?**

.lib contains **cell delays**
SPEF contains **wire delays**
Real timing = cell delay + wire delay

---

### **Q5: Why is documentation mandatory for tapeout training?**

Because tapeout is teamwork ‚Äî and a team is only as strong as its documentation.

---

# üìå **Special Notes & SoC Facts**

### ‚≠ê Fact 1

> 70% of delay in modern nodes is from routing, not gates.
> That is why SPEF-based STA matters.

### ‚≠ê Fact 2

> A chip with +0.001 ns slack works.
> A chip with ‚Äì0.001 ns slack fails.

### ‚≠ê Fact 3

> CTS changes timing more than placement or routing.

### ‚≠ê Fact 4

> Final GDS is not just a pretty image ‚Äî
> It is EXACTLY what goes to silicon.

### ‚≠ê Fact 5

> Good documentation = professional engineer.
> No documentation = disqualified candidate.

---

# üèÅ **5. Conclusion ‚Äî My Final Thoughts**

Completing VSDBabySoC was a **transformative engineering experience** for me.

I entered this program thinking silicon design was too complex.
I am leaving this program knowing that:

* I can run a complete RTL-to-GDS flow
* I can analyze timing across PVT corners
* I can debug synthesis, placement, CTS, and routing
* I can work like a real SoC physical design engineer

Week 9 feels like the graduation ceremony of my tapeout journey.


