# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/4dae739d/hdl/vhdl/hls_synchr_strm.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_0_1_1/sim/design_1_hls_synchr_strm_0_1.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/tb3.vhd"

# Do not sort compile order
nosort
