# Reading pref.tcl
# do top_level_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:05 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 17:27:05 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:06 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 17:27:07 on Mar 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:07 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 17:27:07 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:07 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 17:27:07 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:07 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 17:27:08 on Mar 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:08 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 17:27:08 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:08 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv 
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 17:27:08 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/School/Winter\ 2021/CSE141L/lucas_processor/verilog_code {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:08 on Mar 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code" C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv 
# -- Compiling package top_level_sv_unit
# -- Importing package definitions
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 17:27:08 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:14 on Mar 04,2021
# vlog -reportprogress 300 -work work C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv 
# -- Compiling module encrypt_tb
# 
# Top level modules:
# 	encrypt_tb
# End time: 17:27:14 on Mar 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.encrypt_tb
# vsim work.encrypt_tb 
# Start time: 17:27:17 on Mar 04,2021
# Loading sv_std.std
# Loading work.encrypt_tb
# Loading work.definitions
# Loading work.top_level_sv_unit
# Loading work.top_level
# Loading work.InstFetch
# Loading work.Ctrl_sv_unit
# Loading work.Ctrl
# Loading work.InstROM
# Loading work.RegFile_sv_unit
# Loading work.RegFile
# Loading work.ALU_sv_unit
# Loading work.ALU
# Loading work.data_mem
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv Line: 34
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RF1'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/RF1 File: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'Regaddr'. The port definition is at: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/RF1 File: C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv Line: 60
# ** Warning: (vsim-3722) C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv(60): [TFMPC] - Missing connection for port 'OpCode'.
add wave -position end  sim:/encrypt_tb/clk
add wave -position end  sim:/encrypt_tb/init
add wave -position end  sim:/encrypt_tb/start
add wave -position end  sim:/encrypt_tb/done
add wave -position end  sim:/encrypt_tb/pre_length
add wave -position end  sim:/encrypt_tb/pre_length1
add wave -position end  sim:/encrypt_tb/message1
add wave -position end  sim:/encrypt_tb/msg_padded1
add wave -position end  sim:/encrypt_tb/msg_crypto1
add wave -position end  sim:/encrypt_tb/lfsr_ptrn
add wave -position end  sim:/encrypt_tb/LFSR_ptrn
add wave -position end  sim:/encrypt_tb/lfsr1
add wave -position end  sim:/encrypt_tb/LFSR_init
add wave -position end  sim:/encrypt_tb/score
add wave -position end  sim:/encrypt_tb/str1
add wave -position end  sim:/encrypt_tb/str_enc1
add wave -position end  sim:/encrypt_tb/strlen
add wave -position end  sim:/encrypt_tb/pt_no
add wave -position end  sim:/encrypt_tb/pt_no1
add wave -position end  sim:/encrypt_tb/file_no
run -all
# ** Warning: (vsim-7) Failed to open readmem file "machine_code.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv(21)
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IR1
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Break key hit
# Break in Module InstFetch at C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv line 19
# End time: 17:28:48 on Mar 04,2021, Elapsed time: 0:01:31
# Errors: 0, Warnings: 5
