<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: NMI_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">NMI_T Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac9da42555cc50c3d4e7f0f23e8245728"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_m_i___t.html#ac9da42555cc50c3d4e7f0f23e8245728">NMIEN</a></td></tr>
<tr class="separator:ac9da42555cc50c3d4e7f0f23e8245728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11f0c42cb98d6b6d8a446d0c1b62fdf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_m_i___t.html#af11f0c42cb98d6b6d8a446d0c1b62fdf">NMISTS</a></td></tr>
<tr class="separator:af11f0c42cb98d6b6d8a446d0c1b62fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup NMI NMI Controller (NMI)
Memory Mapped Structure for NMI Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l06062">6062</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac9da42555cc50c3d4e7f0f23e8245728" name="ac9da42555cc50c3d4e7f0f23e8245728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9da42555cc50c3d4e7f0f23e8245728">&#9670;&nbsp;</a></span>NMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NMI_T::NMIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] NMI Source Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">NMIEN
</font><br><p> <font size="2">
Offset: 0x00  NMI Source Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BODOUT</td><td><div style="word-wrap: break-word;"><b>BOD NMI Source Enable (Write Protect)
</b><br>
0 = BOD NMI source Disabled.
<br>
1 = BOD NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>IRC_INT</td><td><div style="word-wrap: break-word;"><b>IRC TRIM NMI Source Enable (Write Protect)
</b><br>
0 = IRC TRIM NMI source Disabled.
<br>
1 = IRC TRIM NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>PWRWU_INT</td><td><div style="word-wrap: break-word;"><b>Power-down Mode Wake-up NMI Source Enable (Write Protect)
</b><br>
0 = Power-down mode wake-up NMI source Disabled.
<br>
1 = Power-down mode wake-up NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>SRAM_PERR</td><td><div style="word-wrap: break-word;"><b>SRAM Parity Check NMI Source Enable (Write Protect)
</b><br>
0 = SRAM parity check error NMI source Disabled.
<br>
1 = SRAM parity check error NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>CLKFAIL</td><td><div style="word-wrap: break-word;"><b>Clock Fail Detected and IRC Auto Trim Interrupt NMI Source Enable (Write Protect)
</b><br>
0 = Clock fail detected and IRC Auto Trim interrupt NMI source Disabled.
<br>
1 = Clock fail detected and IRC Auto Trim interrupt NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>RTC_INT</td><td><div style="word-wrap: break-word;"><b>RTC NMI Source Enable (Write Protect)
</b><br>
0 = RTC NMI source Disabled.
<br>
1 = RTC NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>TAMPER_INT</td><td><div style="word-wrap: break-word;"><b>TAMPER_INT NMI Source Enable (Write Protect)
</b><br>
0 = Backup register tamper detected NMI source Disabled.
<br>
1 = Backup register tamper detected NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>EINT0</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.6 or PB.5 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PA.6 or PB.5 pin NMI source Disabled.
<br>
1 = External interrupt from PA.6 or PB.5 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>EINT1</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.7, PB.4 or PD.15 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PA.7, PB.4 or PD.15 pin NMI source Disabled.
<br>
1 = External interrupt from PA.7, PB.4 or PD.15 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>EINT2</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.3 or PC.6 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PB.3 or PC.6 pin NMI source Disabled.
<br>
1 = External interrupt from PB.3 or PC.6 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11]</td><td>EINT3</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.2 or PC.7 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PB.2 or PC.7 pin NMI source Disabled.
<br>
1 = External interrupt from PB.2 or PC.7 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>EINT4</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.8, PB.6 or PF.15 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PA.8, PB.6 or PF.15 pin NMI source Disabled.
<br>
1 = External interrupt from PA.8, PB.6 or PF.15 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>EINT5</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.7 or PF.14 Pin NMI Source Enable (Write Protect)
</b><br>
0 = External interrupt from PB.7 or PF.14 pin NMI source Disabled.
<br>
1 = External interrupt from PB.7 or PF.14 pin NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[14]</td><td>UART0_INT</td><td><div style="word-wrap: break-word;"><b>UART0 NMI Source Enable (Write Protect)
</b><br>
0 = UART0 NMI source Disabled.
<br>
1 = UART0 NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15]</td><td>UART1_INT</td><td><div style="word-wrap: break-word;"><b>UART1 NMI Source Enable (Write Protect)
</b><br>
0 = UART1 NMI source Disabled.
<br>
1 = UART1 NMI source Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l06335">6335</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="af11f0c42cb98d6b6d8a446d0c1b62fdf" name="af11f0c42cb98d6b6d8a446d0c1b62fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11f0c42cb98d6b6d8a446d0c1b62fdf">&#9670;&nbsp;</a></span>NMISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NMI_T::NMISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] NMI Source Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">NMISTS
</font><br><p> <font size="2">
Offset: 0x04  NMI Source Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BODOUT</td><td><div style="word-wrap: break-word;"><b>BOD Interrupt Flag (Read Only)
</b><br>
0 = BOD interrupt is deasserted.
<br>
1 = BOD interrupt is asserted.
<br>
</div></td></tr><tr><td>
[1]</td><td>IRC_INT</td><td><div style="word-wrap: break-word;"><b>IRC TRIM Interrupt Flag (Read Only)
</b><br>
0 = HIRC TRIM interrupt is deasserted.
<br>
1 = HIRC TRIM interrupt is asserted.
<br>
</div></td></tr><tr><td>
[2]</td><td>PWRWU_INT</td><td><div style="word-wrap: break-word;"><b>Power-down Mode Wake-up Interrupt Flag (Read Only)
</b><br>
0 = Power-down mode wake-up interrupt is deasserted.
<br>
1 = Power-down mode wake-up interrupt is asserted.
<br>
</div></td></tr><tr><td>
[3]</td><td>SRAM_PERR</td><td><div style="word-wrap: break-word;"><b>SRAM ParityCheck Error Interrupt Flag (Read Only)
</b><br>
0 = SRAM parity check error interrupt is deasserted.
<br>
1 = SRAM parity check error interrupt is asserted.
<br>
</div></td></tr><tr><td>
[4]</td><td>CLKFAIL</td><td><div style="word-wrap: break-word;"><b>Clock Fail Detected or IRC Auto Trim Interrupt Flag (Read Only)
</b><br>
0 = Clock fail detected or IRC Auto Trim interrupt is deasserted.
<br>
1 = Clock fail detected or IRC Auto Trim interrupt is asserted.
<br>
</div></td></tr><tr><td>
[6]</td><td>RTC_INT</td><td><div style="word-wrap: break-word;"><b>RTC Interrupt Flag (Read Only)
</b><br>
0 = RTC interrupt is deasserted.
<br>
1 = RTC interrupt is asserted.
<br>
</div></td></tr><tr><td>
[7]</td><td>TAMPER_INT</td><td><div style="word-wrap: break-word;"><b>TAMPER_INT Interrupt Flag (Read Only)
</b><br>
0 = Backup register tamper detected interrupt is deasserted.
<br>
1 = Backup register tamper detected interrupt is asserted.
<br>
</div></td></tr><tr><td>
[8]</td><td>EINT0</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.6 or PB.5 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PA.6 or PB.5 interrupt is deasserted.
<br>
1 = External Interrupt from PA.6 or PB.5 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[9]</td><td>EINT1</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.7, PB.4 or PD.15 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PA.7, PB.4 or PD.15 interrupt is deasserted.
<br>
1 = External Interrupt from PA.7, PB.4 or PD.15 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[10]</td><td>EINT2</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.3 or PC.6 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PB.3 or PC.6 interrupt is deasserted.
<br>
1 = External Interrupt from PB.3 or PC.6 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[11]</td><td>EINT3</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.2 or PC.7 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PB.2 or PC.7 interrupt is deasserted.
<br>
1 = External Interrupt from PB.2 or PC.7 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[12]</td><td>EINT4</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PA.8, PB.6 or PF.15 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PA.8, PB.6 or PF.15 interrupt is deasserted.
<br>
1 = External Interrupt from PA.8, PB.6 or PF.15 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[13]</td><td>EINT5</td><td><div style="word-wrap: break-word;"><b>External Interrupt From PB.7 or PF.14 Pin Interrupt Flag (Read Only)
</b><br>
0 = External Interrupt from PB.7 or PF.14 interrupt is deasserted.
<br>
1 = External Interrupt from PB.7 or PF.14 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[14]</td><td>UART0_INT</td><td><div style="word-wrap: break-word;"><b>UART0 Interrupt Flag (Read Only)
</b><br>
0 = UART1 interrupt is deasserted.
<br>
1 = UART1 interrupt is asserted.
<br>
</div></td></tr><tr><td>
[15]</td><td>UART1_INT</td><td><div style="word-wrap: break-word;"><b>UART1 Interrupt Flag (Read Only)
</b><br>
0 = UART1 interrupt is deasserted.
<br>
1 = UART1 interrupt is asserted.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l06336">6336</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="sys__reg_8h_source.html">sys_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
