
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_state[3]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: dr_shift_reg[21]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ tap_state[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.12    0.48    0.66    0.66 ^ tap_state[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tap_state[3] (net)
                  0.48    0.00    0.66 ^ _191_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.03    0.16    0.07    0.74 v _191_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _087_ (net)
                  0.16    0.00    0.74 v _192_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.11    0.15    0.28    1.02 v _192_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _088_ (net)
                  0.15    0.00    1.02 v _193_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     7    0.12    0.18    0.29    1.31 v _193_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _089_ (net)
                  0.18    0.00    1.31 v _227_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.10    0.20    1.50 v _227_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _110_ (net)
                  0.10    0.00    1.50 v _228_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.22    1.72 ^ _228_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _031_ (net)
                  0.05    0.00    1.72 ^ dr_shift_reg[21]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-02   1.98e-03   4.73e-08   1.25e-02  60.7%
Combinational          7.14e-03   9.58e-04   4.15e-08   8.10e-03  39.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.77e-02   2.94e-03   8.87e-08   2.06e-02 100.0%
                          85.7%      14.3%       0.0%
