<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Resume - Santokh Singh</title>
    <link rel="stylesheet" href="resume.css">
</head>
<body>
    <div class="container">
        <header>
            <img src="santokh.jpg" alt="Santokh Singh" class="profile-pic">
            <h1>Santokh Singh</h1>
            <p>Electronics & Communication Engineer</p>
            <p>+91 7051914830 || bandralsantokh@gmail.com || <a href="#">LinkedIn</a> || <a href="#">Github</a></p>
        </header>

        <section class="summary">
            <h2>Personal Summary</h2>
            <p>Motivated Electronics & Communication Engineer with a strong foundation in digital electronics and programming. Committed to leveraging technical skills to contribute effectively in a team-oriented environment.</p>
        </section>

        <section class="education">
            <h2>Education</h2>
            <div class="edu-item">
                <h3>Vishwakarma Government Engineering College</h3>
                <p>Bachelor of Engineering in Electronics & Communication, 6.74 CGPA</p>
                <p>Sept 2021 – Present, Ahmedabad, Gujarat</p>
            </div>
            <div class="edu-item">
                <h3>Govt. Boys S.R.M.L Hr. Sec School</h3>
                <p>12th Standard in Science, 82.8%</p>
                <p>Aug 2019 – Sept 2021, Jammu & Kashmir</p>
            </div>
        </section>

        <section class="skills">
            <h2>Skills</h2>
            <ul>
                <li>Digital Electronics</li>
                <li>Basics of Electronic Devices And Circuit</li>
                <li>Verilog</li>
                <li>C programming language</li>
            </ul>
            <h3>Soft Skills</h3>
            <ul>
                <li>Communication</li>
                <li>Teamwork</li>
                <li>Leadership</li>
                <li>Management</li>
            </ul>
        </section>

        <section class="projects">
            <h2>Projects</h2>
            <div class="project-item">
                <h3>RAM & ROM Design in Verilog</h3>
                <p>Developed a Verilog-based project for designing and simulating RAM and ROM modules, incorporating address decoding and memory read/write operations.</p>
            </div>
            <div class="project-item">
                <h3>Online Attendance System</h3>
                <p>An online attendance system using RFID tracks student attendance by scanning RFID cards, enhancing accuracy and efficiency.</p>
            </div>
        </section>

        <section class="certificates">
            <h2>Certificates</h2>
            <ul>
                <li>Verilog Fundamentals (Udemy)</li>
            </ul>
        </section>

        <section class="languages">
            <h2>Languages</h2>
            <ul>
                <li>English</li>
                <li>Hindi</li>
            </ul>
        </section>

        <section class="interests">
            <h2>Interests</h2>
            <ul>
                <li>Sports (Cricket, Volleyball, Kabbadi)</li>
                <li>Reading</li>
            </ul>
        </section>
    </div>
</body>
</html>
