# PyCircuitKit (CAT) ‚Äî Circuit Analysis Toolkit

[![Build](https://github.com/lgili/PyCircuitKit/actions/workflows/ci.yml/badge.svg)](https://github.com/lgili/PyCircuitKit/actions/workflows/ci.yml)
[![Docs](https://img.shields.io/badge/docs-latest-brightgreen.svg)](https://lgili.github.io/PyCircuitKit/)

Modern, strongly-typed Python toolkit to **define**, **simulate** (.OP / .TRAN / .AC) and **analyze** electronic circuits with a clean, Pythonic API. CAT targets real engineering workflows: parameter sweeps, **Monte Carlo**, worst‚Äëcase, and painless result handling in NumPy/Pandas.

Documentation: https://lgili.github.io/PyCircuitKit/

> **Status:** MVP ‚Äî Circuit DSL (Ports & Nets), NGSpice (CLI) `.op/.tran/.ac`, LTspice netlist & schematic import/export (netlists with `.include/.param`, V/I PULSE/SIN/PWL, controlled sources, diode; schematics via `.asc` round-trip), Monte‚ÄëCarlo, and metrics/plots. Roadmap: worst‚Äëcase refinements, RAW binary, more examples.

---

## Documentation
- Site: https://lgili.github.io/PyCircuitKit/
- Getting Started: https://lgili.github.io/PyCircuitKit/getting-started/
- Guides: Monte Carlo (https://lgili.github.io/PyCircuitKit/monte-carlo/) ¬∑ AC Stability (https://lgili.github.io/PyCircuitKit/ac-stability/)
- Examples: https://lgili.github.io/PyCircuitKit/examples/
- Examples Gallery: https://lgili.github.io/PyCircuitKit/examples-gallery/

---

## Quickstart (1 min)
```python
from cat import Circuit, R, C, V, GND, run_tran

c = Circuit("rc")
V1, R1, C1 = V(5.0), R("1k"), C("100n")
c.add(V1, R1, C1)
c.connect(V1.ports[0], R1.ports[0])
c.connect(R1.ports[1], C1.ports[0])
c.connect(V1.ports[1], GND)
c.connect(C1.ports[1], GND)

df = run_tran(c, "10us", "5ms", return_df=True)
print(df.head())
```

---

## Dev shortcuts (Makefile)

```bash
# 1) Create venv and install in editable mode
make install

# 2) Run the circuit preview example (prints connectivity and generates preview.svg/.dot)
make preview

# If you prefer without venv (uses PYTHONPATH=src)
make preview-ci

# Install plotting extras (Matplotlib) for figure examples
make install-extras

# Run plotting/simulation examples (require NGSpice in PATH)
make ac-bode
make step-fig
make mc-fig
make opamp-stability

# Run all figure examples
make examples
```

Install Graphviz to render the SVG preview (macOS: `brew install graphviz`, Ubuntu: `sudo apt install -y graphviz`).
See `docs/components-library.md` for details on registering custom components
and building reusable catalogues.

---

## ‚ú® Features (MVP)

- **Zero-string connectivity:** connect **Port ‚Üî Net** objects (type-safe, IDE-friendly).
- **Core components:** `Resistor`, `Capacitor`, `Vdc` (more soon).
- **Netlist builder:** generate SPICE netlists with topology validation.
- **NGSpice (CLI) runner:** headless `.op` smoke execution (skips automatically if NGSpice is missing).
- **Utilities for design:**
  - **E-series** enumerator & rounding (E12/E24/E48/E96).
  - **RC low-pass** design helper by target `f_c`.

### Highlights
- **AC/DC/TRAN** via NGSpice (CLI).
- **LTspice integration**: import flattened `.cir/.net` files (includes `.include/.param`, PULSE/SIN/PWL, E/G/F/H, diode, simple `.SUBCKT`) and round-trip `.asc` schematics (with `SpiceLine` metadata or via geometry fallback).
- **Component library**: registry for reusable parts (for example `diode.1n4007`)
  and an API (`cat.library`) to register project-specific components.
- **Monte Carlo**: parallel, deterministic order; DataFrame stacking.
- **Metrics/Plots**: AC (Bode/PM/GM) e tran (rise/fall/settling/overshoot).

---

## üß∞ Installation

### Requirements
- Python **3.10+**
- pip / virtualenv (or **uv** / **poetry**)
- **NGSpice** (recommended for simulation; optional for building & unit tests)



### macOS (pip)

```bash
# 1) Install NGSpice
brew install ngspice

# 2) Clone and set up the project
git clone https://github.com/lgili/PyCircuitKit.git
cd pycircuitkit
python -m venv .venv
source .venv/bin/activate
pip install -U pip
pip install -e .
pip install ruff mypy pytest pytest-cov
```

> Optionally, add `matplotlib` and `pandas` for plotting/stacking examples.

### Linux (Ubuntu/Debian)
```bash
# 1) Install NGSpice
sudo apt update
sudo apt install -y ngspice

# 2) Clone and set up
git clone https://github.com/lgili/PyCircuitKit.git
cd pycircuitkit
python3 -m venv .venv
source .venv/bin/activate
pip install -U pip
pip install -e .
pip install ruff mypy pytest pytest-cov
```

### Windows (PowerShell)
```powershell
# 1) Install NGSpice
# Download installer from: https://ngspice.sourceforge.io/download.html
# Add the ngspice bin folder (e.g. C:\Program Files\Spice64\bin) to your PATH.

# 2) Clone and set up
git clone https://github.com/lgili/PyCircuitKit.git
cd pycircuitkit
py -m venv .venv
.venv\Scripts\activate
pip install -U pip
pip install -e .
pip install ruff mypy pytest pytest-cov
```

### Alternative without uv (pip-only):
```powershell
py -m venv .venv
.venv\Scripts\activate
pip install -U pip
pip install -e ".[opt]"
pip install -r dev-requirements.txt
```

If ngspice is not on your PATH, tests that require it will auto-skip.

## üöÄ Quick Start (User Guide)

### 1) Define a circuit (Style 1: Ports & Nets) and run **.TRAN**
```python
from cat.core.circuit import Circuit
from cat.core.net import Net, GND
from cat.core.components import Vdc, Resistor, Capacitor
from cat.analysis import TRAN

# Circuit: RC low‚Äëpass
c = Circuit("rc_lowpass")
vin  = Net("vin")
vout = Net("vout")

V1 = Vdc("1", 5.0)
R1 = Resistor("1", "1k")
C1 = Capacitor("1", "100n")

c.add(V1, R1, C1)
c.connect(V1.ports[0], vin)
c.connect(V1.ports[1], GND)
c.connect(R1.ports[0], vin)
c.connect(R1.ports[1], vout)
c.connect(C1.ports[0], vout)
c.connect(C1.ports[1], GND)

res = TRAN("10us", "5ms").run(c)
ts = res.traces
print("traces:", ts.names)
```

### 2) **Monte Carlo** on the same circuit
```python
from cat.analysis import OP, monte_carlo, NormalPct

# Varia apenas R1 com 5% (sigma) ‚Äî 16 amostras
mc = monte_carlo(
    circuit=c,
    mapping={R1: NormalPct(0.05)},
    n=16,
    analysis_factory=lambda: OP(),
    seed=123,
)
# Empilha em DataFrame (se quiser)
from cat.analysis import stack_runs_to_df
print(stack_runs_to_df(mc.runs).head())
```

### 2.1) Monte Carlo to DataFrame (metrics)
```python
# Map metrics per run (e.g., last value of vout)
from cat.analysis.core import AnalysisResult

def metrics(res: AnalysisResult) -> dict[str, float]:
    return {"vout": float(res.traces["v(n1)"].values[-1])}

df = mc.to_dataframe(metric=metrics, param_prefix="param_")
print(df.head())
```
Optionally, extract trace values at a given time for each trial:
```python
df2 = mc.to_dataframe(metric=None, y=["v(n1)"], sample_at=1e-3)  # t = 1 ms
```

### 3) Ideal Op-Amp (OA) and topology helpers
```python
from cat import GND, Circuit, opamp_inverting
from cat.core.components import V, R

c = Circuit("opamp_inv")
V1 = V(1.0)
c.add(V1)
vin = V1.ports[0]
load = R("1k"); c.add(load)
vout = load.ports[0]; c.connect(load.ports[1], GND)

# Inverting amplifier: gain = -Rf/Rin = -100k/10k
opamp_inverting(c, inp=vin, out=vout, ref=GND, Rin="10k", Rf="100k", gain=1e6)
```
The helper `opamp_buffer(c, inp, out)` wires a voltage follower.

### 4) Switches (S/W) with .model
- Voltage-controlled: `SW("SWMOD")` ‚Üí `Sref p n cp cn SWMOD` (requires `.model SWMOD VSWITCH(...)`).
- Current-controlled: `SWI("V1","WMOD")` ‚Üí `Wref p n V1 WMOD` (requires `.model WMOD ISWITCH(...)`).
Add directives with `circuit.add_directive(".model ...")`.

### 3) Importar netlist do **LTspice** e simular
Export no LTspice: *View ‚Üí SPICE Netlist* ‚Üí salve como `.cir`/`.net`.
```python
from cat.io.ltspice_parser import from_ltspice_file
from cat.analysis import TRAN

c2 = from_ltspice_file("./my_filter.cir")
res2 = TRAN("1us", "2ms").run(c2)
print(res2.traces.names)
```

### 4) Utilities (E‚Äëseries & RC helper)
```python
from cat.utils.e_series import round_to_series
from cat.utils.synth import design_rc_lowpass

print(round_to_series(12700, "E96"))
print(design_rc_lowpass(fc=159.155, prefer_R=True, series="E24"))
```

## üì¶ Project Layout
src/cat/
  core/          # Nets, Ports, Components, Circuit, netlist builder
  analysis/      # OP/AC/DC/TRAN, metrics, sweep/step/montecarlo, viz
  spice/         # Simulator adapters + registry (ngspice_cli)
  io/            # RAW/LOG parsers, LTspice import/flatten
  utils/         # e_series, units, synth, logging, topologies
	dsl/           # chain/parallel helpers
tests/           # pytest suite (unit + smoke if ngspice available)

‚∏ª

üõ†Ô∏è Developer Guide

Tooling

We ship configs for ruff (lint & format), mypy (strict typing), pytest (tests & coverage), and pre-commit.

Install dev tools:
```bash
uv sync --all-extras --dev
pre-commit install
```

Run checks locally:
```bash
ruff check .
ruff format --check .
mypy --explicit-package-bases src
pytest -q
```

CI (GitHub Actions) runs the same steps via pip. NGSpice smoke tests are skipped if ngspice isn‚Äôt present on the runner.

Adding Components

Create a class in cat/core/components.py:

```python
from dataclasses import dataclass
from .net import Port, PortRole
from .components import Component

@dataclass
class Inductor(Component):
    def __post_init__(self) -> None:
        object.__setattr__(self, "_ports",
            (Port(self, "a", PortRole.NODE), Port(self, "b", PortRole.NODE)))

    def spice_card(self, net_of) -> str:
        a, b = self.ports
        return f"L{self.ref} {net_of(a)} {net_of(b)} {self.value}"
```

	‚Ä¢	Keep ports strongly-typed (PortRole).
	‚Ä¢	Implement spice_card(net_of) to render the final card.
	‚Ä¢	Add tests in tests/ (netlist presence & validation).

Coding Standards
	‚Ä¢	Type hints everywhere (mypy --strict must pass).
	‚Ä¢	Keep functions pure where possible; avoid global state.
	‚Ä¢	Small, composable modules. Prefer dataclasses for DTOs.
	‚Ä¢	Use Ruff to keep formatting consistent.

Tests
	‚Ä¢	Unit tests for:
	‚Ä¢	Netlist generation & validation
	‚Ä¢	Component cards
	‚Ä¢	Utils (E-series, synth)
	‚Ä¢	Integration (smoke) tests for NGSpice (skippable if missing).

Run:

```bash
uv run pytest -q --cov=cat --cov-report=term-missing
```

‚öôÔ∏è Configuration

Environment variables (reserved, to be expanded):
	‚Ä¢	CAT_SPICE_NGSPICE ‚Äî override path to ngspice executable.
	‚Ä¢	CAT_LOG_LEVEL ‚Äî set logger level (INFO, DEBUG, ‚Ä¶) for CAT.

Example:
```bash
export CAT_SPICE_NGSPICE=/opt/tools/ngspice/bin/ngspice
export CAT_LOG_LEVEL=DEBUG
```

üß≠ Roadmap (Short)
	1.	Engines: OP/AC/DC/TRAN with unified result object (TraceSet) and Pandas export.
	2.	Parsers: NGSpice ASCII/RAW ‚Üí structured traces (V(node), I(R1)).
	3.	DSL Style 2: Operators (>> series, | parallel) for fast topologies.
	4.	DSL Style 3: (removed) schematic() context was previously supported but has been removed; use the chain/parallel helpers instead.
	5.	Sweeps: Native .STEP + Python multi-param sweeps.
	6.	Monte-Carlo: Distributions, samplers, parallel execution, metrics to DataFrame.
	7.	Worst-Case: Corners + constrained optimization (scipy).
	8.	LTspice adapter: CLI backend + RAW normalizer.
	9.	Docs website: MkDocs Material with runnable examples.

‚∏ª

‚ùì Troubleshooting
	‚Ä¢	ngspice executable not found
Install it and ensure it‚Äôs on PATH (see OS-specific steps).
Quick check: which ngspice (Linux/macOS) or where ngspice (Windows).
	‚Ä¢	Unconnected port: X.Y
You created a component but didn‚Äôt connect all ports. Wire every Port to a Net or another Port.
	‚Ä¢	CI fails on mypy/ruff
Run the commands locally (uv run ruff check ., uv run mypy src) and fix warnings before pushing.

‚∏ª

ü§ù Contributing
	‚Ä¢	Fork ‚Üí feature branch ‚Üí PR
	‚Ä¢	Keep PRs focused and covered by tests.
	‚Ä¢	Follow the code style and typing rules.
	‚Ä¢	Add/Update docs or examples where relevant.

Good first issues: adding basic components (L, I sources, diodes), small utils, unit tests.

‚∏ª

üìÑ License

MIT ‚Äî see LICENSE.

‚∏ª

üîó Citation / Acknowledgments

CAT builds on concepts used across the SPICE ecosystem and Python scientific stack (NumPy, Pandas). We‚Äôll add proper acknowledgments as dependencies and integrations grow.
