

================================================================
== Vitis HLS Report for 'mp_mul_142_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:31:27 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %b_offset"   --->   Operation 16 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156_5"   --->   Operation 17 'read' 'zext_ln156_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 18 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 19 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 20 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln156_5_cast = zext i4 %zext_ln156_5_read"   --->   Operation 21 'zext' 'zext_ln156_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:158]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 31 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 32 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 34 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 35 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i3 %trunc_ln158" [src/generic/fp_generic.c:158]   --->   Operation 36 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 38 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i5 %zext_ln156_5_cast, i5 %zext_ln157" [src/generic/fp_generic.c:158]   --->   Operation 39 'sub' 'sub_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i5 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 40 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %b_offset_read, i4 8" [src/generic/fp_generic.c:158]   --->   Operation 41 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln158 = add i7 %tmp_s, i7 %sext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 42 'add' 'add_ln158' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln158_33 = zext i7 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 43 'zext' 'zext_ln158_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_33" [src/generic/fp_generic.c:158]   --->   Operation 44 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%b_load = load i7 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 45 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 47 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i7 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 48 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 49 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 50 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 51 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 52 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 53 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln105_161 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln105_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_161, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_161, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_161, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_240 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_161, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_241 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'trunc' 'trunc_ln106_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_242 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106_242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_437" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_241" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_151 = zext i32 %trunc_ln106_240" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln123_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_151" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_152 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln123_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_152, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 79 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_205 = zext i2 %tmp_438" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln106_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_206 = zext i32 %tmp_439" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln106_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_207 = zext i32 %tmp_440" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln106_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_242" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_242, i32 %tmp_439" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln130_188 = add i33 %zext_ln130, i33 %zext_ln106_206" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'add' 'add_ln130_188' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_151 = zext i33 %add_ln130_188" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln130_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln130_189 = add i33 %zext_ln106_207, i33 %zext_ln106_205" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln130_189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_189" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130_152 = zext i33 %add_ln130_189" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'zext' 'zext_ln130_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (2.59ns)   --->   "%temp_79 = add i34 %zext_ln130_152, i34 %zext_ln130_151" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'temp_79' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_79, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 92 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 93 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 94 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%and_ln133_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_441, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 95 'bitconcatenate' 'and_ln133_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_442, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 96 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_20" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns)   --->   "%v_190 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 100 'add' 'v_190' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_63 = xor i64 %v_190, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v_190" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_162 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'zext' 'zext_ln105_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 107 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_54, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 108 'bitconcatenate' 'or_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln47, i64 %zext_ln105_162" [src/generic/fp_generic.c:160]   --->   Operation 109 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_190, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 110 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 111 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 112 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 113 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%t_33_load27 = load i3 %t_33"   --->   Operation 133 'load' 't_33_load27' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v_35_load25 = load i64 %v_35"   --->   Operation 134 'load' 'v_35_load25' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 114 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 115 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 117 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160_37 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 119 'xor' 'xor_ln160_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%or_ln160_25 = or i64 %xor_ln160, i64 %xor_ln160_37" [src/generic/fp_generic.c:160]   --->   Operation 120 'or' 'or_ln160_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 121 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_48 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 123 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_48, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 124 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 125 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_39 = xor i64 %or_ln160_25, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 126 'xor' 'xor_ln160_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160 = or i64 %xor_ln160_39, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 127 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 128 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 129 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 130 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 131 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 132 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln156_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 01111111111]
v_35                    (alloca           ) [ 01111111110]
j_19                    (alloca           ) [ 01000000000]
b_offset_read           (read             ) [ 01100000000]
zext_ln156_5_read       (read             ) [ 00000000000]
zext_ln156_read         (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
zext_ln156_5_cast       (zext             ) [ 01100000000]
zext_ln156_cast         (zext             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 01100000000]
icmp_ln157              (icmp             ) [ 01111111110]
br_ln157                (br               ) [ 00000000000]
add_ln157               (add              ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
zext_ln157              (zext             ) [ 00000000000]
trunc_ln158             (trunc            ) [ 00000000000]
zext_ln158              (zext             ) [ 00000000000]
a_addr                  (getelementptr    ) [ 01010000000]
sub_ln158               (sub              ) [ 00000000000]
sext_ln158              (sext             ) [ 00000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000]
add_ln158               (add              ) [ 00000000000]
zext_ln158_33           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
a_load                  (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_161          (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_240         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_241         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_242         (trunc            ) [ 01000011000]
tmp_437                 (partselect       ) [ 01000010000]
tmp_439                 (partselect       ) [ 01000011000]
tmp_440                 (partselect       ) [ 01000011000]
tmp_441                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_151          (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_152          (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_438                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_205          (zext             ) [ 00000000000]
zext_ln106_206          (zext             ) [ 00000000000]
zext_ln106_207          (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
add_ln130_188           (add              ) [ 00000000000]
zext_ln130_151          (zext             ) [ 00000000000]
add_ln130_189           (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_152          (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_79                 (add              ) [ 00000000000]
tmp_442                 (partselect       ) [ 01000000100]
v_35_load               (load             ) [ 00000000000]
shl_ln125_s             (bitconcatenate   ) [ 00000000000]
and_ln133_20            (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_190                   (add              ) [ 00000000000]
xor_ln105_63            (xor              ) [ 00000000000]
xor_ln105_64            (xor              ) [ 00000000000]
or_ln105_13             (or               ) [ 00000000000]
xor_ln105_65            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_162          (zext             ) [ 00000000000]
tmp_54                  (partselect       ) [ 00000000000]
or_ln47                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_34_out_load           (load             ) [ 01000000001]
u                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_33_load               (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln157      (specloopname     ) [ 00000000000]
xor_ln160               (xor              ) [ 00000000000]
xor_ln160_37            (xor              ) [ 00000000000]
or_ln160_25             (or               ) [ 00000000000]
bit_sel1                (bitselect        ) [ 00000000000]
xor_ln160_48            (xor              ) [ 00000000000]
trunc_ln160             (trunc            ) [ 00000000000]
xor_ln160_s             (bitconcatenate   ) [ 00000000000]
and_ln160               (and              ) [ 00000000000]
xor_ln160_39            (xor              ) [ 00000000000]
or_ln160                (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln161              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln157                (br               ) [ 00000000000]
t_33_load27             (load             ) [ 00000000000]
v_35_load25             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln156_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_35_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_34_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_33_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="t_33_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_35_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_19_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_offset_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln156_5_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_5_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln156_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln156_5_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_5_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln156_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvars_iv_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln139_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln140_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln140_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln140_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln157_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln157_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln139_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln157_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln158_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln158_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln158_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln158_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="1"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln158_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln158_33_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_33/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="al_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bl_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ah_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bh_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln105_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln110_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln105_161_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_161/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln112_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln106_240_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_240/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln106_241_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_241/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln106_242_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_242/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_437_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_437/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_439_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_439/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_440_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_440/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_441_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_441/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln106_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln123_151_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_151/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln123_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln123_152_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_152/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="temp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_438_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="34" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_438/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln125_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="34" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_205_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_205/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln106_206_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_206/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln106_207_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_207/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln130_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln130_188_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_188/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln130_151_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="33" slack="0"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_151/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln130_189_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_189/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln130_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="33" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln130_152_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_152/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln105_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="temp_79_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="33" slack="0"/>
<pin id="464" dir="0" index="1" bw="33" slack="0"/>
<pin id="465" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_79/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_442_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="34" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="0" index="3" bw="7" slack="0"/>
<pin id="473" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_442/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="v_35_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="7"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln125_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln133_20_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_20/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln133_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="34" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln133_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="34" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln133_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="34" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="0" index="2" bw="32" slack="3"/>
<pin id="516" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="v_190_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_190/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_63_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln105_64_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln105_13_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln105_65_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln105_162_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_162/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_54_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln47_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="1"/>
<pin id="574" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln47/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tempReg_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln140_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="7"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="u_34_out_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="u_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln140_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="t_33_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="9"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln160_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="0" index="1" bw="64" slack="2"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln160_37_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="2"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_37/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln160_25_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_25/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="bit_sel1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="2"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln160_48_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_48/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln160_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="2"/>
<pin id="635" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln160_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="63" slack="0"/>
<pin id="640" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="and_ln160_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="2"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln160_39_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="1"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_39/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln160_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln161_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="t_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="3" slack="0"/>
<pin id="675" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln140_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="3" slack="9"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="t_33_load27_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="8"/>
<pin id="685" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load27/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="v_35_load25_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="8"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load25/9 "/>
</bind>
</comp>

<comp id="691" class="1005" name="t_33_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="699" class="1005" name="v_35_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j_19_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="714" class="1005" name="b_offset_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="1"/>
<pin id="716" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="zext_ln156_5_cast_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="1"/>
<pin id="721" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_5_cast "/>
</bind>
</comp>

<comp id="724" class="1005" name="j_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="1"/>
<pin id="726" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln157_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="8"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="734" class="1005" name="a_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="1"/>
<pin id="736" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="b_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="1"/>
<pin id="741" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="al_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="749" class="1005" name="bl_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="754" class="1005" name="ah_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="759" class="1005" name="bh_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln105_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln110_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="776" class="1005" name="zext_ln105_161_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_161 "/>
</bind>
</comp>

<comp id="782" class="1005" name="zext_ln112_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln106_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="3"/>
<pin id="790" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="793" class="1005" name="trunc_ln106_240_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_240 "/>
</bind>
</comp>

<comp id="798" class="1005" name="trunc_ln106_241_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_241 "/>
</bind>
</comp>

<comp id="803" class="1005" name="trunc_ln106_242_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_242 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_437_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_437 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_439_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_439 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_440_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_440 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_441_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_441 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_438_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="1"/>
<pin id="832" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_438 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln125_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="2"/>
<pin id="837" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln105_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_442_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="1"/>
<pin id="848" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_442 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln133_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="2"/>
<pin id="853" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tempReg_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="1"/>
<pin id="858" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="865" class="1005" name="u_34_out_load_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="u_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="102" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="108" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="120" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="186" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="250"><net_src comp="235" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="276"><net_src comp="147" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="160" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="147" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="160" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="324"><net_src comp="166" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="170" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="174" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="178" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="166" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="174" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="170" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="178" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="377" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="416" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="428" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="438" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="486"><net_src comp="48" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="34" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="488" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="478" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="481" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="481" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="478" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="518" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="52" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="42" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="38" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="506" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="40" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="48" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="560" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="556" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="518" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="16" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="16" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="627" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="614" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="644" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="52" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="42" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="603" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="694"><net_src comp="84" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="702"><net_src comp="88" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="710"><net_src comp="92" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="717"><net_src comp="96" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="722"><net_src comp="182" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="727"><net_src comp="215" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="733"><net_src comp="218" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="140" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="742"><net_src comp="153" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="747"><net_src comp="273" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="752"><net_src comp="277" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="757"><net_src comp="281" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="762"><net_src comp="291" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="767"><net_src comp="301" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="773"><net_src comp="306" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="779"><net_src comp="311" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="785"><net_src comp="316" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="791"><net_src comp="321" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="796"><net_src comp="325" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="801"><net_src comp="329" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="806"><net_src comp="333" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="812"><net_src comp="337" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="817"><net_src comp="347" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="823"><net_src comp="357" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="828"><net_src comp="367" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="833"><net_src comp="402" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="838"><net_src comp="412" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="844"><net_src comp="456" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="849"><net_src comp="468" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="854"><net_src comp="506" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="859"><net_src comp="577" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="868"><net_src comp="588" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="873"><net_src comp="592" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="649" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : a | {2 3 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : zext_ln156_5 | {1 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : b_offset | {1 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.142_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		a_addr : 2
		a_load : 3
		sub_ln158 : 1
		sext_ln158 : 2
		add_ln158 : 3
		zext_ln158_33 : 4
		b_addr : 5
		b_load : 6
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_240 : 1
		trunc_ln106_241 : 1
		trunc_ln106_242 : 1
		tmp_437 : 1
		tmp_439 : 1
		tmp_440 : 1
		tmp_441 : 1
	State 6
		add_ln123 : 1
		zext_ln123_152 : 2
		temp : 3
		tmp_438 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_188 : 1
		zext_ln130_151 : 2
		add_ln130_189 : 1
		trunc_ln130 : 2
		zext_ln130_152 : 2
		add_ln105 : 3
		temp_79 : 3
		tmp_442 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_190 : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		carry : 2
		zext_ln105_162 : 3
		tmp_54 : 3
		or_ln47 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_48 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_166          |    4    |   165   |    50   |
|    mul   |           grp_fu_170          |    4    |   165   |    50   |
|          |           grp_fu_174          |    4    |   165   |    50   |
|          |           grp_fu_178          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln157_fu_224       |    0    |    0    |    13   |
|          |        add_ln158_fu_262       |    0    |    0    |    14   |
|          |        add_ln123_fu_386       |    0    |    0    |    39   |
|          |          temp_fu_396          |    0    |    0    |    40   |
|          |        add_ln130_fu_428       |    0    |    0    |    32   |
|          |      add_ln130_188_fu_432     |    0    |    0    |    39   |
|    add   |      add_ln130_189_fu_442     |    0    |    0    |    39   |
|          |        add_ln105_fu_456       |    0    |    0    |    32   |
|          |         temp_79_fu_462        |    0    |    0    |    40   |
|          |        add_ln133_fu_506       |    0    |    0    |    71   |
|          |          v_190_fu_518         |    0    |    0    |    71   |
|          |         tempReg_fu_577        |    0    |    0    |    71   |
|          |            u_fu_592           |    0    |    0    |    71   |
|          |            t_fu_672           |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |      xor_ln105_63_fu_524      |    0    |    0    |    64   |
|          |      xor_ln105_64_fu_530      |    0    |    0    |    64   |
|          |      xor_ln105_65_fu_542      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_606       |    0    |    0    |    64   |
|          |      xor_ln160_37_fu_610      |    0    |    0    |    64   |
|          |      xor_ln160_48_fu_627      |    0    |    0    |    2    |
|          |      xor_ln160_39_fu_649      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       or_ln105_13_fu_536      |    0    |    0    |    64   |
|    or    |       or_ln160_25_fu_614      |    0    |    0    |    64   |
|          |        or_ln160_fu_654        |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_644       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_218       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_246       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |    b_offset_read_read_fu_96   |    0    |    0    |    0    |
|          | zext_ln156_5_read_read_fu_102 |    0    |    0    |    0    |
|   read   |  zext_ln156_read_read_fu_108  |    0    |    0    |    0    |
|          |       v_read_read_fu_114      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_120  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_126    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_133    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln156_5_cast_fu_182   |    0    |    0    |    0    |
|          |     zext_ln156_cast_fu_186    |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_190    |    0    |    0    |    0    |
|          |       zext_ln157_fu_235       |    0    |    0    |    0    |
|          |       zext_ln158_fu_241       |    0    |    0    |    0    |
|          |      zext_ln158_33_fu_268     |    0    |    0    |    0    |
|          |       zext_ln105_fu_301       |    0    |    0    |    0    |
|          |       zext_ln110_fu_306       |    0    |    0    |    0    |
|          |     zext_ln105_161_fu_311     |    0    |    0    |    0    |
|          |       zext_ln112_fu_316       |    0    |    0    |    0    |
|          |       zext_ln106_fu_377       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_380       |    0    |    0    |    0    |
|          |     zext_ln123_151_fu_383     |    0    |    0    |    0    |
|          |     zext_ln123_152_fu_392     |    0    |    0    |    0    |
|          |     zext_ln106_205_fu_416     |    0    |    0    |    0    |
|          |     zext_ln106_206_fu_419     |    0    |    0    |    0    |
|          |     zext_ln106_207_fu_422     |    0    |    0    |    0    |
|          |       zext_ln130_fu_425       |    0    |    0    |    0    |
|          |     zext_ln130_151_fu_438     |    0    |    0    |    0    |
|          |     zext_ln130_152_fu_452     |    0    |    0    |    0    |
|          |       zext_ln133_fu_502       |    0    |    0    |    0    |
|          |     zext_ln105_162_fu_556     |    0    |    0    |    0    |
|          |       zext_ln161_fu_668       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln158_fu_238      |    0    |    0    |    0    |
|          |           al_fu_273           |    0    |    0    |    0    |
|          |           bl_fu_277           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_321      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_240_fu_325    |    0    |    0    |    0    |
|          |     trunc_ln106_241_fu_329    |    0    |    0    |    0    |
|          |     trunc_ln106_242_fu_333    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_412      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_448      |    0    |    0    |    0    |
|          |       trunc_ln160_fu_633      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln158_fu_251       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_255         |    0    |    0    |    0    |
|          |       shl_ln125_s_fu_481      |    0    |    0    |    0    |
|          |      and_ln133_20_fu_488      |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_495      |    0    |    0    |    0    |
|          |          or_ln_fu_512         |    0    |    0    |    0    |
|          |         or_ln47_fu_570        |    0    |    0    |    0    |
|          |       xor_ln160_s_fu_636      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           ah_fu_281           |    0    |    0    |    0    |
|          |           bh_fu_291           |    0    |    0    |    0    |
|          |         tmp_437_fu_337        |    0    |    0    |    0    |
|          |         tmp_439_fu_347        |    0    |    0    |    0    |
|partselect|         tmp_440_fu_357        |    0    |    0    |    0    |
|          |         tmp_441_fu_367        |    0    |    0    |    0    |
|          |         tmp_438_fu_402        |    0    |    0    |    0    |
|          |         tmp_442_fu_468        |    0    |    0    |    0    |
|          |         tmp_54_fu_560         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_548         |    0    |    0    |    0    |
| bitselect|        bit_sel1_fu_620        |    0    |    0    |    0    |
|          |           tmp_fu_660          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1451  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      a_addr_reg_734     |    3   |
|    add_ln105_reg_841    |   32   |
|    add_ln133_reg_851    |   64   |
|        ah_reg_754       |   32   |
|        al_reg_744       |   32   |
|      b_addr_reg_739     |    7   |
|  b_offset_read_reg_714  |    3   |
|        bh_reg_759       |   32   |
|        bl_reg_749       |   32   |
|    icmp_ln157_reg_730   |    1   |
|       j_19_reg_707      |    4   |
|        j_reg_724        |    4   |
|       t_33_reg_691      |    3   |
|     tempReg_reg_856     |   64   |
|     tmp_437_reg_809     |   32   |
|     tmp_438_reg_830     |    2   |
|     tmp_439_reg_814     |   32   |
|     tmp_440_reg_820     |   32   |
|     tmp_441_reg_825     |   32   |
|     tmp_442_reg_846     |    2   |
| trunc_ln106_240_reg_793 |   32   |
| trunc_ln106_241_reg_798 |   32   |
| trunc_ln106_242_reg_803 |   32   |
|   trunc_ln106_reg_788   |   32   |
|   trunc_ln125_reg_835   |   32   |
|  u_34_out_load_reg_865  |   64   |
|        u_reg_870        |   64   |
|       v_35_reg_699      |   64   |
|  zext_ln105_161_reg_776 |   64   |
|    zext_ln105_reg_764   |   64   |
|    zext_ln110_reg_770   |   64   |
|    zext_ln112_reg_782   |   64   |
|zext_ln156_5_cast_reg_719|    5   |
+-------------------------+--------+
|          Total          |  1058  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1058  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1718  |  1541  |
+-----------+--------+--------+--------+--------+
