

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.001 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24773|    32709|  0.124 ms|  0.164 ms|  24774|  32710|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126  |main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2  |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_main_Pipeline_VITIS_LOOP_47_4_fu_142                  |main_Pipeline_VITIS_LOOP_47_4                  |      351|      475|   1.755 us|   2.375 us|   351|   475|       no|
        |grp_main_Pipeline_VITIS_LOOP_13_2_fu_153                  |main_Pipeline_VITIS_LOOP_13_2                  |      351|      475|   1.755 us|   2.375 us|   351|   475|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        |- VITIS_LOOP_11_1  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  131|   45687|  32543|    -|
|Memory           |      124|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   3019|    -|
|Register         |        -|    -|     207|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      124|  131|   45894|  35642|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       44|   59|      43|     66|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U119                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U120                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U121                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U122                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U123                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U124                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U125                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U126                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U127                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U128                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U129                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U130                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U131                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U132                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U133                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U134                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|    365|   421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U135                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U136                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U137                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U138                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U139                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U140                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U141                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U142                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U143                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U144                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U145                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U146                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U147                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U148                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U149                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U150                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U151                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U152                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U153                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U154                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U155                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U156                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U157                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U158                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U159                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U160                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U161                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U162                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U163                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U164                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U165                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U166                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U167                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|    199|   324|    0|
    |grp_main_Pipeline_VITIS_LOOP_13_2_fu_153                  |main_Pipeline_VITIS_LOOP_13_2                  |        0|   0|  16611|  7459|    0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126  |main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2  |        0|   0|     58|   197|    0|
    |grp_main_Pipeline_VITIS_LOOP_47_4_fu_142                  |main_Pipeline_VITIS_LOOP_47_4                  |        0|   0|  16611|  7459|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |Total                                                     |                                               |        0| 131|  45687| 32543|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|  1024|   32|     1|        32768|
    |B_U    |A_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|  1024|   32|     1|        32768|
    |A_s_U  |A_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|  1024|   32|     1|        32768|
    |B_s_U  |A_RAM_1WNR_AUTO_1R1W  |       30|  0|   0|    0|  1024|   32|     1|        32768|
    |C_U    |C_RAM_AUTO_1R1W       |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_s_U  |C_RAM_AUTO_1R1W       |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |      124|  0|   0|    0|  6144|  192|     6|       196608|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_256_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln22_fu_250_p2   |         +|   0|  0|  12|          11|           6|
    |add_ln45_fu_202_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln55_fu_196_p2   |         +|   0|  0|  12|          11|           6|
    |icmp_ln11_fu_231_p2  |      icmp|   0|  0|  14|           6|           6|
    |icmp_ln45_fu_177_p2  |      icmp|   0|  0|  14|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  80|          46|          26|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_address0            |  20|          4|   10|         40|
    |A_ce0                 |  20|          4|    1|          4|
    |A_ce1                 |   9|          2|    1|          2|
    |A_ce10                |   9|          2|    1|          2|
    |A_ce11                |   9|          2|    1|          2|
    |A_ce12                |   9|          2|    1|          2|
    |A_ce13                |   9|          2|    1|          2|
    |A_ce14                |   9|          2|    1|          2|
    |A_ce15                |   9|          2|    1|          2|
    |A_ce2                 |   9|          2|    1|          2|
    |A_ce3                 |   9|          2|    1|          2|
    |A_ce4                 |   9|          2|    1|          2|
    |A_ce5                 |   9|          2|    1|          2|
    |A_ce6                 |   9|          2|    1|          2|
    |A_ce7                 |   9|          2|    1|          2|
    |A_ce8                 |   9|          2|    1|          2|
    |A_ce9                 |   9|          2|    1|          2|
    |A_s_address0          |  20|          4|   10|         40|
    |A_s_ce0               |  20|          4|    1|          4|
    |A_s_ce1               |   9|          2|    1|          2|
    |A_s_ce10              |   9|          2|    1|          2|
    |A_s_ce11              |   9|          2|    1|          2|
    |A_s_ce12              |   9|          2|    1|          2|
    |A_s_ce13              |   9|          2|    1|          2|
    |A_s_ce14              |   9|          2|    1|          2|
    |A_s_ce15              |   9|          2|    1|          2|
    |A_s_ce2               |   9|          2|    1|          2|
    |A_s_ce3               |   9|          2|    1|          2|
    |A_s_ce4               |   9|          2|    1|          2|
    |A_s_ce5               |   9|          2|    1|          2|
    |A_s_ce6               |   9|          2|    1|          2|
    |A_s_ce7               |   9|          2|    1|          2|
    |A_s_ce8               |   9|          2|    1|          2|
    |A_s_ce9               |   9|          2|    1|          2|
    |A_s_we0               |   9|          2|    1|          2|
    |A_we0                 |   9|          2|    1|          2|
    |B_address0            |  20|          4|   10|         40|
    |B_ce0                 |  20|          4|    1|          4|
    |B_ce1                 |   9|          2|    1|          2|
    |B_ce10                |   9|          2|    1|          2|
    |B_ce11                |   9|          2|    1|          2|
    |B_ce12                |   9|          2|    1|          2|
    |B_ce13                |   9|          2|    1|          2|
    |B_ce14                |   9|          2|    1|          2|
    |B_ce15                |   9|          2|    1|          2|
    |B_ce2                 |   9|          2|    1|          2|
    |B_ce3                 |   9|          2|    1|          2|
    |B_ce4                 |   9|          2|    1|          2|
    |B_ce5                 |   9|          2|    1|          2|
    |B_ce6                 |   9|          2|    1|          2|
    |B_ce7                 |   9|          2|    1|          2|
    |B_ce8                 |   9|          2|    1|          2|
    |B_ce9                 |   9|          2|    1|          2|
    |B_s_address0          |  20|          4|   10|         40|
    |B_s_ce0               |  20|          4|    1|          4|
    |B_s_ce1               |   9|          2|    1|          2|
    |B_s_ce10              |   9|          2|    1|          2|
    |B_s_ce11              |   9|          2|    1|          2|
    |B_s_ce12              |   9|          2|    1|          2|
    |B_s_ce13              |   9|          2|    1|          2|
    |B_s_ce14              |   9|          2|    1|          2|
    |B_s_ce15              |   9|          2|    1|          2|
    |B_s_ce2               |   9|          2|    1|          2|
    |B_s_ce3               |   9|          2|    1|          2|
    |B_s_ce4               |   9|          2|    1|          2|
    |B_s_ce5               |   9|          2|    1|          2|
    |B_s_ce6               |   9|          2|    1|          2|
    |B_s_ce7               |   9|          2|    1|          2|
    |B_s_ce8               |   9|          2|    1|          2|
    |B_s_ce9               |   9|          2|    1|          2|
    |B_s_we0               |   9|          2|    1|          2|
    |B_we0                 |   9|          2|    1|          2|
    |C_address0            |  14|          3|   10|         30|
    |C_ce0                 |  14|          3|    1|          3|
    |C_ce1                 |   9|          2|    1|          2|
    |C_d0                  |  14|          3|   32|         96|
    |C_s_address0          |  14|          3|   10|         30|
    |C_s_ce0               |  14|          3|    1|          3|
    |C_s_ce1               |   9|          2|    1|          2|
    |C_s_d0                |  14|          3|   32|         96|
    |C_s_we0               |  14|          3|    1|          3|
    |C_we0                 |  14|          3|    1|          3|
    |ap_NS_fsm             |  59|         11|    1|         11|
    |grp_fu_366_ce         |  14|          3|    1|          3|
    |grp_fu_366_p0         |  14|          3|   32|         96|
    |grp_fu_366_p1         |  14|          3|   32|         96|
    |grp_fu_370_ce         |  14|          3|    1|          3|
    |grp_fu_370_p0         |  14|          3|   32|         96|
    |grp_fu_370_p1         |  14|          3|   32|         96|
    |grp_fu_374_ce         |  14|          3|    1|          3|
    |grp_fu_374_p0         |  14|          3|   32|         96|
    |grp_fu_374_p1         |  14|          3|   32|         96|
    |grp_fu_378_ce         |  14|          3|    1|          3|
    |grp_fu_378_p0         |  14|          3|   32|         96|
    |grp_fu_378_p1         |  14|          3|   32|         96|
    |grp_fu_382_ce         |  14|          3|    1|          3|
    |grp_fu_382_p0         |  14|          3|   32|         96|
    |grp_fu_382_p1         |  14|          3|   32|         96|
    |grp_fu_386_ce         |  14|          3|    1|          3|
    |grp_fu_386_p0         |  14|          3|   32|         96|
    |grp_fu_386_p1         |  14|          3|   32|         96|
    |grp_fu_390_ce         |  14|          3|    1|          3|
    |grp_fu_390_p0         |  14|          3|   32|         96|
    |grp_fu_390_p1         |  14|          3|   32|         96|
    |grp_fu_394_ce         |  14|          3|    1|          3|
    |grp_fu_394_p0         |  14|          3|   32|         96|
    |grp_fu_394_p1         |  14|          3|   32|         96|
    |grp_fu_398_ce         |  14|          3|    1|          3|
    |grp_fu_398_p0         |  14|          3|   32|         96|
    |grp_fu_398_p1         |  14|          3|   32|         96|
    |grp_fu_402_ce         |  14|          3|    1|          3|
    |grp_fu_402_p0         |  14|          3|   32|         96|
    |grp_fu_402_p1         |  14|          3|   32|         96|
    |grp_fu_406_ce         |  14|          3|    1|          3|
    |grp_fu_406_p0         |  14|          3|   32|         96|
    |grp_fu_406_p1         |  14|          3|   32|         96|
    |grp_fu_410_ce         |  14|          3|    1|          3|
    |grp_fu_410_p0         |  14|          3|   32|         96|
    |grp_fu_410_p1         |  14|          3|   32|         96|
    |grp_fu_414_ce         |  14|          3|    1|          3|
    |grp_fu_414_p0         |  14|          3|   32|         96|
    |grp_fu_414_p1         |  14|          3|   32|         96|
    |grp_fu_418_ce         |  14|          3|    1|          3|
    |grp_fu_418_p0         |  14|          3|   32|         96|
    |grp_fu_418_p1         |  14|          3|   32|         96|
    |grp_fu_422_ce         |  14|          3|    1|          3|
    |grp_fu_422_p0         |  14|          3|   32|         96|
    |grp_fu_422_p1         |  14|          3|   32|         96|
    |grp_fu_426_ce         |  14|          3|    1|          3|
    |grp_fu_426_p0         |  14|          3|   32|         96|
    |grp_fu_426_p1         |  14|          3|   32|         96|
    |grp_fu_430_ce         |  14|          3|    1|          3|
    |grp_fu_430_p0         |  14|          3|   32|         96|
    |grp_fu_430_p1         |  14|          3|   32|         96|
    |grp_fu_434_ce         |  14|          3|    1|          3|
    |grp_fu_434_p0         |  14|          3|   32|         96|
    |grp_fu_434_p1         |  14|          3|   32|         96|
    |grp_fu_438_ce         |  14|          3|    1|          3|
    |grp_fu_438_p0         |  14|          3|   32|         96|
    |grp_fu_438_p1         |  14|          3|   32|         96|
    |grp_fu_442_ce         |  14|          3|    1|          3|
    |grp_fu_442_p0         |  14|          3|   32|         96|
    |grp_fu_442_p1         |  14|          3|   32|         96|
    |grp_fu_446_ce         |  14|          3|    1|          3|
    |grp_fu_446_p0         |  14|          3|   32|         96|
    |grp_fu_446_p1         |  14|          3|   32|         96|
    |grp_fu_450_ce         |  14|          3|    1|          3|
    |grp_fu_450_p0         |  14|          3|   32|         96|
    |grp_fu_450_p1         |  14|          3|   32|         96|
    |grp_fu_454_ce         |  14|          3|    1|          3|
    |grp_fu_454_p0         |  14|          3|   32|         96|
    |grp_fu_454_p1         |  14|          3|   32|         96|
    |grp_fu_458_ce         |  14|          3|    1|          3|
    |grp_fu_458_p0         |  14|          3|   32|         96|
    |grp_fu_458_p1         |  14|          3|   32|         96|
    |grp_fu_462_ce         |  14|          3|    1|          3|
    |grp_fu_462_p0         |  14|          3|   32|         96|
    |grp_fu_462_p1         |  14|          3|   32|         96|
    |grp_fu_466_ce         |  14|          3|    1|          3|
    |grp_fu_466_p0         |  14|          3|   32|         96|
    |grp_fu_466_p1         |  14|          3|   32|         96|
    |grp_fu_470_ce         |  14|          3|    1|          3|
    |grp_fu_470_p0         |  14|          3|   32|         96|
    |grp_fu_470_p1         |  14|          3|   32|         96|
    |grp_fu_474_ce         |  14|          3|    1|          3|
    |grp_fu_474_p0         |  14|          3|   32|         96|
    |grp_fu_474_p1         |  14|          3|   32|         96|
    |grp_fu_478_ce         |  14|          3|    1|          3|
    |grp_fu_478_p0         |  14|          3|   32|         96|
    |grp_fu_478_p1         |  14|          3|   32|         96|
    |grp_fu_482_ce         |  14|          3|    1|          3|
    |grp_fu_482_p0         |  14|          3|   32|         96|
    |grp_fu_482_p1         |  14|          3|   32|         96|
    |grp_fu_486_ce         |  14|          3|    1|          3|
    |grp_fu_486_p0         |  14|          3|   32|         96|
    |grp_fu_486_p1         |  14|          3|   32|         96|
    |grp_fu_490_ce         |  14|          3|    1|          3|
    |grp_fu_490_p0         |  14|          3|   32|         96|
    |grp_fu_490_p1         |  14|          3|   32|         96|
    |grp_fu_494_ce         |  14|          3|    1|          3|
    |grp_fu_494_p0         |  14|          3|   32|         96|
    |grp_fu_494_p1         |  14|          3|   32|         96|
    |grp_fu_498_ce         |  14|          3|    1|          3|
    |grp_fu_498_p0         |  14|          3|   32|         96|
    |grp_fu_498_p1         |  14|          3|   32|         96|
    |grp_fu_502_ce         |  14|          3|    1|          3|
    |grp_fu_502_p0         |  14|          3|   32|         96|
    |grp_fu_502_p1         |  14|          3|   32|         96|
    |grp_fu_506_ce         |  14|          3|    1|          3|
    |grp_fu_506_p0         |  14|          3|   32|         96|
    |grp_fu_506_p1         |  14|          3|   32|         96|
    |grp_fu_510_ce         |  14|          3|    1|          3|
    |grp_fu_510_p0         |  14|          3|   32|         96|
    |grp_fu_510_p1         |  14|          3|   32|         96|
    |grp_fu_514_ce         |  14|          3|    1|          3|
    |grp_fu_514_p0         |  14|          3|   32|         96|
    |grp_fu_514_p1         |  14|          3|   32|         96|
    |grp_fu_518_ce         |  14|          3|    1|          3|
    |grp_fu_518_p0         |  14|          3|   32|         96|
    |grp_fu_518_p1         |  14|          3|   32|         96|
    |grp_fu_522_ce         |  14|          3|    1|          3|
    |grp_fu_522_p0         |  14|          3|   32|         96|
    |grp_fu_522_p1         |  14|          3|   32|         96|
    |grp_fu_526_ce         |  14|          3|    1|          3|
    |grp_fu_526_p0         |  14|          3|   32|         96|
    |grp_fu_526_p1         |  14|          3|   32|         96|
    |grp_fu_530_ce         |  14|          3|    1|          3|
    |grp_fu_530_p0         |  14|          3|   32|         96|
    |grp_fu_530_p1         |  14|          3|   32|         96|
    |grp_fu_534_ce         |  14|          3|    1|          3|
    |grp_fu_534_p0         |  14|          3|   32|         96|
    |grp_fu_534_p1         |  14|          3|   32|         96|
    |grp_fu_538_ce         |  14|          3|    1|          3|
    |grp_fu_538_p0         |  14|          3|   32|         96|
    |grp_fu_538_p1         |  14|          3|   32|         96|
    |grp_fu_542_ce         |  14|          3|    1|          3|
    |grp_fu_542_p0         |  14|          3|   32|         96|
    |grp_fu_542_p1         |  14|          3|   32|         96|
    |grp_fu_546_ce         |  14|          3|    1|          3|
    |grp_fu_546_p0         |  14|          3|   32|         96|
    |grp_fu_546_p1         |  14|          3|   32|         96|
    |grp_fu_550_ce         |  14|          3|    1|          3|
    |grp_fu_550_p0         |  14|          3|   32|         96|
    |grp_fu_550_p1         |  14|          3|   32|         96|
    |grp_fu_554_ce         |  14|          3|    1|          3|
    |grp_fu_554_p0         |  14|          3|   32|         96|
    |grp_fu_554_p1         |  14|          3|   32|         96|
    |grp_fu_558_ce         |  14|          3|    1|          3|
    |grp_fu_558_p0         |  14|          3|   32|         96|
    |grp_fu_558_p1         |  14|          3|   32|         96|
    |ii_1_fu_74            |   9|          2|   11|         22|
    |ii_fu_42              |   9|          2|   11|         22|
    |indvars_iv17_i_fu_70  |   9|          2|    6|         12|
    |indvars_iv19_fu_38    |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |3019|        648| 3418|      10206|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |A_load_1_14_reg_361                                                    |  32|   0|   32|          0|
    |A_load_1_reg_328                                                       |  32|   0|   32|          0|
    |B_load_12_reg_356                                                      |  32|   0|   32|          0|
    |B_load_reg_323                                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                                              |  10|   0|   10|          0|
    |grp_main_Pipeline_VITIS_LOOP_13_2_fu_153_ap_start_reg                  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_47_4_fu_142_ap_start_reg                  |   1|   0|    1|          0|
    |ii_1_fu_74                                                             |  11|   0|   11|          0|
    |ii_fu_42                                                               |  11|   0|   11|          0|
    |indvars_iv17_i_fu_70                                                   |   6|   0|    6|          0|
    |indvars_iv17_i_load_reg_333                                            |   6|   0|    6|          0|
    |indvars_iv19_fu_38                                                     |   6|   0|    6|          0|
    |indvars_iv19_load_reg_286                                              |   6|   0|    6|          0|
    |trunc_ln11_reg_341                                                     |  10|   0|   10|          0|
    |trunc_ln45_reg_294                                                     |  10|   0|   10|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 207|   0|  207|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

