# LOW-AREA-AND-LOW-POWER-THRESHOLD-IMPLEMENATION-DESIGN-TECHINQUE-FOR-AES-S-BOX
This project presents an optimized hardware implementation of the AES S-Box using Threshold Implementation (TI) techniques. The design focuses on reducing power consumption, minimizing hardware area, and enhancing resistance to side-channel attacksâ€”making it ideal for IoT and embedded systems.


# The conventional 1st order TI S-box architecture with D flip-flops
![Screenshot 2025-06-17 195553](https://github.com/user-attachments/assets/e0c31668-e0bf-4009-92b8-a5f4bdca86c7)

#  Proposed asynchronous first-order threshold implementation S-box architecture
![Screenshot 2025-06-17 195120](https://github.com/user-attachments/assets/cd0e2504-7f6f-4244-9dd4-8bd35da2d72f)

# Enable generation circuit with critical path replicas
![Screenshot 2025-06-17 195132](https://github.com/user-attachments/assets/8d608018-75ca-4b86-8aaf-ee396a6733b6)

# Timing diagram of En signals
![Screenshot 2025-06-17 195143](https://github.com/user-attachments/assets/411bd7b9-db2c-4077-a41d-a3a3058af9cd)

# The synchronization circuit of (a) 2 D flip-flops with XOR gate (b) D Latch, (c) Tri-State Buffer, (d) Customized Tri-State XOR gate. (e) The area comparisons of synchronization circuits. (f) The power consumption comparisons of synchronization circuits
![Screenshot 2025-03-24 111746](https://github.com/user-attachments/assets/de988160-3328-46e2-9f58-df68c85ce33f)

#  THE AREAANDPOWER COMPARISONSOFTHEVARIOUSTIS-BOX IMPLEMENTATIONS
![Screenshot 2025-06-17 195921](https://github.com/user-attachments/assets/98135cf4-290f-4508-b0cf-ab29ed202f8f)

# Simulation Waveforms-Vivado
![Screenshot 2025-06-17 200024](https://github.com/user-attachments/assets/37bccf5d-5d92-42db-8f76-c2f5abec1e72)

# RTL Diagram
![Screenshot 2025-06-17 200154](https://github.com/user-attachments/assets/1250f353-8ad4-499b-9f69-997473c37bb8)

