#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00928D38 .scope module, "testBench" "testBench" 2 4;
 .timescale 0 0;
v005A0D58_0 .net "address", 10 0, v005A3410_0; 1 drivers
v005A0EB8_0 .net "clock", 0 0, v005A3468_0; 1 drivers
v005A0E08_0 .net "dataIn", 7 0, v005A34C0_0; 1 drivers
v005A0C50_0 .net "dataOut", 7 0, L_005A0FC0; 1 drivers
v005A0E60_0 .net "enable", 0 0, v00923960_0; 1 drivers
v005A1178_0 .net "readWrite", 0 0, v00924B40_0; 1 drivers
S_009290F0 .scope module, "sram1" "sram" 2 12, 3 1, S_00928D38;
 .timescale 0 0;
L_0092DC48 .functor AND 1, v00924B40_0, v00923960_0, C4<1>, C4<1>;
v00924B98_0 .net *"_s0", 0 0, L_0092DC48; 1 drivers
v00924BF0_0 .net *"_s2", 2047 0, L_005A0F10; 1 drivers
v0092BB88_0 .net *"_s4", 2047 0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000zzzzzzzz>; 1 drivers
v0092BBE0_0 .net *"_s6", 2047 0, L_005A0F68; 1 drivers
v0092BC38_0 .alias "address", 10 0, v005A0D58_0;
v0092BC90_0 .alias "clock", 0 0, v005A0EB8_0;
v00595D08_0 .alias "dataIn", 7 0, v005A0E08_0;
v005A12D8_0 .alias "dataOut", 7 0, v005A0C50_0;
v005A1388_0 .alias "enable", 0 0, v005A0E60_0;
v005A1280_0 .var/i "i", 31 0;
v005A0DB0_0 .alias "readWrite", 0 0, v005A1178_0;
v005A0D00 .array "sramReg", 0 7, 2047 0;
E_00594EF8 .event posedge, v005A3468_0;
L_005A0F10 .array/port v005A0D00, v005A3410_0;
L_005A0F68 .functor MUXZ 2048, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000zzzzzzzz>, L_005A0F10, L_0092DC48, C4<>;
L_005A0FC0 .part L_005A0F68, 0, 8;
S_00928FE0 .scope module, "tester1" "Tester" 2 15, 2 28, S_00928D38;
 .timescale 0 0;
P_00594F7C .param/l "stimDelay" 2 40, +C4<010100>;
v005A3410_0 .var "address", 10 0;
v005A3468_0 .var "clock", 0 0;
v005A34C0_0 .var "dataIn", 7 0;
v00923908_0 .alias "dataOut", 7 0, v005A0C50_0;
v00923960_0 .var "enable", 0 0;
v009239B8_0 .var/i "i", 31 0;
v00924B40_0 .var "readWrite", 0 0;
    .scope S_009290F0;
T_0 ;
    %set/v v005A1280_0, 0, 32;
T_0.0 ;
    %load/v 8, v005A1280_0, 32;
   %cmpi/s 8, 130, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 3, v005A1280_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v005A0D00, 0, 2048;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v005A1280_0, 32;
    %set/v v005A1280_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_009290F0;
T_1 ;
    %wait E_00594EF8;
    %load/v 8, v005A0DB0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A1388_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v00595D08_0, 8;
    %mov 16, 0, 2040;
    %ix/getv 3, v0092BC38_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 2048, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v005A0D00, 0, 8;
t_1 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00928FE0;
T_2 ;
    %set/v v00923960_0, 1, 1;
    %set/v v005A3410_0, 0, 11;
    %set/v v005A34C0_0, 0, 8;
    %set/v v00924B40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00928FE0;
T_3 ;
    %set/v v00923960_0, 1, 1;
    %set/v v00924B40_0, 0, 1;
    %set/v v005A3468_0, 0, 1;
    %delay 20, 0;
    %set/v v009239B8_0, 0, 32;
T_3.0 ;
    %load/v 8, v009239B8_0, 32;
   %cmpi/s 8, 128, 32;
    %jmp/0xz T_3.1, 5;
    %set/v v005A3468_0, 1, 1;
    %delay 20, 0;
    %load/v 8, v009239B8_0, 32;
    %set/v v005A34C0_0, 8, 8;
    %load/v 8, v009239B8_0, 32;
    %set/v v005A3410_0, 8, 11;
    %delay 20, 0;
    %set/v v005A3468_0, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v009239B8_0, 32;
    %set/v v009239B8_0, 8, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 20, 0;
    %set/v v00923960_0, 1, 1;
    %set/v v00924B40_0, 1, 1;
    %delay 20, 0;
    %set/v v009239B8_0, 0, 32;
T_3.2 ;
    %load/v 8, v009239B8_0, 32;
   %cmpi/s 8, 128, 32;
    %jmp/0xz T_3.3, 5;
    %delay 20, 0;
    %load/v 8, v009239B8_0, 32;
    %set/v v005A3410_0, 8, 11;
    %delay 20, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v009239B8_0, 32;
    %set/v v009239B8_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 70 "$finish";
    %end;
    .thread T_3;
    .scope S_00928D38;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "sram.vcd";
    %vpi_call 2 24 "$dumpvars", 2'sb01, S_009290F0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sramTop.v";
    "./sram.sv";
