$date
	Mon Sep 19 14:30:36 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! bcarryout $end
$var wire 1 " bsum $end
$var wire 1 # carryout $end
$var wire 1 $ sum $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' carryin $end
$scope module badder $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * carryin $end
$var wire 1 ! carryout $end
$var wire 1 " sum $end
$upscope $end
$scope module adder $end
$var wire 1 ( a $end
$var wire 1 + ab $end
$var wire 1 , ac $end
$var wire 1 ) b $end
$var wire 1 - bc $end
$var wire 1 * carryin $end
$var wire 1 # carryout $end
$var wire 1 $ sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z-
z,
z+
0*
0)
0(
0'
0&
0%
z$
x#
0"
0!
$end
#50000
0$
0-
0,
0+
#100000
0#
#1000000
1"
1%
1(
#1050000
1+
1,
1$
#2000000
1&
1)
0%
0(
#2050000
1-
0,
#3000000
0"
1!
1%
1(
#3050000
1,
0$
#3100000
1#
#4000000
1"
0!
1'
1*
0&
0)
0%
0(
#4050000
0+
1$
#4100000
0#
#5000000
0"
1!
1%
1(
#5050000
1+
0$
#5100000
1#
#6000000
1&
1)
0%
0(
#7000000
1"
1%
1(
#7050000
1$
#8000000
