$date
	Wed Apr 23 18:02:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Data_Memory_tb $end
$var wire 32 ! DataR [31:0] $end
$var reg 32 " DataW [31:0] $end
$var reg 1 # MemRW $end
$var reg 32 $ addr [31:0] $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 32 & DataW [31:0] $end
$var wire 1 # MemRW $end
$var wire 32 ' addr [31:0] $end
$var wire 1 % clk $end
$var wire 3 ( ram_addr [2:0] $end
$var wire 32 ) DataR [31:0] $end
$var integer 32 * f [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000000000000000000000011 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#5
1%
#10
0%
b10101011110011011110111100000001 "
b10101011110011011110111100000001 &
#15
1%
#20
b10101011110011011110111100000001 !
b10101011110011011110111100000001 )
0%
1#
#25
1%
#30
b0 !
b0 )
b100 (
0%
b10011000011101100101010000110010 "
b10011000011101100101010000110010 &
b100 $
b100 '
0#
#35
1%
#40
b10011000011101100101010000110010 !
b10011000011101100101010000110010 )
0%
1#
#45
1%
#50
b10101011110011011110111100000001 !
b10101011110011011110111100000001 )
b0 (
0%
b0 $
b0 '
#55
1%
#60
b10011000011101100101010000110010 !
b10011000011101100101010000110010 )
b100 (
0%
b100 $
b100 '
#65
1%
#70
0%
