Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 00:50:24 2024
| Host         : dZhei98 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 803 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line160/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line160/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3080 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.022        0.000                      0                 2182        0.098        0.000                      0                 2182        4.500        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.022        0.000                      0                 2182        0.098        0.000                      0                 2182        4.500        0.000                       0                  1409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 1.873ns (22.836%)  route 6.329ns (77.164%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.790    13.446    nolabel_line121/SS[0]
    SLICE_X37Y135        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.603    14.944    nolabel_line121/clk
    SLICE_X37Y135        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/C
                         clock pessimism              0.196    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X37Y135        FDRE (Setup_fdre_C_R)       -0.636    14.469    nolabel_line121/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 1.873ns (22.836%)  route 6.329ns (77.164%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.790    13.446    nolabel_line121/SS[0]
    SLICE_X37Y135        FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.603    14.944    nolabel_line121/clk
    SLICE_X37Y135        FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/C
                         clock pessimism              0.196    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X37Y135        FDSE (Setup_fdse_C_S)       -0.636    14.469    nolabel_line121/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 1.873ns (23.228%)  route 6.190ns (76.772%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.651    13.308    nolabel_line121/SS[0]
    SLICE_X37Y134        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.602    14.943    nolabel_line121/clk
    SLICE_X37Y134        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/C
                         clock pessimism              0.196    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X37Y134        FDRE (Setup_fdre_C_R)       -0.636    14.468    nolabel_line121/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.873ns (23.650%)  route 6.047ns (76.350%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.507    13.164    nolabel_line121/SS[0]
    SLICE_X36Y133        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.601    14.942    nolabel_line121/clk
    SLICE_X36Y133        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/C
                         clock pessimism              0.196    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X36Y133        FDRE (Setup_fdre_C_R)       -0.636    14.467    nolabel_line121/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.873ns (23.650%)  route 6.047ns (76.350%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.507    13.164    nolabel_line121/SS[0]
    SLICE_X36Y133        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.601    14.942    nolabel_line121/clk
    SLICE_X36Y133        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/C
                         clock pessimism              0.196    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X36Y133        FDRE (Setup_fdre_C_R)       -0.636    14.467    nolabel_line121/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.873ns (23.650%)  route 6.047ns (76.350%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.507    13.164    nolabel_line121/SS[0]
    SLICE_X36Y133        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.601    14.942    nolabel_line121/clk
    SLICE_X36Y133        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/C
                         clock pessimism              0.196    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X36Y133        FDSE (Setup_fdse_C_S)       -0.636    14.467    nolabel_line121/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 1.873ns (23.281%)  route 6.172ns (76.719%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 r  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.352     8.461 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.642     9.104    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X35Y124        LUT6 (Prop_lut6_I0_O)        0.326     9.430 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           0.833    10.262    nolabel_line86/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X35Y133        LUT4 (Prop_lut4_I0_O)        0.124    10.386 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.438    10.824    nolabel_line121/btn_out_reg_1
    SLICE_X36Y133        LUT6 (Prop_lut6_I0_O)        0.124    10.948 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.656    11.604    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X37Y133        LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.776    12.503    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X34Y133        LUT5 (Prop_lut5_I2_O)        0.153    12.656 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.633    13.290    nolabel_line121/SS[0]
    SLICE_X34Y133        FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.601    14.942    nolabel_line121/clk
    SLICE_X34Y133        FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X34Y133        FDRE (Setup_fdre_C_D)       -0.237    14.937    nolabel_line121/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.740ns (23.162%)  route 5.772ns (76.838%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 f  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 f  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.326     8.435 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=1, routed)           0.403     8.839    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line86/rectangle_border_x[7]_i_7/O
                         net (fo=4, routed)           1.163    10.126    game_over_win_menu/xpos_reg[6]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.250 f  game_over_win_menu/rectangle_border_x[7]_i_10/O
                         net (fo=2, routed)           0.160    10.409    game_over_win_menu/rectangle_border_x[7]_i_10_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.533 r  game_over_win_menu/rectangle_border_x[7]_i_8/O
                         net (fo=2, routed)           0.315    10.849    game_over_win_menu/rectangle_border_x[7]_i_8_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.973 r  game_over_win_menu/rectangle_border_x[7]_i_4/O
                         net (fo=6, routed)           0.317    11.290    game_over_win_menu/rectangle_border_x[7]_i_4_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.414 f  game_over_win_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.601    12.015    game_over_win_menu/p_1_in[2]
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.618    12.757    game_over_win_menu/b0
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.433    14.774    game_over_win_menu/clk
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.720    game_over_win_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.740ns (23.162%)  route 5.772ns (76.838%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 f  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 f  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.326     8.435 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=1, routed)           0.403     8.839    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line86/rectangle_border_x[7]_i_7/O
                         net (fo=4, routed)           1.163    10.126    game_over_win_menu/xpos_reg[6]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.250 f  game_over_win_menu/rectangle_border_x[7]_i_10/O
                         net (fo=2, routed)           0.160    10.409    game_over_win_menu/rectangle_border_x[7]_i_10_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.533 r  game_over_win_menu/rectangle_border_x[7]_i_8/O
                         net (fo=2, routed)           0.315    10.849    game_over_win_menu/rectangle_border_x[7]_i_8_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.973 r  game_over_win_menu/rectangle_border_x[7]_i_4/O
                         net (fo=6, routed)           0.317    11.290    game_over_win_menu/rectangle_border_x[7]_i_4_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.414 f  game_over_win_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.601    12.015    game_over_win_menu/p_1_in[2]
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.618    12.757    game_over_win_menu/b0
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.433    14.774    game_over_win_menu/clk
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.720    game_over_win_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.740ns (23.162%)  route 5.772ns (76.838%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.723     5.244    nolabel_line86/clk
    SLICE_X30Y129        FDRE                                         r  nolabel_line86/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     5.762 f  nolabel_line86/xpos_reg[11]/Q
                         net (fo=13, routed)          1.609     7.371    nolabel_line86/xpos[11]
    SLICE_X35Y114        LUT5 (Prop_lut5_I2_O)        0.152     7.523 f  nolabel_line86/rectangle_border_y[7]_i_25/O
                         net (fo=4, routed)           0.587     8.109    nolabel_line86/rectangle_border_y[7]_i_25_n_0
    SLICE_X35Y115        LUT5 (Prop_lut5_I1_O)        0.326     8.435 f  nolabel_line86/rectangle_border_x[7]_i_12/O
                         net (fo=1, routed)           0.403     8.839    nolabel_line86/rectangle_border_x[7]_i_12_n_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I0_O)        0.124     8.963 r  nolabel_line86/rectangle_border_x[7]_i_7/O
                         net (fo=4, routed)           1.163    10.126    game_over_win_menu/xpos_reg[6]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.250 f  game_over_win_menu/rectangle_border_x[7]_i_10/O
                         net (fo=2, routed)           0.160    10.409    game_over_win_menu/rectangle_border_x[7]_i_10_n_0
    SLICE_X29Y93         LUT5 (Prop_lut5_I4_O)        0.124    10.533 r  game_over_win_menu/rectangle_border_x[7]_i_8/O
                         net (fo=2, routed)           0.315    10.849    game_over_win_menu/rectangle_border_x[7]_i_8_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.973 r  game_over_win_menu/rectangle_border_x[7]_i_4/O
                         net (fo=6, routed)           0.317    11.290    game_over_win_menu/rectangle_border_x[7]_i_4_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.414 f  game_over_win_menu/rectangle_border_b[2]_i_1__0/O
                         net (fo=7, routed)           0.601    12.015    game_over_win_menu/p_1_in[2]
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.124    12.139 r  game_over_win_menu/rectangle_border_a[3]_i_1/O
                         net (fo=4, routed)           0.618    12.757    game_over_win_menu/b0
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.433    14.774    game_over_win_menu/clk
    SLICE_X33Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.720    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  1.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.978    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_7
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.991    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_5
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.014    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_6
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.016    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_4
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.018    game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0_n_7
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.031 r  game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.031    game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0_n_5
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game/flexible_clock_1000/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/flexible_clock_1000/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.392%)  route 0.278ns (54.608%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.557     1.440    game/flexible_clock_1000/clk
    SLICE_X37Y32         FDRE                                         r  game/flexible_clock_1000/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  game/flexible_clock_1000/count_reg[30]/Q
                         net (fo=3, routed)           0.118     1.700    game/flexible_clock_1000/count_reg[30]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  game/flexible_clock_1000/my_clk_i_2__3/O
                         net (fo=1, routed)           0.159     1.904    game/flexible_clock_1000/my_clk_i_2__3_n_0
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.949 r  game/flexible_clock_1000/my_clk_i_1__7/O
                         net (fo=1, routed)           0.000     1.949    game/flexible_clock_1000/my_clk_i_1__7_n_0
    SLICE_X35Y31         FDRE                                         r  game/flexible_clock_1000/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.822     1.949    game/flexible_clock_1000/clk
    SLICE_X35Y31         FDRE                                         r  game/flexible_clock_1000/my_clk_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.791    game/flexible_clock_1000/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.433%)  route 0.270ns (51.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y48         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  game_over_win_menu/flexible_clock_module_25m/count_reg[2]/Q
                         net (fo=2, routed)           0.118     1.760    game_over_win_menu/flexible_clock_module_25m/count_reg[2]
    SLICE_X61Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  game_over_win_menu/flexible_clock_module_25m/count[0]_i_3__0/O
                         net (fo=2, routed)           0.152     1.958    game_over_win_menu/flexible_clock_module_25m/count[0]_i_3__0_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.003 r  game_over_win_menu/flexible_clock_module_25m/my_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    game_over_win_menu/flexible_clock_module_25m/my_clk_i_1__0_n_0
    SLICE_X63Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.864     1.992    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X63Y50         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/my_clk_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.839    game_over_win_menu/flexible_clock_module_25m/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.672     1.556    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X3Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  nolabel_line86/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.111     1.808    nolabel_line86/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X2Y137         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  nolabel_line86/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line86/Inst_Ps2Interface/p_1_in[0]
    SLICE_X2Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.946     2.074    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X2Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.689    nolabel_line86/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.595     1.478    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y49         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  game_over_win_menu/flexible_clock_module_25m/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[6]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.925    game_over_win_menu/flexible_clock_module_25m/count_reg[4]_i_1__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    game_over_win_menu/flexible_clock_module_25m/count_reg[8]_i_1__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.054 r  game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.054    game_over_win_menu/flexible_clock_module_25m/count_reg[12]_i_1__0_n_6
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.863     1.990    game_over_win_menu/flexible_clock_module_25m/clk
    SLICE_X60Y51         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    game_over_win_menu/flexible_clock_module_25m/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99   fade_lose_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y73   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25   game/flexible_clock_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y27   game/flexible_clock_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y33   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y35   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   flexible_clock_module_1000/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   nolabel_line86/left_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line121/flexible_clock_module_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line121/flexible_clock_module_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line121/flexible_clock_module_1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line121/flexible_clock_module_1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line121/flexible_clock_module_1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line121/flexible_clock_module_1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   nolabel_line86/x_inc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   nolabel_line86/x_inc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   nolabel_line86/x_inc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   game/flexible_clock_1000/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   flexible_clock_module_1000/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   flexible_clock_module_1000/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   flexible_clock_module_1000/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   flexible_clock_module_1000/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   flexible_clock_module_1000/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   flexible_clock_module_1000/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   flexible_clock_module_1000/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   game/flexible_clock_1000/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   flexible_clock_module_1000/count_reg[1]/C



