Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 05:30:52 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ringOscillatorWithLED_timing_summary_routed.rpt -pb ringOscillatorWithLED_timing_summary_routed.pb -rpx ringOscillatorWithLED_timing_summary_routed.rpx -warn_on_violation
| Design       : ringOscillatorWithLED
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: ro_inst/slice0/latch_INST_0/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.960ns (70.175%)  route 1.683ns (29.825%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  divider/clk_out_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/clk_out_reg/Q
                         net (fo=2, routed)           1.683     2.139    led_out_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504     5.643 r  led_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.643    led_out
    V13                                                               r  led_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.704ns (19.105%)  route 2.981ns (80.895%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.956     3.685    divider/count[26]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.704ns (19.105%)  route 2.981ns (80.895%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.956     3.685    divider/count[26]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.704ns (19.851%)  route 2.842ns (80.149%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.818     3.546    divider/count[26]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  divider/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.704ns (19.851%)  route 2.842ns (80.149%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.818     3.546    divider/count[26]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  divider/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.704ns (19.851%)  route 2.842ns (80.149%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.818     3.546    divider/count[26]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  divider/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.704ns (19.851%)  route 2.842ns (80.149%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.818     3.546    divider/count[26]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  divider/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.670     3.398    divider/count[26]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  divider/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.670     3.398    divider/count[26]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  divider/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.398ns  (logic 0.704ns (20.717%)  route 2.694ns (79.283%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  divider/count_reg[26]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  divider/count_reg[26]/Q
                         net (fo=2, routed)           0.875     1.331    divider/count[26]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124     1.455 r  divider/clk_out_i_2/O
                         net (fo=2, routed)           1.150     2.604    divider/clk_out_i_2_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.124     2.728 r  divider/count[26]_i_1/O
                         net (fo=27, routed)          0.670     3.398    divider/count[26]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  divider/count_reg[19]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  divider/count_reg[12]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    divider/count[12]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  divider/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    divider/p_1_in[12]
    SLICE_X1Y2           FDRE                                         r  divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  divider/count_reg[20]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    divider/count[20]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  divider/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    divider/p_1_in[20]
    SLICE_X1Y4           FDRE                                         r  divider/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  divider/count_reg[24]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    divider/count[24]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  divider/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    divider/p_1_in[24]
    SLICE_X1Y5           FDRE                                         r  divider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  divider/count_reg[2]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    divider/count[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.366 r  divider/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.366    divider/p_1_in[2]
    SLICE_X1Y0           FDRE                                         r  divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.252ns (68.607%)  route 0.115ns (31.393%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  divider/count_reg[3]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[3]/Q
                         net (fo=2, routed)           0.115     0.256    divider/count[3]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.367 r  divider/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.367    divider/p_1_in[3]
    SLICE_X1Y0           FDRE                                         r  divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  divider/count_reg[8]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    divider/count[8]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  divider/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    divider/p_1_in[8]
    SLICE_X1Y1           FDRE                                         r  divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  divider/count_reg[16]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    divider/count[16]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  divider/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    divider/p_1_in[16]
    SLICE_X1Y3           FDRE                                         r  divider/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  divider/count_reg[4]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    divider/count[4]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  divider/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    divider/p_1_in[4]
    SLICE_X1Y0           FDRE                                         r  divider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  divider/count_reg[0]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  divider/count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    divider/count[0]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    divider/p_1_in[0]
    SLICE_X0Y0           FDRE                                         r  divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  divider/clk_out_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/clk_out_reg/Q
                         net (fo=2, routed)           0.185     0.326    divider/clk_out
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.371    divider/clk_out_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------





