# Booth's Algorithm Multiplier - Verilog Implementation

This project implements a **signed 16-bit Booth's Multiplier** in Verilog. It multiplies two 16-bit signed integers and produces a 32-bit signed product. The design follows the classical Booth's algorithm and is verified using a testbench with simulation waveforms.

---

## ğŸ§  What is Booth's Algorithm?

Booth's algorithm is an efficient technique for multiplying binary numbers, especially signed values. It reduces the number of additions/subtractions by encoding consecutive bits of the multiplier.

---

## âš™ï¸ Features

- âœ… 16-bit signed input operands  
- âœ… 32-bit signed product  
- âœ… Implements Boothâ€™s encoding logic  
- âœ… Simulated using ModelSim / Icarus Verilog  
- âœ… Testbench with multiple test cases  
- âœ… Waveform output for verification  

---

## ğŸ—‚ï¸ Project Structure

```plaintext
booth-multiplier-verilog/
â”œâ”€â”€ design.sv         # Booth multiplier RTL code
â”œâ”€â”€ testbench.sv      # Testbench to simulate the design
â”œâ”€â”€ waveform.png      # Simulation result waveform (optional)
â””â”€â”€ README.md         # Project documentation
