--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_SCPU.twx Top_SCPU.ncd -o Top_SCPU.twr Top_SCPU.pcf
-ucf Org-Sword.ucf

Design file:              Top_SCPU.ncd
Physical constraint file: Top_SCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.938ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X51Y54.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y54.C6      net (fanout=1)        0.454   XLXN_37<29>
    SLICE_X56Y54.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X54Y54.C6      net (fanout=32)       0.304   Data_in<29>
    SLICE_X54Y54.CMUX    Tilo                  0.239   U1/DataPath/U2_2/register_31<988>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X52Y54.D3      net (fanout=14)       0.566   Disp_num<29>
    SLICE_X52Y54.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X52Y55.B4      net (fanout=2)        0.323   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X52Y55.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X52Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X52Y55.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X51Y54.B5      net (fanout=1)        0.236   U6/XLXN_390<4>
    SLICE_X51Y54.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X51Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X51Y54.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (2.263ns logic, 2.354ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y47.C6      net (fanout=1)        0.313   XLXN_37<30>
    SLICE_X61Y47.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X52Y55.C6      net (fanout=32)       0.547   Data_in<30>
    SLICE_X52Y55.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X52Y54.D4      net (fanout=15)       0.388   Disp_num<30>
    SLICE_X52Y54.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X52Y55.B4      net (fanout=2)        0.323   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X52Y55.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X52Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X52Y55.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X51Y54.B5      net (fanout=1)        0.236   U6/XLXN_390<4>
    SLICE_X51Y54.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X51Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X51Y54.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (2.268ns logic, 2.278ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y49.B6      net (fanout=1)        0.311   XLXN_37<31>
    SLICE_X61Y49.B       Tilo                  0.043   U1/DataPath/U2_2/register_31<991>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X57Y53.C6      net (fanout=32)       0.395   Data_in<31>
    SLICE_X57Y53.CMUX    Tilo                  0.244   Disp_num<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X53Y54.C4      net (fanout=15)       0.637   Disp_num<31>
    SLICE_X53Y54.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X52Y55.B6      net (fanout=2)        0.196   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X52Y55.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X52Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X52Y55.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X51Y54.B5      net (fanout=1)        0.236   U6/XLXN_390<4>
    SLICE_X51Y54.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X51Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X51Y54.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (2.268ns logic, 2.246ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X61Y54.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 7)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.A5      net (fanout=1)        0.549   XLXN_37<24>
    SLICE_X63Y52.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<985>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X62Y52.C6      net (fanout=32)       0.230   Data_in<24>
    SLICE_X62Y52.CMUX    Tilo                  0.239   U6/XLXN_390<10>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X63Y53.A6      net (fanout=15)       0.494   Disp_num<24>
    SLICE_X63Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X62Y54.B6      net (fanout=2)        0.275   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X62Y54.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y54.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y54.A       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y54.B5      net (fanout=1)        0.288   U6/XLXN_390<12>
    SLICE_X61Y54.B       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y54.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (2.263ns logic, 2.312ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 7)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y53.C6      net (fanout=1)        0.507   XLXN_37<27>
    SLICE_X62Y53.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X65Y53.C6      net (fanout=32)       0.195   Data_in<27>
    SLICE_X65Y53.CMUX    Tilo                  0.244   U6/XLXN_390<15>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X65Y53.A4      net (fanout=15)       0.554   Disp_num<27>
    SLICE_X65Y53.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X62Y54.B5      net (fanout=2)        0.256   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X62Y54.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y54.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y54.A       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y54.B5      net (fanout=1)        0.288   U6/XLXN_390<12>
    SLICE_X61Y54.B       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y54.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (2.268ns logic, 2.276ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 7)
  Clock Path Skew:      -0.320ns (0.988 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y53.A6      net (fanout=1)        0.518   XLXN_37<26>
    SLICE_X62Y53.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X65Y52.C5      net (fanout=32)       0.245   Data_in<26>
    SLICE_X65Y52.CMUX    Tilo                  0.244   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X63Y53.A3      net (fanout=15)       0.403   Disp_num<26>
    SLICE_X63Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_26
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X62Y54.B6      net (fanout=2)        0.275   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X62Y54.B       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y54.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y54.A       Tilo                  0.043   U6/M2/buffer<10>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X61Y54.B5      net (fanout=1)        0.288   U6/XLXN_390<12>
    SLICE_X61Y54.B       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X61Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X61Y54.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (2.268ns logic, 2.205ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X53Y52.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y49.B6      net (fanout=1)        0.311   XLXN_37<31>
    SLICE_X61Y49.B       Tilo                  0.043   U1/DataPath/U2_2/register_31<991>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X57Y53.C6      net (fanout=32)       0.395   Data_in<31>
    SLICE_X57Y53.CMUX    Tilo                  0.244   Disp_num<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X52Y54.A3      net (fanout=15)       0.580   Disp_num<31>
    SLICE_X52Y54.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X53Y53.A5      net (fanout=2)        0.442   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X53Y53.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X53Y52.B5      net (fanout=1)        0.230   U6/XLXN_390<5>
    SLICE_X53Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X53Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X53Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (2.225ns logic, 2.190ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y54.A6      net (fanout=1)        0.573   XLXN_37<28>
    SLICE_X54Y54.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<988>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X53Y53.C5      net (fanout=32)       0.254   Data_in<28>
    SLICE_X53Y53.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X52Y54.A5      net (fanout=15)       0.291   Disp_num<28>
    SLICE_X52Y54.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X53Y53.A5      net (fanout=2)        0.442   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X53Y53.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X53Y52.B5      net (fanout=1)        0.230   U6/XLXN_390<5>
    SLICE_X53Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X53Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X53Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (2.225ns logic, 2.022ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y47.C6      net (fanout=1)        0.313   XLXN_37<30>
    SLICE_X61Y47.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X52Y55.C6      net (fanout=32)       0.547   Data_in<30>
    SLICE_X52Y55.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X52Y54.A6      net (fanout=15)       0.257   Disp_num<30>
    SLICE_X52Y54.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X53Y53.A5      net (fanout=2)        0.442   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X53Y53.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X53Y52.B5      net (fanout=1)        0.230   U6/XLXN_390<5>
    SLICE_X53Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X53Y52.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X53Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (2.225ns logic, 2.021ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_22 (SLICE_X57Y48.C5), 57 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.AQ      Tcko                  0.100   U6/M2/buffer<23>
                                                       U6/M2/buffer_23
    SLICE_X57Y48.D1      net (fanout=2)        0.240   U6/M2/buffer<23>
    SLICE_X57Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.095ns logic, 0.315ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y57.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X57Y48.D5      net (fanout=73)       0.661   U6/M2/state_FSM_FFd1
    SLICE_X57Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.095ns logic, 0.736ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y48.D2      net (fanout=74)       0.807   U6/M2/state_FSM_FFd2
    SLICE_X57Y48.D       Tilo                  0.028   U6/M2/buffer<22>
                                                       U6/M2/mux7811
    SLICE_X57Y48.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<22>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.033   U6/M2/buffer<22>
                                                       U6/M2/buffer_22_rstpot
                                                       U6/M2/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.095ns logic, 0.882ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_37 (SLICE_X63Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_37 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_37 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y47.AQ      Tcko                  0.100   U6/M2/buffer<38>
                                                       U6/M2/buffer_37
    SLICE_X63Y47.A6      net (fanout=2)        0.098   U6/M2/buffer<37>
    SLICE_X63Y47.CLK     Tah         (-Th)     0.032   U6/M2/buffer<38>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X63Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_15 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_15 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y54.AQ      Tcko                  0.100   U6/M2/buffer<15>
                                                       U6/M2/buffer_15
    SLICE_X63Y54.A6      net (fanout=2)        0.098   U6/M2/buffer<15>
    SLICE_X63Y54.CLK     Tah         (-Th)     0.032   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.075|    4.969|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2183 connections

Design statistics:
   Minimum period:   9.938ns{1}   (Maximum frequency: 100.624MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 16 16:01:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



