{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:09:37 2007 " "Info: Processing started: Wed Oct 17 10:09:37 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program ufm_memory.v(896) " "Warning (10463): Verilog HDL Declaration warning at ufm_memory.v(896): \"program\" is SystemVerilog-2005 keyword" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 896 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufm_memory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ufm_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufm_memory_altufm_i2c_91u " "Info: Found entity 1: ufm_memory_altufm_i2c_91u" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ufm_memory " "Info: Found entity 2: ufm_memory" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ufm_memory " "Info: Elaborating entity \"ufm_memory\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufm_memory_altufm_i2c_91u ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component " "Info: Elaborating entity \"ufm_memory_altufm_i2c_91u\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\"" {  } { { "ufm_memory.v" "ufm_memory_altufm_i2c_91u_component" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1008 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter " "Info: Found entity 1: a_graycounter" {  } { { "a_graycounter.tdf" "" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 37 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr " "Info: Elaborating entity \"a_graycounter\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\"" {  } { { "ufm_memory.v" "data_pad_cntr" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr " "Info: Elaborated megafunction instantiation \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\"" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 262 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tuf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_tuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tuf " "Info: Found entity 1: a_graycounter_tuf" {  } { { "db/a_graycounter_tuf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_tuf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tuf ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\|a_graycounter_tuf:auto_generated " "Info: Elaborating entity \"a_graycounter_tuf\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:data_pad_cntr\|a_graycounter_tuf:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr " "Info: Elaborating entity \"a_graycounter\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\"" {  } { { "ufm_memory.v" "er_stg_cntr" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr " "Info: Elaborated megafunction instantiation \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\"" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 308 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ruf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ruf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ruf " "Info: Found entity 1: a_graycounter_ruf" {  } { { "db/a_graycounter_ruf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_ruf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ruf ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\|a_graycounter_ruf:auto_generated " "Info: Elaborating entity \"a_graycounter_ruf\" for hierarchy \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:er_stg_cntr\|a_graycounter_ruf:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "v:/altera/72/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 511 -1 0 } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 127 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:09:42 2007 " "Info: Processing ended: Wed Oct 17 10:09:42 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:09:44 2007 " "Info: Processing started: Wed Oct 17 10:09:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ufm_memory EPM240T100C3 " "Info: Selected device EPM240T100C3 for design \"ufm_memory\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Info: Device EPM570T100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scl Global clock " "Info: Automatically promoted some destinations of signal \"scl\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_stop_detect_reg_ENA~2 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_stop_detect_reg_ENA~2\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 153 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rstart_det_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rstart_det_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 133 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|stop_detect_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|stop_detect_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 152 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire " "Info: Pin \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_osc Global clock " "Info: Automatically promoted some destinations of signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_osc\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 237 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2 Global clock " "Info: Automatically promoted signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2\" to use Global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 136 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2 Global clock " "Info: Automatically promoted some destinations of signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_wrdly_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_wrdly_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 567 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_fuller_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_fuller_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 552 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 579 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "80.000 ns register register " "Info: Estimated most critical path is register to register delay of 80.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 1 REG UFM_X0_Y1_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(80.000 ns) 80.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 2 REG UFM_X0_Y1_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(80.000 ns) = 80.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "80.000 ns ( 100.00 % ) " "Info: Total cell delay = 80.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "scl GND " "Info: Pin scl has GND driving its datain port" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe " "Info: Following pins have the same output enable: ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional sda 3.3-V LVTTL " "Info: Type bidirectional pin sda uses the 3.3-V LVTTL I/O standard" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { sda } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 877 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|clock_oe " "Info: Following pins have the same output enable: ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|clock_oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional scl 3.3-V LVTTL " "Info: Type bidirectional pin scl uses the 3.3-V LVTTL I/O standard" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.fit.smsg " "Info: Generated suppressed messages file U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:09:48 2007 " "Info: Processing ended: Wed Oct 17 10:09:48 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:09:49 2007 " "Info: Processing started: Wed Oct 17 10:09:49 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Allocated 128 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:09:52 2007 " "Info: Processing ended: Wed Oct 17 10:09:52 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:09:53 2007 " "Info: Processing started: Wed Oct 17 10:09:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node \"scl\" is an undefined clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|busy_det_reg2 " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|busy_det_reg2\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 448 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|busy_det_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe~80 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe~80\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 217 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|gen_cntr2_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|gen_cntr2_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 116 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|gen_cntr2_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_er_add_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_er_add_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 142 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_er_add_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_er_add_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_er_add_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 101 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_er_add_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|do_memadd_reg2 " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|do_memadd_reg2\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 93 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|do_memadd_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[5\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[5\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[6\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[6\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[2\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[2\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[3\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[3\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[0\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[0\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2 " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 136 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_datpd_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_datpd_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 137 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_datpd_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~71 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~71\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_rd_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_rd_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 149 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_rd_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|bgpbsy_rdreg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|bgpbsy_rdreg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 77 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|bgpbsy_rdreg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|strd_drclk_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|strd_drclk_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 156 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|strd_drclk_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[1\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[1\]\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[0\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[0\]\" as buffer" {  } { { "db/a_graycounter_ruf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_ruf.tdf" 30 8 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rd_wr_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rd_wr_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 120 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rd_wr_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[1\] " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[1\]\" as buffer" {  } { { "db/a_graycounter_ruf.tdf" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/db/a_graycounter_ruf.tdf" 30 8 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a_graycounter:stage_cntr\|a_graycounter_ruf:auto_generated\|dffe1a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_din_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_din_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 140 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|start_din_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_datpd_reg " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_datpd_reg\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 98 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_datpd_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2 " "Info: Detected ripple clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 579 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73 " "Info: Detected gated clock \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73\" as buffer" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT register ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 9.37 MHz 106.745 ns Internal " "Info: Clock \"scl\" has Internal fmax of 9.37 MHz between source register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT\" and destination register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT\" (period= 106.745 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "80.000 ns + Longest register register " "Info: + Longest register to register delay is 80.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 1 REG UFM_X0_Y1_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(80.000 ns) 80.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 2 REG UFM_X0_Y1_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(80.000 ns) = 80.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "80.000 ns ( 100.00 % ) " "Info: Total cell delay = 80.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns } { 0.000ns 80.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.745 ns - Smallest " "Info: - Smallest clock skew is -6.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 4.368 ns + Shortest register " "Info: + Shortest clock path from clock \"scl\" to destination register is 4.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.462 ns) 2.627 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5 3 COMB LC_X6_Y3_N6 1 " "Info: 3: + IC(1.457 ns) + CELL(0.462 ns) = 2.627 ns; Loc. = LC_X6_Y3_N6; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.943 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk 4 COMB LC_X6_Y3_N7 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 2.943 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 4.368 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 5 REG UFM_X0_Y1_N4 1 " "Info: 5: + IC(1.425 ns) + CELL(0.000 ns) = 4.368 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 29.65 % ) " "Info: Total cell delay = 1.295 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.073 ns ( 70.35 % ) " "Info: Total interconnect delay = 3.073 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.457ns 0.191ns 1.425ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 11.113 ns - Longest register " "Info: - Longest clock path from clock \"scl\" to source register is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.809 ns) 4.184 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 3 REG LC_X3_Y3_N2 3 " "Info: 3: + IC(2.667 ns) + CELL(0.809 ns) = 4.184 ns; Loc. = LC_X3_Y3_N2; Fanout = 3; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.462 ns) 5.508 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65 4 COMB LC_X4_Y3_N7 2 " "Info: 4: + IC(0.862 ns) + CELL(0.462 ns) = 5.508 ns; Loc. = LC_X4_Y3_N7; Fanout = 2; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 6.322 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66 5 COMB LC_X4_Y3_N6 6 " "Info: 5: + IC(0.495 ns) + CELL(0.319 ns) = 6.322 ns; Loc. = LC_X4_Y3_N6; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.462 ns) 7.965 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 6 COMB LC_X5_Y4_N5 1 " "Info: 6: + IC(1.181 ns) + CELL(0.462 ns) = 7.965 ns; Loc. = LC_X5_Y4_N5; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.571 ns) 9.688 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk 7 COMB LC_X6_Y3_N7 1 " "Info: 7: + IC(1.152 ns) + CELL(0.571 ns) = 9.688 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 11.113 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 8 REG UFM_X0_Y1_N4 1 " "Info: 8: + IC(1.425 ns) + CELL(0.000 ns) = 11.113 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.331 ns ( 29.97 % ) " "Info: Total cell delay = 3.331 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.782 ns ( 70.03 % ) " "Info: Total interconnect delay = 7.782 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.457ns 0.191ns 1.425ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "20.000 ns + " "Info: + Micro setup delay of destination is 20.000 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns } { 0.000ns 80.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.457ns 0.191ns 1.425ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"scl\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT scl 25.235 ns " "Info: Found hold time violation between source  pin or register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg\" and destination pin or register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT\" for clock \"scl\" (Hold time is 25.235 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.164 ns + Largest " "Info: + Largest clock skew is 7.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 11.113 ns + Longest register " "Info: + Longest clock path from clock \"scl\" to destination register is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.809 ns) 4.184 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 3 REG LC_X3_Y3_N2 3 " "Info: 3: + IC(2.667 ns) + CELL(0.809 ns) = 4.184 ns; Loc. = LC_X3_Y3_N2; Fanout = 3; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.462 ns) 5.508 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65 4 COMB LC_X4_Y3_N7 2 " "Info: 4: + IC(0.862 ns) + CELL(0.462 ns) = 5.508 ns; Loc. = LC_X4_Y3_N7; Fanout = 2; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 6.322 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66 5 COMB LC_X4_Y3_N6 6 " "Info: 5: + IC(0.495 ns) + CELL(0.319 ns) = 6.322 ns; Loc. = LC_X4_Y3_N6; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.462 ns) 7.965 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 6 COMB LC_X5_Y4_N5 1 " "Info: 6: + IC(1.181 ns) + CELL(0.462 ns) = 7.965 ns; Loc. = LC_X5_Y4_N5; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.571 ns) 9.688 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk 7 COMB LC_X6_Y3_N7 1 " "Info: 7: + IC(1.152 ns) + CELL(0.571 ns) = 9.688 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 11.113 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 8 REG UFM_X0_Y1_N4 1 " "Info: 8: + IC(1.425 ns) + CELL(0.000 ns) = 11.113 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.331 ns ( 29.97 % ) " "Info: Total cell delay = 3.331 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.782 ns ( 70.03 % ) " "Info: Total interconnect delay = 7.782 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 3.949 ns - Shortest register " "Info: - Shortest clock path from clock \"scl\" to source register is 3.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.574 ns) 3.949 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg 3 REG LC_X4_Y3_N9 1 " "Info: 3: + IC(2.667 ns) + CELL(0.574 ns) = 3.949 ns; Loc. = LC_X4_Y3_N9; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 32.46 % ) " "Info: Total cell delay = 1.282 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 67.54 % ) " "Info: Total interconnect delay = 2.667 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg {} } { 0.000ns 0.000ns 2.667ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg {} } { 0.000ns 0.000ns 2.667ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.694 ns - Shortest register register " "Info: - Shortest register to register delay is 1.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg 1 REG LC_X4_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N9; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|a0_dly_reg'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 0.372 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56 2 COMB LC_X4_Y3_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.372 ns) = 0.372 ns; Loc. = LC_X4_Y3_N9; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.000 ns) 1.694 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 3 REG UFM_X0_Y1_N4 1 " "Info: 3: + IC(1.322 ns) + CELL(0.000 ns) = 1.694 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.372 ns ( 21.96 % ) " "Info: Total cell delay = 0.372 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 78.04 % ) " "Info: Total interconnect delay = 1.322 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.694 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.322ns } { 0.000ns 0.372ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "20.000 ns + " "Info: + Micro hold delay of destination is 20.000 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 65 -1 0 } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg {} } { 0.000ns 0.000ns 2.667ns } { 0.000ns 0.708ns 0.574ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.694 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|a0_dly_reg {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.322ns } { 0.000ns 0.372ns 0.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT sda scl 19.476 ns register " "Info: tsu for register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT\" (data pin = \"sda\", clock pin = \"scl\") is 19.476 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.844 ns + Longest pin register " "Info: + Longest pin to register delay is 3.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'sda'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_maxii_io3_combout 2 COMB IOC_X5_Y0_N2 6 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N2; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_maxii_io3_combout'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.125 ns) 2.206 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~54 3 COMB LC_X4_Y3_N8 1 " "Info: 3: + IC(1.373 ns) + CELL(0.125 ns) = 2.206 ns; Loc. = LC_X4_Y3_N8; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~54'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.522 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56 4 COMB LC_X4_Y3_N9 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 2.522 ns; Loc. = LC_X4_Y3_N9; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.000 ns) 3.844 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 5 REG UFM_X0_Y1_N4 1 " "Info: 5: + IC(1.322 ns) + CELL(0.000 ns) = 3.844 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 24.92 % ) " "Info: Total cell delay = 0.958 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 75.08 % ) " "Info: Total interconnect delay = 2.886 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { sda {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.373ns 0.191ns 1.322ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "20.000 ns + " "Info: + Micro setup delay of destination is 20.000 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 4.368 ns - Shortest register " "Info: - Shortest clock path from clock \"scl\" to destination register is 4.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.462 ns) 2.627 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5 3 COMB LC_X6_Y3_N6 1 " "Info: 3: + IC(1.457 ns) + CELL(0.462 ns) = 2.627 ns; Loc. = LC_X6_Y3_N6; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.943 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk 4 COMB LC_X6_Y3_N7 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 2.943 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 4.368 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 5 REG UFM_X0_Y1_N4 1 " "Info: 5: + IC(1.425 ns) + CELL(0.000 ns) = 4.368 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 29.65 % ) " "Info: Total cell delay = 1.295 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.073 ns ( 70.35 % ) " "Info: Total interconnect delay = 3.073 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.457ns 0.191ns 1.425ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { sda {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.373ns 0.191ns 1.322ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~5 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.457ns 0.191ns 1.425ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 10.057 ns register " "Info: tco from clock \"scl\" to destination pin \"sda\" through register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]\" is 10.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 3.949 ns + Longest register " "Info: + Longest clock path from clock \"scl\" to source register is 3.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.574 ns) 3.949 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 3 REG LC_X3_Y3_N2 3 " "Info: 3: + IC(2.667 ns) + CELL(0.574 ns) = 3.949 ns; Loc. = LC_X3_Y3_N2; Fanout = 3; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 32.46 % ) " "Info: Total cell delay = 1.282 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 67.54 % ) " "Info: Total interconnect delay = 2.667 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} } { 0.000ns 0.000ns 2.667ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.873 ns + Longest register pin " "Info: + Longest register to pin delay is 5.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 1 REG LC_X3_Y3_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N2; Fanout = 3; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.462 ns) 1.324 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65 2 COMB LC_X4_Y3_N7 2 " "Info: 2: + IC(0.862 ns) + CELL(0.462 ns) = 1.324 ns; Loc. = LC_X4_Y3_N7; Fanout = 2; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 2.138 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66 3 COMB LC_X4_Y3_N6 6 " "Info: 3: + IC(0.495 ns) + CELL(0.319 ns) = 2.138 ns; Loc. = LC_X4_Y3_N6; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.571 ns) 3.161 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_out_wire 4 COMB LC_X4_Y3_N2 1 " "Info: 4: + IC(0.452 ns) + CELL(0.571 ns) = 3.161 ns; Loc. = LC_X4_Y3_N2; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_out_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(1.454 ns) 5.873 ns sda 5 PIN PIN_40 0 " "Info: 5: + IC(1.258 ns) + CELL(1.454 ns) = 5.873 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'sda'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire sda } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 47.78 % ) " "Info: Total cell delay = 2.806 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.067 ns ( 52.22 % ) " "Info: Total interconnect delay = 3.067 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire sda } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire {} sda {} } { 0.000ns 0.862ns 0.495ns 0.452ns 1.258ns } { 0.000ns 0.462ns 0.319ns 0.571ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} } { 0.000ns 0.000ns 2.667ns } { 0.000ns 0.708ns 0.574ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire sda } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire {} sda {} } { 0.000ns 0.862ns 0.495ns 0.452ns 1.258ns } { 0.000ns 0.462ns 0.319ns 0.571ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a2 sda 6.100 ns Longest " "Info: Longest tpd from source pin \"a2\" to destination pin \"sda\" is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns a2 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'a2'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 999 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.125 ns) 2.251 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal0~89 2 COMB LC_X4_Y3_N1 1 " "Info: 2: + IC(1.418 ns) + CELL(0.125 ns) = 2.251 ns; Loc. = LC_X4_Y3_N1; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal0~89'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { a2 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~89 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 832 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.125 ns) 2.820 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal0~90 3 COMB LC_X4_Y3_N3 11 " "Info: 3: + IC(0.444 ns) + CELL(0.125 ns) = 2.820 ns; Loc. = LC_X4_Y3_N3; Fanout = 11; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal0~90'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~89 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~90 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 832 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.125 ns) 3.388 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_out_wire 4 COMB LC_X4_Y3_N2 1 " "Info: 4: + IC(0.443 ns) + CELL(0.125 ns) = 3.388 ns; Loc. = LC_X4_Y3_N2; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_out_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~90 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(1.454 ns) 6.100 ns sda 5 PIN PIN_40 0 " "Info: 5: + IC(1.258 ns) + CELL(1.454 ns) = 6.100 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'sda'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire sda } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.537 ns ( 41.59 % ) " "Info: Total cell delay = 2.537 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.563 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.563 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { a2 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~89 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~90 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire sda } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { a2 {} a2~combout {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~89 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal0~90 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|sda_out_wire {} sda {} } { 0.000ns 0.000ns 1.418ns 0.444ns 0.443ns 1.258ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT sda scl 27.269 ns register " "Info: th for register \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT\" (data pin = \"sda\", clock pin = \"scl\") is 27.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 11.113 ns + Longest register " "Info: + Longest clock path from clock \"scl\" to destination register is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scl 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'scl'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire 2 COMB IOC_X5_Y0_N3 45 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N3; Fanout = 45; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.809 ns) 4.184 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\] 3 REG LC_X3_Y3_N2 3 " "Info: 3: + IC(2.667 ns) + CELL(0.809 ns) = 4.184 ns; Loc. = LC_X3_Y3_N2; Fanout = 3; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|dev_add_reg\[4\]'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.462 ns) 5.508 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65 4 COMB LC_X4_Y3_N7 2 " "Info: 4: + IC(0.862 ns) + CELL(0.462 ns) = 5.508 ns; Loc. = LC_X4_Y3_N7; Fanout = 2; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~65'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 6.322 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66 5 COMB LC_X4_Y3_N6 6 " "Info: 5: + IC(0.495 ns) + CELL(0.319 ns) = 6.322 ns; Loc. = LC_X4_Y3_N6; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|Equal1~66'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.462 ns) 7.965 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 6 COMB LC_X5_Y4_N5 1 " "Info: 6: + IC(1.181 ns) + CELL(0.462 ns) = 7.965 ns; Loc. = LC_X5_Y4_N5; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.571 ns) 9.688 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk 7 COMB LC_X6_Y3_N7 1 " "Info: 7: + IC(1.152 ns) + CELL(0.571 ns) = 9.688 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.000 ns) 11.113 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 8 REG UFM_X0_Y1_N4 1 " "Info: 8: + IC(1.425 ns) + CELL(0.000 ns) = 11.113 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.331 ns ( 29.97 % ) " "Info: Total cell delay = 3.331 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.782 ns ( 70.03 % ) " "Info: Total interconnect delay = 7.782 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "20.000 ns + " "Info: + Micro hold delay of destination is 20.000 ns" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.844 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'sda'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_maxii_io3_combout 2 COMB IOC_X5_Y0_N2 6 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X5_Y0_N2; Fanout = 6; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_maxii_io3_combout'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.125 ns) 2.206 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~54 3 COMB LC_X4_Y3_N8 1 " "Info: 3: + IC(1.373 ns) + CELL(0.125 ns) = 2.206 ns; Loc. = LC_X4_Y3_N8; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~54'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.522 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56 4 COMB LC_X4_Y3_N9 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 2.522 ns; Loc. = LC_X4_Y3_N9; Fanout = 1; COMB Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_ardin~56'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.000 ns) 3.844 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 5 REG UFM_X0_Y1_N4 1 " "Info: 5: + IC(1.322 ns) + CELL(0.000 ns) = 3.844 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 24.92 % ) " "Info: Total cell delay = 0.958 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 75.08 % ) " "Info: Total interconnect delay = 2.886 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { sda {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.373ns 0.191ns 1.322ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { scl ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { scl {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|scl_wire {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|dev_add_reg[4] {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~65 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|Equal1~66 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk~8 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_arclk {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 2.667ns 0.862ns 0.495ns 1.181ns 1.152ns 1.425ns } { 0.000ns 0.708ns 0.809ns 0.462ns 0.319ns 0.462ns 0.571ns 0.000ns } "" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { sda ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "v:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { sda {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|wire_maxii_io3_combout {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~54 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|ufm_ardin~56 {} ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT {} } { 0.000ns 0.000ns 1.373ns 0.191ns 1.322ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:09:57 2007 " "Info: Processing ended: Wed Oct 17 10:09:57 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
