0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/ADDERS/ADDERS.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/CarryLookAhead2bit_tb.v,1755688752,verilog,,,,CarryLookAhead2bit_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/CarrySelectAdder16bit_tb.sv,1756235904,systemVerilog,,,,CarrySelectAdder16bit_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/full_adder_tb.v,1754923390,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/ripple_carry_adder.v,,full_adder_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/ripple_carry_adder.v,1755019612,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/ripple_carry_adder_8_bit_tb.v,,ripple_carry_adder_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/ripple_carry_adder_8_bit_tb.v,1755683940,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/CarryLookAhead2bit_tb.v,,ripple_carry_adder_8_bit_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/CarryLookAhead2bit.v,1755686498,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/CarrySelectAdder16bit.v,,CarryLookAhead2bit,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/CarrySelectAdder16bit.v,1756235853,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/muxCSA.v,,CarrySelectAdder16bit,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/full_adder.v,1755084056,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder_HW.v,,full_adder,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/half_adder.v,1755083826,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/half_adder_tb.v,,half_adder,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/half_adder_tb.v,1754908065,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/full_adder.v,,half_adder_tb,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/muxCSA.v,1756234831,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/full_adder_tb.v,,muxCSA,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder.v,1754994026,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/full_adder_tb.v,,ripple_carry_adder,,,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder_8_bit.v,1755083818,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/CarryLookAhead2bit.v,,ripple_carry_adder_8_bit,,uvm,,,,,,
C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder_HW.v,1755019370,verilog,,C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder_8_bit.v,,ripple_carry_adder_HW,,uvm,,,,,,
