Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbfaebe9d1d405295bdb8b82b93d3ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot TB_Top_Level_behav xil_defaultlib.TB_Top_Level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3671] readline called past the end of file 'ramfile' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/imports/new/xilinx_single_port_ram_no_change.vhd:78]
WARNING: [VRFC 10-3671] readline called past the end of file 'ramfile' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/imports/new/xilinx_single_port_ram_no_change.vhd:78]
WARNING: [VRFC 10-3671] readline called past the end of file 'ramfile' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/imports/new/xilinx_single_port_ram_no_change.vhd:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
