
           Lattice Mapping Report File for Design Module 'PWM_Top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 6 -oc Commercial
     PWM_impl1.ngd -o PWM_impl1_map.ncd -pr PWM_impl1.prf -mp PWM_impl1.mrp -lpf
     C:/Users/Mikkelino/Desktop/Programming/Lattice Diamond
     projektek/PWM2/PWM2_src/PWM2_src/impl1/PWM_impl1.lpf -lpf
     C:/Users/Mikkelino/Desktop/Programming/Lattice Diamond
     projektek/PWM2/PWM2_src/PWM2_src/PWM.lpf -c 0 -gui -msgset
     C:/Users/Mikkelino/Desktop/Programming/Lattice Diamond
     projektek/PWM2/PWM2_src/PWM2_src/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  12/03/21  11:45:53

Design Summary
--------------

   Number of registers:     80 out of  1346 (6%)
      PFU registers:           80 out of  1280 (6%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        73 out of   640 (11%)
      SLICEs as Logic/ROM:     73 out of   640 (11%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         33 out of   640 (5%)
   Number of LUT4s:        141 out of  1280 (11%)
      Number used as logic LUTs:         75
      Number used as distributed RAM:     0
      Number used as ripple logic:       66
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 22 (68%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

                                    Page 1




Design:  PWM_Top                                       Date:  12/03/21  11:45:53

Design Summary (cont)
---------------------
     Net Clk: 50 loads, 50 rising, 0 falling (Driver: ClkGen/OSCInst0 )
   Number of Clock Enables:  8
     Net Clk_enable_1: 1 loads, 1 LSLICEs
     Net ButtonX/BtnPathGen_2..Deb/Clk_enable_42: 11 loads, 11 LSLICEs
     Net ButtonX/BtnPathGen_2..Deb/cSigOut_N_175: 1 loads, 1 LSLICEs
     Net ButtonX/BtnPathGen_1..Deb/Clk_enable_23: 11 loads, 11 LSLICEs
     Net ButtonX/BtnPathGen_1..Deb/cSigOut_N_175: 1 loads, 1 LSLICEs
     Net ButtonX/BtnPathGen_0..Deb/cSigOut_N_175: 1 loads, 1 LSLICEs
     Net ButtonX/BtnPathGen_0..Deb/Clk_enable_64: 11 loads, 11 LSLICEs
     Net Clk_enable_63: 2 loads, 2 LSLICEs
   Number of LSRs:  6
     Net ButtonX/BtnPathGen_2..Deb/cCounter_19__N_173: 11 loads, 11 LSLICEs
     Net ButtonX/BtnPathGen_1..Deb/cCounter_19__N_173: 11 loads, 11 LSLICEs
     Net cSelector_2: 1 loads, 1 LSLICEs
     Net cSelector_0: 2 loads, 2 LSLICEs
     Net ButtonX/BtnPathGen_0..Deb/cCounter_19__N_173: 11 loads, 11 LSLICEs
     Net cSelector_1: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ButtonX/BtnPathGen_0..Deb/cCounter_19__N_173: 13 loads
     Net ButtonX/BtnPathGen_1..Deb/cCounter_19__N_173: 12 loads
     Net ButtonX/BtnPathGen_2..Deb/cCounter_19__N_173: 12 loads
     Net cSelector_0: 12 loads
     Net cSelector_1: 12 loads
     Net cSelector_2: 12 loads
     Net ButtonX/BtnPathGen_0..Deb/Clk_enable_64: 11 loads
     Net ButtonX/BtnPathGen_1..Deb/Clk_enable_23: 11 loads
     Net ButtonX/BtnPathGen_2..Deb/Clk_enable_42: 11 loads
     Net cState_0: 11 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'aButtons[3]' has no legal load.
WARNING - map: IO buffer missing for top level port aButtons[3:0](3)...logic
     will be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| aSegments[0]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aSegments[1]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aSegments[2]        | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  PWM_Top                                       Date:  12/03/21  11:45:53

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| aSegments[3]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aSegments[4]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aSegments[5]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aSegments[6]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aLed                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aButtons[2]         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aButtons[1]         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| aButtons[0]         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n3284 was merged into signal cSelector_2
Signal VCC_net undriven or does not drive anything - clipped.
Signal ButtonX/BtnPathGen_0..Deb/add_8_21/S1 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_0..Deb/add_8_21/CO undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_0..Deb/add_8_1/S0 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_0..Deb/add_8_1/CI undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_1..Deb/add_8_1/S0 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_1..Deb/add_8_1/CI undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_1..Deb/add_8_21/S1 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_1..Deb/add_8_21/CO undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_2..Deb/add_8_21/S1 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_2..Deb/add_8_21/CO undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_2..Deb/add_8_1/S0 undriven or does not drive anything
     - clipped.
Signal ButtonX/BtnPathGen_2..Deb/add_8_1/CI undriven or does not drive anything
     - clipped.
Block i663_1_lut_rep_7 was optimized away.

Memory Usage
------------


     

                                    Page 3




Design:  PWM_Top                                       Date:  12/03/21  11:45:53


OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                ClkGen/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     Clk
  OSC Nominal Frequency (MHz):                      38.00

ASIC Components
---------------

Instance Name: ClkGen/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 40 MB
        



































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
