(edif background_pattern_table
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 12 17 1 52 0)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure background_pattern_table.ngc background_pattern_table.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB36_EXP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port ENAU
              (direction INPUT)
            )
            (port ENAL
              (direction INPUT)
            )
            (port ENBU
              (direction INPUT)
            )
            (port ENBL
              (direction INPUT)
            )
            (port SSRAU
              (direction INPUT)
            )
            (port SSRAL
              (direction INPUT)
            )
            (port SSRBU
              (direction INPUT)
            )
            (port SSRBL
              (direction INPUT)
            )
            (port CLKAU
              (direction INPUT)
            )
            (port CLKAL
              (direction INPUT)
            )
            (port CLKBU
              (direction INPUT)
            )
            (port CLKBL
              (direction INPUT)
            )
            (port REGCLKAU
              (direction INPUT)
            )
            (port REGCLKAL
              (direction INPUT)
            )
            (port REGCLKBU
              (direction INPUT)
            )
            (port REGCLKBL
              (direction INPUT)
            )
            (port REGCEAU
              (direction INPUT)
            )
            (port REGCEAL
              (direction INPUT)
            )
            (port REGCEBU
              (direction INPUT)
            )
            (port REGCEBL
              (direction INPUT)
            )
            (port CASCADEINLATA
              (direction INPUT)
            )
            (port CASCADEINLATB
              (direction INPUT)
            )
            (port CASCADEINREGA
              (direction INPUT)
            )
            (port CASCADEINREGB
              (direction INPUT)
            )
            (port CASCADEOUTLATA
              (direction OUTPUT)
            )
            (port CASCADEOUTLATB
              (direction OUTPUT)
            )
            (port CASCADEOUTREGA
              (direction OUTPUT)
            )
            (port CASCADEOUTREGB
              (direction OUTPUT)
            )
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename ADDRAL "ADDRAL<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRAU "ADDRAU<14:0>") 15)
              (direction INPUT))
            (port (array (rename ADDRBL "ADDRBL<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBU "ADDRBU<14:0>") 15)
              (direction INPUT))
            (port (array (rename WEAU "WEAU<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEAL "WEAL<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEBU "WEBU<7:0>") 8)
              (direction INPUT))
            (port (array (rename WEBL "WEBL<7:0>") 8)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
  )

  (library background_pattern_table_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell background_pattern_table
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<10:0>") 11)
              (direction INPUT))
            (port (array (rename douta "douta<15:0>") 16)
              (direction OUTPUT))
            (designator "5vlx110tff1136-1")
            (property TYPE (string "background_pattern_table") (owner "Xilinx"))
            (property BUS_INFO (string "11:INPUT:addra<10:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:douta<15:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "background_pattern_table,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "background_pattern_table,blk_mem_gen_v7_3,{c_addra_width=11,c_addrb_width=11,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=I_/Git/Tronsister/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=virtex5,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=background_pattern_table.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=2048,c_read_depth_b=2048,c_read_width_a=16,c_read_width_b=16,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=2048,c_write_depth_b=2048,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=16,c_write_width_b=16,c_xdevicefamily=virtex5}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "background_pattern_table_background_pattern_table") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP")
              (viewRef view_1 (cellRef RAMB36_EXP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRAL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRAU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000F000F000F000F000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "00F000F000F000F000000000000000000F000F000F000F000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0FF00FF00FF00FF0000000000000000000FF00FF00FF00FF0000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "F00FF00FF00FF00F0000000000000000F000F000F000F0000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000F000F000F000FFF00FF00FF00FF000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0F000F000F000F00000F000F000F000F000F000F000F000F000F000F000F000F") (owner "Xilinx"))
              (property INIT_10 (string "00FF00FF00FF00FF000F000F000F000F00F000F000F000F0000F000F000F000F") (owner "Xilinx"))
              (property INIT_11 (string "F000F000F000F000000F000F000F000F0FF00FF00FF00FF0000F000F000F000F") (owner "Xilinx"))
              (property INIT_12 (string "FF00FF00FF00FF00000F000F000F000FF00FF00FF00FF00F000F000F000F000F") (owner "Xilinx"))
              (property INIT_13 (string "000F000F000F000F0F000F000F000F0000000000000000000F000F000F000F00") (owner "Xilinx"))
              (property INIT_14 (string "00F000F000F000F00F000F000F000F000F000F000F000F000F000F000F000F00") (owner "Xilinx"))
              (property INIT_15 (string "0FF00FF00FF00FF00F000F000F000F0000FF00FF00FF00FF0F000F000F000F00") (owner "Xilinx"))
              (property INIT_16 (string "F00FF00FF00FF00F0F000F000F000F00F000F000F000F0000F000F000F000F00") (owner "Xilinx"))
              (property INIT_17 (string "000000000000000000F000F000F000F0FF00FF00FF00FF000F000F000F000F00") (owner "Xilinx"))
              (property INIT_18 (string "000000F800200020002000200060002000000070008800C800A8009800880070") (owner "Xilinx"))
              (property INIT_19 (string "00000070008800080030000800880070000000F8008000400030000800880070") (owner "Xilinx"))
              (property INIT_1A (string "0000007000880008000800F0008000F800000008000800F80088004800280018") (owner "Xilinx"))
              (property INIT_1B (string "000000200020002000100008008800F8000000700088008800F0008000400030") (owner "Xilinx"))
              (property INIT_1C (string "0000006000100008007800880088007000000070008800880070008800880070") (owner "Xilinx"))
              (property INIT_1D (string "0F000F000F000F0000F000F000F000F0000F000F000F000F00F000F000F000F0") (owner "Xilinx"))
              (property INIT_1E (string "00FF00FF00FF00FF00F000F000F000F000F000F000F000F000F000F000F000F0") (owner "Xilinx"))
              (property INIT_1F (string "F000F000F000F00000F000F000F000F00FF00FF00FF00FF000F000F000F000F0") (owner "Xilinx"))
              (property INIT_20 (string "0000008800880088008800F800880070F00FF00FF00FF00F00F000F000F000F0") (owner "Xilinx"))
              (property INIT_21 (string "00000070008800800080008000880070000000F000880088008800F0008800F0") (owner "Xilinx"))
              (property INIT_22 (string "000000F800800080008000E0008000F8000000F00088008800880088008800F0") (owner "Xilinx"))
              (property INIT_23 (string "0000007000880088008800B8008000780000008000800080008000E0008000F8") (owner "Xilinx"))
              (property INIT_24 (string "000000E00040004000400040004000E00000008800880088008800F800880088") (owner "Xilinx"))
              (property INIT_25 (string "0000008800880088009000E00090008800000070008800080008000800080008") (owner "Xilinx"))
              (property INIT_26 (string "0000008800880088008800A800D80088000000F8008000800080008000800080") (owner "Xilinx"))
              (property INIT_27 (string "000000700088008800880088008800700000008800880088009800A800C80088") (owner "Xilinx"))
              (property INIT_28 (string "000000680090008800880088008800700000008000800080008000F0008800F0") (owner "Xilinx"))
              (property INIT_29 (string "000000700088000800080070008000780000008800880088008800F0008800F0") (owner "Xilinx"))
              (property INIT_2A (string "00000070008800880088008800880088000000200020002000200020002000F8") (owner "Xilinx"))
              (property INIT_2B (string "0000008800D800A8008800880088008800000020005000500088008800880088") (owner "Xilinx"))
              (property INIT_2C (string "0000002000200020002000200050008800000088008800880050002000500088") (owner "Xilinx"))
              (property INIT_2D (string "FF00FF00FF00FF0000F000F000F000F0000000F80080004000200010000800F8") (owner "Xilinx"))
              (property INIT_2E (string "000F000F000F000F00FF00FF00FF00FF000000000000000000FF00FF00FF00FF") (owner "Xilinx"))
              (property INIT_2F (string "00F000F000F000F000FF00FF00FF00FF0F000F000F000F0000FF00FF00FF00FF") (owner "Xilinx"))
              (property INIT_30 (string "0FF00FF00FF00FF000FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF") (owner "Xilinx"))
              (property INIT_31 (string "F00FF00FF00FF00F00FF00FF00FF00FFF000F000F000F00000FF00FF00FF00FF") (owner "Xilinx"))
              (property INIT_32 (string "00000000000000000FF00FF00FF00FF0FF00FF00FF00FF0000FF00FF00FF00FF") (owner "Xilinx"))
              (property INIT_33 (string "0F000F000F000F000FF00FF00FF00FF0000F000F000F000F0FF00FF00FF00FF0") (owner "Xilinx"))
              (property INIT_34 (string "00FF00FF00FF00FF0FF00FF00FF00FF000F000F000F000F00FF00FF00FF00FF0") (owner "Xilinx"))
              (property INIT_35 (string "F000F000F000F0000FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0") (owner "Xilinx"))
              (property INIT_36 (string "FF00FF00FF00FF000FF00FF00FF00FF0F00FF00FF00FF00F0FF00FF00FF00FF0") (owner "Xilinx"))
              (property INIT_37 (string "000F000F000F000FF000F000F000F0000000000000000000F000F000F000F000") (owner "Xilinx"))
              (property INIT_38 (string "00F000F000F000F0F000F000F000F0000F000F000F000F00F000F000F000F000") (owner "Xilinx"))
              (property INIT_39 (string "0FF00FF00FF00FF0F000F000F000F00000FF00FF00FF00FFF000F000F000F000") (owner "Xilinx"))
              (property INIT_3A (string "F00FF00FF00FF00FF000F000F000F000F000F000F000F000F000F000F000F000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000F00FF00FF00FF00FFF00FF00FF00FF00F000F000F000F000") (owner "Xilinx"))
              (property INIT_3C (string "0F000F000F000F00F00FF00FF00FF00F000F000F000F000FF00FF00FF00FF00F") (owner "Xilinx"))
              (property INIT_3D (string "00FF00FF00FF00FFF00FF00FF00FF00F00F000F000F000F0F00FF00FF00FF00F") (owner "Xilinx"))
              (property INIT_3E (string "F000F000F000F000F00FF00FF00FF00F0FF00FF00FF00FF0F00FF00FF00FF00F") (owner "Xilinx"))
              (property INIT_3F (string "FF00FF00FF00FF00F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00F") (owner "Xilinx"))
              (property INIT_40 (string "000F000F000F000FFF00FF00FF00FF000000000000000000FF00FF00FF00FF00") (owner "Xilinx"))
              (property INIT_41 (string "00F000F000F000F0FF00FF00FF00FF000F000F000F000F00FF00FF00FF00FF00") (owner "Xilinx"))
              (property INIT_42 (string "0FF00FF00FF00FF0FF00FF00FF00FF0000FF00FF00FF00FFFF00FF00FF00FF00") (owner "Xilinx"))
              (property INIT_43 (string "F00FF00FF00FF00FFF00FF00FF00FF00F000F000F000F000FF00FF00FF00FF00") (owner "Xilinx"))
              (property INIT_44 (string "F0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFFF00FF00FF00FF00FF00FF00FF00FF00") (owner "Xilinx"))
              (property INIT_45 (string "FFF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_46 (string "000F000F000F000FFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_47 (string "00F000F000F000F0FFFFFFFFFFFFFFFF0F000F000F000F00FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_48 (string "0FF00FF00FF00FF0FFFFFFFFFFFFFFFF00FF00FF00FF00FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_49 (string "F00FF00FF00FF00FFFFFFFFFFFFFFFFFF000F000F000F000FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_4A (string "0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFFFF00FF00FF00FF00FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_4B (string "FF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_4C (string "F0FFF0FFF0FFF0FFF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0") (owner "Xilinx"))
              (property INIT_4D (string "F0F0F0F0F0F0F0F0F0FFF0FFF0FFF0FFFFF0FFF0FFF0FFF0F0F0F0F0F0F0F0F0") (owner "Xilinx"))
              (property INIT_4E (string "FFF0FFF0FFF0FFF0F0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FF") (owner "Xilinx"))
              (property INIT_4F (string "F0FFF0FFF0FFF0FFFFF0FFF0FFF0FFF0F0F0F0F0F0F0F0F0FFF0FFF0FFF0FFF0") (owner "Xilinx"))
              (property INIT_50 (string "0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0FFFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0") (owner "Xilinx"))
              (property INIT_51 (string "FF0FFF0FFF0FFF0F0F0F0F0F0F0F0F0F0FFF0FFF0FFF0FFF0F0F0F0F0F0F0F0F") (owner "Xilinx"))
              (property INIT_52 (string "0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0F0F0F0F0F0F0F0F0FFF0FFF0FFF0FFF") (owner "Xilinx"))
              (property INIT_53 (string "0F0F0F0F0F0F0F0FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0F0FFF0FFF0FFF0FFF") (owner "Xilinx"))
              (property INIT_54 (string "FF0FFF0FFF0FFF0FFF0FFF0FFF0FFF0F0FFF0FFF0FFF0FFFFF0FFF0FFF0FFF0F") (owner "Xilinx"))
              (property INIT_55 (string "FFFFFFFFFFFFFFFFF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFFFF0F0F0F0F0F0F0F0") (owner "Xilinx"))
              (property INIT_56 (string "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFF0FFF0FFF0FFF0") (owner "Xilinx"))
              (property INIT_57 (string "FFFFFFFFFFFFFFFF0F000F000F000F00FFFFFFFFFFFFFFFF000F000F000F000F") (owner "Xilinx"))
              (property INIT_58 (string "FFFFFFFFFFFFFFFF00FF00FF00FF00FFFFFFFFFFFFFFFFFF00F000F000F000F0") (owner "Xilinx"))
              (property INIT_59 (string "FFFFFFFFFFFFFFFFF000F000F000F000FFFFFFFFFFFFFFFF0FF00FF00FF00FF0") (owner "Xilinx"))
              (property INIT_5A (string "FFFFFFFFFFFFFFFFFF00FF00FF00FF00FFFFFFFFFFFFFFFFF00FF00FF00FF00F") (owner "Xilinx"))
              (property INIT_5B (string "FFFFFFFFFFFFFFFF0FFF0FFF0FFF0FFFFFFFFFFFFFFFFFFF0F0F0F0F0F0F0F0F") (owner "Xilinx"))
              (property INIT_5C (string "00000000000000000000000000000000FFFFFFFFFFFFFFFFFF0FFF0FFF0FFF0F") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 18) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 18) (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 18) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 18) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENAU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef ENAL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAL 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAL 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAL 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAL 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRBU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAU 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAU 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAL 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAL 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEAL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef ENBU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef ENBL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef SSRAU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef SSRAL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef SSRBU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef SSRBL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CLKBU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CLKBL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCLKBU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCLKBL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCEAU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCEAL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCEBU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCEBL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CASCADEINLATA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CASCADEINLATB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CASCADEINREGA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CASCADEINREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBU 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member WEBL 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 15))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 14))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 13))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 12))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 11))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 10))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKAU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef CLKAL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCLKAU
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef REGCLKAL
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRAL 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRAL 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRAL 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRAL 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRAL 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRAL 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRAL 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRAL 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRAL 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRAL 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRAL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
                (portRef (member ADDRAU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP))
              )
            )
          )
      )
    )
  )

  (design background_pattern_table
    (cellRef background_pattern_table
      (libraryRef background_pattern_table_lib)
    )
    (property PART (string "5vlx110tff1136-1") (owner "Xilinx"))
  )
)

