Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lalith/Xilinx18/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto fb0a17993a5549ef9aba5337e906084b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tlast_generator_tb_behav xil_defaultlib.tlast_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlast_generator_v1_0(MAX_PKT_LEN...
Compiling module xil_defaultlib.design_1_tlast_generator_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tlast_generator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlast_generator_tb_behav
