-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_create_heap is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    heapTreeStream_dout : IN STD_LOGIC_VECTOR (24 downto 0);
    heapTreeStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    heapTreeStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    heapTreeStream_empty_n : IN STD_LOGIC;
    heapTreeStream_read : OUT STD_LOGIC;
    select_ln622 : IN STD_LOGIC_VECTOR (9 downto 0);
    temp_array_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    temp_array_V_ce0 : OUT STD_LOGIC;
    temp_array_V_we0 : OUT STD_LOGIC;
    temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    temp_array_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    temp_array_V_ce1 : OUT STD_LOGIC;
    temp_array_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    tmp_V_cast4 : IN STD_LOGIC_VECTOR (8 downto 0);
    zext_ln1237 : IN STD_LOGIC_VECTOR (8 downto 0);
    sext_ln631 : IN STD_LOGIC_VECTOR (9 downto 0);
    parentStream_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_full_n : IN STD_LOGIC;
    parentStream_write : OUT STD_LOGIC;
    right_V_out : OUT STD_LOGIC_VECTOR (285 downto 0);
    right_V_out_ap_vld : OUT STD_LOGIC;
    i_65_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    i_65_out_ap_vld : OUT STD_LOGIC;
    left_V_out : OUT STD_LOGIC_VECTOR (285 downto 0);
    left_V_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_createTreeWrapper_286_10_14_Pipeline_create_heap is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv286_lc_2 : STD_LOGIC_VECTOR (285 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv286_lc_3 : STD_LOGIC_VECTOR (285 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln631_reg_1108 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_4_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_5_reg_1161 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_15_reg_1165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op113_read_state3 : BOOLEAN;
    signal icmp_ln1073_14_reg_1174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal heapTreeStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln1065_4_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal parentStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln1073_16_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln664_reg_1204 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_6_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln631_reg_1108_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln683_reg_1218 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op161_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln631_cast_fu_373_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln631_cast_reg_1080 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1237_cast_fu_377_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1237_cast_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_V_cast4_cast_fu_381_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_cast4_cast_reg_1091 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_1096 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln631_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tree_count_V_11_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op92_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op192_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal in_count_V_11_reg_1120 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1065_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_1127 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_3_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_3_reg_1142 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp29_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp29_reg_1152 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_5_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_15_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_1169 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_14_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal intermediate_freq_V_4_fu_678_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal intermediate_freq_V_4_reg_1179 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal intermediate_freq_V_fu_695_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal node_freq_V_3_reg_1190 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1073_16_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_6_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln664_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tree_count_V_fu_815_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_count_V_fu_820_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_count_V_reg_1213 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln683_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln259_2_fu_907_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln259_2_reg_1222 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln694_fu_929_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln694_reg_1227 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln232_fu_959_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln232_reg_1232 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_mux_tmp_312_phi_fu_246_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_fu_623_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_312_reg_243 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_tmp_314_phi_fu_257_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_227_fu_706_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_tmp_313_phi_fu_268_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_225_fu_736_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_tree_count_V_5_phi_fu_278_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_tree_count_V_5_reg_275 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_in_count_V_5_phi_fu_287_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_in_count_V_5_reg_284 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_in_count_V_5_reg_284 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_intermediate_freq_V_2_reg_293 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_symFreq_V_2_phi_fu_306_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_symFreq_V_2_reg_303 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_tree_count_V_7_phi_fu_316_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_tree_count_V_7_reg_313 : STD_LOGIC_VECTOR (9 downto 0);
    signal tree_count_V_10_fu_910_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_in_count_V_7_phi_fu_326_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_count_V_10_fu_922_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_in_count_V_7_reg_323 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_node_freq_V_4_reg_333 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_symFreq_i_0_pn_reg_342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln587_fu_474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_6_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_addr_reg_fu_104 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal reuse_reg_fu_108 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_61_fu_112 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_87_fu_450_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_027397611_fu_116 : STD_LOGIC_VECTOR (13 downto 0);
    signal onceFlag_fu_120 : STD_LOGIC_VECTOR (0 downto 0);
    signal onceFlag_1_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal node_freq_V_fu_124 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln650_fu_567_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal symFreq_V_fu_128 : STD_LOGIC_VECTOR (13 downto 0);
    signal left_V_fu_132 : STD_LOGIC_VECTOR (285 downto 0);
    signal left_V_8_fu_837_p2 : STD_LOGIC_VECTOR (285 downto 0);
    signal lhs_V_fu_136 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_1_fu_140 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_2_fu_144 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_count_V_fu_773_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal read_count_V_1_fu_593_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_V_fu_148 : STD_LOGIC_VECTOR (285 downto 0);
    signal right_V_4_fu_901_p2 : STD_LOGIC_VECTOR (285 downto 0);
    signal p_012_fu_850_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_0_fu_950_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal add_ln635_fu_455_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1834_fu_460_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1065_fu_464_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_fu_488_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1065_fu_498_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1541_fu_494_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1065_2_fu_522_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln642_fu_532_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_5_fu_536_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1069_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln653_fu_559_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln886_3_fu_589_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_363_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln145_fu_619_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_6_fu_644_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal reuse_select_fu_671_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal reuse_select30_fu_688_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln145_24_fu_702_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln145_23_fu_732_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1541_2_fu_757_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln886_fu_760_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln886_fu_763_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln886_2_fu_769_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1085_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1085_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1027_fu_825_p1 : STD_LOGIC_VECTOR (285 downto 0);
    signal tmp_V_fu_828_p2 : STD_LOGIC_VECTOR (285 downto 0);
    signal trunc_ln259_fu_843_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln259_fu_846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln683_1_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln683_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln683_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln683_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_7_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln259_1_fu_947_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_298 : BOOLEAN;
    signal ap_condition_282 : BOOLEAN;
    signal ap_condition_856 : BOOLEAN;
    signal ap_condition_419 : BOOLEAN;
    signal ap_condition_865 : BOOLEAN;
    signal ap_condition_869 : BOOLEAN;
    signal ap_condition_872 : BOOLEAN;
    signal ap_condition_283 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_in_count_V_5_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_282)) then
                if ((ap_const_boolean_1 = ap_condition_298)) then 
                    ap_phi_reg_pp0_iter1_in_count_V_5_reg_284 <= in_count_V_11_reg_1120;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_in_count_V_5_reg_284 <= ap_phi_reg_pp0_iter0_in_count_V_5_reg_284;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_282)) then
                if ((ap_const_boolean_1 = ap_condition_298)) then 
                    ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293 <= intermediate_freq_V_fu_695_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293 <= ap_phi_reg_pp0_iter0_intermediate_freq_V_2_reg_293;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_fu_793_p2 = ap_const_lv1_0) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_fu_809_p2 = ap_const_lv1_0) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_1))))) then 
                ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333 <= intermediate_freq_V_4_fu_678_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1))))) then 
                ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333 <= node_freq_V_3_reg_1190;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333 <= ap_phi_reg_pp0_iter0_node_freq_V_4_reg_333;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_282)) then
                if ((ap_const_boolean_1 = ap_condition_298)) then 
                    ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303 <= node_freq_V_fu_124;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303 <= ap_phi_reg_pp0_iter0_symFreq_V_2_reg_303;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln683_fu_892_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342 <= ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln683_fu_892_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342 <= ap_phi_mux_symFreq_V_2_phi_fu_306_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342 <= ap_phi_reg_pp0_iter0_symFreq_i_0_pn_reg_342;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_282)) then
                if ((ap_const_boolean_1 = ap_condition_298)) then 
                    ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275 <= tree_count_V_fu_815_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275 <= ap_phi_reg_pp0_iter0_tree_count_V_5_reg_275;
                end if;
            end if; 
        end if;
    end process;

    i_61_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_61_fu_112 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_61_fu_112 <= i_87_fu_450_p2;
            end if; 
        end if;
    end process;

    left_V_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    left_V_fu_132 <= ap_const_lv286_lc_2;
                elsif ((ap_const_boolean_1 = ap_condition_856)) then 
                    left_V_fu_132 <= left_V_8_fu_837_p2;
                end if;
            end if; 
        end if;
    end process;

    lhs_V_1_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    lhs_V_1_fu_140 <= ap_const_lv10_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    lhs_V_1_fu_140 <= ap_phi_mux_in_count_V_7_phi_fu_326_p4;
                end if;
            end if; 
        end if;
    end process;

    lhs_V_2_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                lhs_V_2_fu_144 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_5_fu_542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_0))) then 
                lhs_V_2_fu_144 <= read_count_V_1_fu_593_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_1) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                lhs_V_2_fu_144 <= read_count_V_fu_773_p2;
            end if; 
        end if;
    end process;

    lhs_V_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    lhs_V_fu_136 <= ap_const_lv10_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    lhs_V_fu_136 <= ap_phi_mux_tree_count_V_7_phi_fu_316_p4;
                end if;
            end if; 
        end if;
    end process;

    node_freq_V_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_419)) then
                if ((icmp_ln1065_4_fu_526_p2 = ap_const_lv1_1)) then 
                    node_freq_V_fu_124 <= ap_phi_mux_tmp_312_phi_fu_246_p4(29 downto 16);
                elsif (((icmp_ln1065_5_fu_542_p2 = ap_const_lv1_1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_0))) then 
                    node_freq_V_fu_124 <= select_ln650_fu_567_p3;
                end if;
            end if; 
        end if;
    end process;

    onceFlag_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                onceFlag_fu_120 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_5_fu_542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_0))) then 
                onceFlag_fu_120 <= onceFlag_1_fu_575_p2;
            end if; 
        end if;
    end process;

    p_0_0_027397611_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_0_0_027397611_fu_116 <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_0_0_027397611_fu_116 <= add_ln232_fu_959_p2;
            end if; 
        end if;
    end process;

    reuse_addr_reg_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    reuse_addr_reg_fu_104 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    reuse_addr_reg_fu_104 <= zext_ln694_fu_929_p1;
                end if;
            end if; 
        end if;
    end process;

    reuse_reg_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                reuse_reg_fu_108 <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reuse_reg_fu_108 <= add_ln232_fu_959_p2;
            end if; 
        end if;
    end process;

    right_V_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    right_V_fu_148 <= ap_const_lv286_lc_2;
                elsif ((ap_const_boolean_1 = ap_condition_872)) then 
                    right_V_fu_148 <= right_V_4_fu_901_p2;
                end if;
            end if; 
        end if;
    end process;

    symFreq_V_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_283)) then
                if ((icmp_ln1065_4_reg_1157 = ap_const_lv1_1)) then 
                    symFreq_V_fu_128 <= ap_phi_mux_tmp_313_phi_fu_268_p4(29 downto 16);
                elsif (((icmp_ln1065_5_reg_1161 = ap_const_lv1_1) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_0))) then 
                    symFreq_V_fu_128 <= ap_phi_mux_tmp_314_phi_fu_257_p4(29 downto 16);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln232_reg_1232 <= add_ln232_fu_959_p2;
                in_count_V_11_reg_1120 <= lhs_V_1_fu_140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                addr_cmp29_reg_1152 <= addr_cmp29_fu_516_p2;
                addr_cmp_reg_1137 <= addr_cmp_fu_482_p2;
                icmp_ln1065_3_reg_1142 <= icmp_ln1065_3_fu_502_p2;
                icmp_ln1065_4_reg_1157 <= icmp_ln1065_4_fu_526_p2;
                icmp_ln1065_reg_1127 <= icmp_ln1065_fu_468_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_1096 <= ap_sig_allocacmp_i;
                icmp_ln631_reg_1108 <= icmp_ln631_fu_438_p2;
                icmp_ln631_reg_1108_pp0_iter1_reg <= icmp_ln631_reg_1108;
                or_ln683_reg_1218 <= or_ln683_fu_892_p2;
                sext_ln631_cast_reg_1080 <= sext_ln631_cast_fu_373_p1;
                    tmp_V_cast4_cast_reg_1091(8 downto 0) <= tmp_V_cast4_cast_fu_381_p1(8 downto 0);
                    zext_ln1237_cast_reg_1085(8 downto 0) <= zext_ln1237_cast_fu_377_p1(8 downto 0);
                    zext_ln694_reg_1227(9 downto 0) <= zext_ln694_fu_929_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_0))) then
                icmp_ln1065_5_reg_1161 <= icmp_ln1065_5_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln1065_6_reg_1200 <= icmp_ln1065_6_fu_793_p2;
                icmp_ln1073_16_reg_1196 <= icmp_ln1073_16_fu_789_p2;
                intermediate_freq_V_4_reg_1179 <= intermediate_freq_V_4_fu_678_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_1))) then
                icmp_ln1073_14_reg_1174 <= icmp_ln1073_14_fu_650_p2;
                icmp_ln1073_reg_1169 <= icmp_ln1073_fu_614_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_5_fu_542_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_0))) then
                icmp_ln1073_15_reg_1165 <= icmp_ln1073_15_fu_581_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_fu_793_p2 = ap_const_lv1_1) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_fu_809_p2 = ap_const_lv1_1) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_1))))) then
                in_count_V_reg_1213 <= in_count_V_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                node_freq_V_3_reg_1190 <= node_freq_V_fu_124;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln664_reg_1204 <= or_ln664_fu_809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tree_count_V_11_reg_1112 <= lhs_V_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln683_fu_892_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln259_2_reg_1222 <= trunc_ln259_2_fu_907_p1;
            end if;
        end if;
    end process;
    zext_ln1237_cast_reg_1085(9) <= '0';
    tmp_V_cast4_cast_reg_1091(10 downto 9) <= "00";
    zext_ln694_reg_1227(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln232_fu_959_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter1_symFreq_i_0_pn_reg_342) + unsigned(ap_phi_reg_pp0_iter1_node_freq_V_4_reg_333));
    add_ln635_fu_455_p2 <= std_logic_vector(unsigned(i_reg_1096) + unsigned(ap_const_lv10_3FF));
    add_ln886_fu_763_p2 <= std_logic_vector(unsigned(zext_ln1541_2_fu_757_p1) + unsigned(zext_ln886_fu_760_p1));
    addr_cmp29_fu_516_p2 <= "1" when (reuse_addr_reg_fu_104 = zext_ln587_6_fu_508_p1) else "0";
    addr_cmp_fu_482_p2 <= "1" when (reuse_addr_reg_fu_104 = zext_ln587_fu_474_p1) else "0";
    and_ln683_fu_881_p2 <= (xor_ln683_fu_875_p2 and icmp_ln683_fu_864_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, parentStream_full_n, ap_predicate_op161_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op161_write_state4 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, parentStream_full_n, ap_predicate_op161_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op161_write_state4 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, parentStream_full_n, ap_predicate_op161_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op161_write_state4 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, heapTreeStream_empty_n, parentStream_full_n, ap_predicate_op92_read_state2, ap_predicate_op192_write_state5)
    begin
                ap_block_pp0_stage1_01001 <= (((heapTreeStream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op192_write_state5 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, heapTreeStream_empty_n, parentStream_full_n, ap_predicate_op92_read_state2, ap_predicate_op192_write_state5)
    begin
                ap_block_pp0_stage1_11001 <= (((heapTreeStream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op192_write_state5 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, heapTreeStream_empty_n, parentStream_full_n, ap_predicate_op92_read_state2, ap_predicate_op192_write_state5)
    begin
                ap_block_pp0_stage1_subdone <= (((heapTreeStream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op192_write_state5 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, heapTreeStream_empty_n, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0)) or ((ap_predicate_op113_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, heapTreeStream_empty_n, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0)) or ((ap_predicate_op113_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, heapTreeStream_empty_n, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0)) or ((ap_predicate_op113_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(heapTreeStream_empty_n, ap_predicate_op92_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((heapTreeStream_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(heapTreeStream_empty_n, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((ap_predicate_op122_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0)) or ((ap_predicate_op113_read_state3 = ap_const_boolean_1) and (heapTreeStream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(parentStream_full_n, ap_predicate_op161_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((ap_predicate_op161_write_state4 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage1_iter1_assign_proc : process(parentStream_full_n, ap_predicate_op192_write_state5)
    begin
                ap_block_state5_pp0_stage1_iter1 <= ((ap_predicate_op192_write_state5 = ap_const_boolean_1) and (parentStream_full_n = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_282_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_282 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_283_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln631_reg_1108, ap_block_pp0_stage2_11001)
    begin
                ap_condition_283 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_298_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_fu_789_p2, icmp_ln1065_6_fu_793_p2, or_ln664_fu_809_p2)
    begin
                ap_condition_298 <= (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_fu_793_p2 = ap_const_lv1_0) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_fu_809_p2 = ap_const_lv1_0) and (icmp_ln1073_16_fu_789_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_419_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln631_reg_1108, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_419 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_856_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200)
    begin
                ap_condition_856 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1))));
    end process;


    ap_condition_865_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op161_write_state4, ap_block_pp0_stage0_01001)
    begin
                ap_condition_865 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op161_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_869_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_predicate_op192_write_state5, ap_block_pp0_stage1_01001)
    begin
                ap_condition_869 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_predicate_op192_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_872_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln631_reg_1108, or_ln683_fu_892_p2)
    begin
                ap_condition_872 <= ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln683_fu_892_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln631_reg_1108, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln631_reg_1108 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_in_count_V_5_phi_fu_287_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200, in_count_V_reg_1213, ap_phi_reg_pp0_iter1_in_count_V_5_reg_284)
    begin
        if ((((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)))) then 
            ap_phi_mux_in_count_V_5_phi_fu_287_p4 <= in_count_V_reg_1213;
        else 
            ap_phi_mux_in_count_V_5_phi_fu_287_p4 <= ap_phi_reg_pp0_iter1_in_count_V_5_reg_284;
        end if; 
    end process;


    ap_phi_mux_in_count_V_7_phi_fu_326_p4_assign_proc : process(icmp_ln631_reg_1108, or_ln683_fu_892_p2, ap_phi_mux_in_count_V_5_phi_fu_287_p4, in_count_V_10_fu_922_p2, ap_phi_reg_pp0_iter1_in_count_V_7_reg_323)
    begin
        if ((icmp_ln631_reg_1108 = ap_const_lv1_0)) then
            if ((or_ln683_fu_892_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_in_count_V_7_phi_fu_326_p4 <= ap_phi_mux_in_count_V_5_phi_fu_287_p4;
            elsif ((or_ln683_fu_892_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_in_count_V_7_phi_fu_326_p4 <= in_count_V_10_fu_922_p2;
            else 
                ap_phi_mux_in_count_V_7_phi_fu_326_p4 <= ap_phi_reg_pp0_iter1_in_count_V_7_reg_323;
            end if;
        else 
            ap_phi_mux_in_count_V_7_phi_fu_326_p4 <= ap_phi_reg_pp0_iter1_in_count_V_7_reg_323;
        end if; 
    end process;


    ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200, intermediate_freq_V_4_reg_1179, ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293)
    begin
        if ((((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)))) then 
            ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4 <= intermediate_freq_V_4_reg_1179;
        else 
            ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4 <= ap_phi_reg_pp0_iter1_intermediate_freq_V_2_reg_293;
        end if; 
    end process;


    ap_phi_mux_symFreq_V_2_phi_fu_306_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200, ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303, symFreq_V_fu_128)
    begin
        if ((((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)))) then 
            ap_phi_mux_symFreq_V_2_phi_fu_306_p4 <= symFreq_V_fu_128;
        else 
            ap_phi_mux_symFreq_V_2_phi_fu_306_p4 <= ap_phi_reg_pp0_iter1_symFreq_V_2_reg_303;
        end if; 
    end process;


    ap_phi_mux_tmp_312_phi_fu_246_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_fu_526_p2, icmp_ln1073_fu_614_p2, tmp_fu_623_p4, ap_phi_reg_pp0_iter0_tmp_312_reg_243)
    begin
        if (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_1))) then
            if ((icmp_ln1073_fu_614_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_312_phi_fu_246_p4 <= ap_const_lv30_0;
            elsif ((icmp_ln1073_fu_614_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_312_phi_fu_246_p4 <= tmp_fu_623_p4;
            else 
                ap_phi_mux_tmp_312_phi_fu_246_p4 <= ap_phi_reg_pp0_iter0_tmp_312_reg_243;
            end if;
        else 
            ap_phi_mux_tmp_312_phi_fu_246_p4 <= ap_phi_reg_pp0_iter0_tmp_312_reg_243;
        end if; 
    end process;


    ap_phi_mux_tmp_313_phi_fu_268_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_reg_1157, icmp_ln1073_14_reg_1174, tmp_225_fu_736_p4)
    begin
        if (((icmp_ln1073_14_reg_1174 = ap_const_lv1_1) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_1) and (icmp_ln631_reg_1108 = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_313_phi_fu_268_p4 <= tmp_225_fu_736_p4;
        else 
            ap_phi_mux_tmp_313_phi_fu_268_p4 <= ap_const_lv30_0;
        end if; 
    end process;


    ap_phi_mux_tmp_314_phi_fu_257_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_reg_1157, icmp_ln1065_5_reg_1161, icmp_ln1073_15_reg_1165, tmp_227_fu_706_p4)
    begin
        if (((icmp_ln1073_15_reg_1165 = ap_const_lv1_1) and (icmp_ln1065_5_reg_1161 = ap_const_lv1_1) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_0) and (icmp_ln631_reg_1108 = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_314_phi_fu_257_p4 <= tmp_227_fu_706_p4;
        else 
            ap_phi_mux_tmp_314_phi_fu_257_p4 <= ap_const_lv30_0;
        end if; 
    end process;


    ap_phi_mux_tree_count_V_5_phi_fu_278_p4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200, tree_count_V_11_reg_1112, ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275)
    begin
        if ((((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_1) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)))) then 
            ap_phi_mux_tree_count_V_5_phi_fu_278_p4 <= tree_count_V_11_reg_1112;
        else 
            ap_phi_mux_tree_count_V_5_phi_fu_278_p4 <= ap_phi_reg_pp0_iter1_tree_count_V_5_reg_275;
        end if; 
    end process;


    ap_phi_mux_tree_count_V_7_phi_fu_316_p4_assign_proc : process(icmp_ln631_reg_1108, or_ln683_fu_892_p2, ap_phi_mux_tree_count_V_5_phi_fu_278_p4, ap_phi_reg_pp0_iter1_tree_count_V_7_reg_313, tree_count_V_10_fu_910_p2)
    begin
        if ((icmp_ln631_reg_1108 = ap_const_lv1_0)) then
            if ((or_ln683_fu_892_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_tree_count_V_7_phi_fu_316_p4 <= tree_count_V_10_fu_910_p2;
            elsif ((or_ln683_fu_892_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_tree_count_V_7_phi_fu_316_p4 <= ap_phi_mux_tree_count_V_5_phi_fu_278_p4;
            else 
                ap_phi_mux_tree_count_V_7_phi_fu_316_p4 <= ap_phi_reg_pp0_iter1_tree_count_V_7_reg_313;
            end if;
        else 
            ap_phi_mux_tree_count_V_7_phi_fu_316_p4 <= ap_phi_reg_pp0_iter1_tree_count_V_7_reg_313;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_in_count_V_5_reg_284 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_intermediate_freq_V_2_reg_293 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_node_freq_V_4_reg_333 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_symFreq_V_2_reg_303 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_symFreq_i_0_pn_reg_342 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_312_reg_243 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tree_count_V_5_reg_275 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_in_count_V_7_reg_323 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_tree_count_V_7_reg_313 <= "XXXXXXXXXX";

    ap_predicate_op113_read_state3_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_reg_1157, icmp_ln1065_5_reg_1161, icmp_ln1073_15_reg_1165)
    begin
                ap_predicate_op113_read_state3 <= ((icmp_ln1073_15_reg_1165 = ap_const_lv1_1) and (icmp_ln1065_5_reg_1161 = ap_const_lv1_1) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_0) and (icmp_ln631_reg_1108 = ap_const_lv1_0));
    end process;


    ap_predicate_op122_read_state3_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_reg_1157, icmp_ln1073_14_reg_1174)
    begin
                ap_predicate_op122_read_state3 <= ((icmp_ln1073_14_reg_1174 = ap_const_lv1_1) and (icmp_ln1065_4_reg_1157 = ap_const_lv1_1) and (icmp_ln631_reg_1108 = ap_const_lv1_0));
    end process;


    ap_predicate_op161_write_state4_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200)
    begin
                ap_predicate_op161_write_state4 <= (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)));
    end process;


    ap_predicate_op192_write_state5_assign_proc : process(icmp_ln631_reg_1108_pp0_iter1_reg, or_ln683_reg_1218)
    begin
                ap_predicate_op192_write_state5 <= ((or_ln683_reg_1218 = ap_const_lv1_0) and (icmp_ln631_reg_1108_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op92_read_state2_assign_proc : process(icmp_ln631_reg_1108, icmp_ln1065_4_fu_526_p2, icmp_ln1073_fu_614_p2)
    begin
                ap_predicate_op92_read_state2 <= ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1073_fu_614_p2 = ap_const_lv1_1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_61_fu_112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= i_61_fu_112;
        end if; 
    end process;

    grp_fu_363_p4 <= heapTreeStream_dout(23 downto 10);

    heapTreeStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, heapTreeStream_empty_n, icmp_ln631_reg_1108, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln1065_4_fu_526_p2, icmp_ln1073_fu_614_p2, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op122_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op113_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln631_reg_1108 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1073_fu_614_p2 = ap_const_lv1_1) and (icmp_ln1065_4_fu_526_p2 = ap_const_lv1_1)))) then 
            heapTreeStream_blk_n <= heapTreeStream_empty_n;
        else 
            heapTreeStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    heapTreeStream_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_predicate_op113_read_state3, ap_predicate_op122_read_state3, ap_CS_fsm_pp0_stage1, ap_predicate_op92_read_state2, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op122_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op113_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            heapTreeStream_read <= ap_const_logic_1;
        else 
            heapTreeStream_read <= ap_const_logic_0;
        end if; 
    end process;

    i_65_out <= tree_count_V_11_reg_1112;

    i_65_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln631_reg_1108, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            i_65_out_ap_vld <= ap_const_logic_1;
        else 
            i_65_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    i_87_fu_450_p2 <= std_logic_vector(unsigned(i_reg_1096) + unsigned(ap_const_lv10_1));
    icmp_ln1065_3_fu_502_p2 <= "1" when (sext_ln1065_fu_498_p1 = zext_ln1541_fu_494_p1) else "0";
    icmp_ln1065_4_fu_526_p2 <= "1" when (lhs_V_2_fu_144 = lhs_V_1_fu_140) else "0";
    icmp_ln1065_5_fu_542_p2 <= "1" when (zext_ln642_fu_532_p1 = ret_V_5_fu_536_p2) else "0";
    icmp_ln1065_6_fu_793_p2 <= "1" when (i_reg_1096 = tree_count_V_11_reg_1112) else "0";
    icmp_ln1065_7_fu_887_p2 <= "1" when (i_reg_1096 = ap_phi_mux_tree_count_V_5_phi_fu_278_p4) else "0";
    icmp_ln1065_fu_468_p2 <= "1" when (sext_ln1834_fu_460_p1 = zext_ln1065_fu_464_p1) else "0";
    icmp_ln1069_fu_554_p2 <= "0" when (zext_ln1065_2_fu_522_p1 = sext_ln631_cast_reg_1080) else "1";
    icmp_ln1073_14_fu_650_p2 <= "1" when (unsigned(ret_V_6_fu_644_p2) < unsigned(tmp_V_cast4_cast_reg_1091)) else "0";
    icmp_ln1073_15_fu_581_p2 <= "1" when (unsigned(lhs_V_2_fu_144) < unsigned(zext_ln1237_cast_reg_1085)) else "0";
    icmp_ln1073_16_fu_789_p2 <= "1" when (unsigned(in_count_V_11_reg_1120) < unsigned(select_ln622)) else "0";
    icmp_ln1073_fu_614_p2 <= "1" when (unsigned(lhs_V_2_fu_144) < unsigned(zext_ln1237_cast_reg_1085)) else "0";
    icmp_ln1085_fu_797_p2 <= "1" when (unsigned(intermediate_freq_V_4_fu_678_p3) < unsigned(node_freq_V_fu_124)) else "0";
    icmp_ln631_fu_438_p2 <= "1" when (ap_sig_allocacmp_i = select_ln622) else "0";
    icmp_ln683_1_fu_869_p2 <= "1" when (unsigned(ap_phi_mux_intermediate_freq_V_2_phi_fu_296_p4) < unsigned(ap_phi_mux_symFreq_V_2_phi_fu_306_p4)) else "0";
    icmp_ln683_fu_864_p2 <= "1" when (unsigned(ap_phi_mux_in_count_V_5_phi_fu_287_p4) < unsigned(select_ln622)) else "0";
    in_count_V_10_fu_922_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_count_V_5_phi_fu_287_p4) + unsigned(ap_const_lv10_1));
    in_count_V_fu_820_p2 <= std_logic_vector(unsigned(in_count_V_11_reg_1120) + unsigned(ap_const_lv10_1));
    intermediate_freq_V_4_fu_678_p3 <= 
        p_0_0_027397611_fu_116 when (icmp_ln1065_reg_1127(0) = '1') else 
        reuse_select_fu_671_p3;
    intermediate_freq_V_fu_695_p3 <= 
        p_0_0_027397611_fu_116 when (icmp_ln1065_3_reg_1142(0) = '1') else 
        reuse_select30_fu_688_p3;
    left_V_8_fu_837_p2 <= (tmp_V_fu_828_p2 or left_V_fu_132);
    left_V_out <= left_V_fu_132;

    left_V_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln631_reg_1108, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            left_V_out_ap_vld <= ap_const_logic_1;
        else 
            left_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    onceFlag_1_fu_575_p2 <= (onceFlag_fu_120 and icmp_ln1069_fu_554_p2);
    or_ln664_fu_809_p2 <= (xor_ln1085_fu_803_p2 or icmp_ln1065_6_fu_793_p2);
    or_ln683_fu_892_p2 <= (icmp_ln1065_7_fu_887_p2 or and_ln683_fu_881_p2);
    p_012_fu_850_p3 <= (ap_const_lv1_1 & zext_ln259_fu_846_p1);
    p_0_fu_950_p3 <= (ap_const_lv1_1 & zext_ln259_1_fu_947_p1);

    parentStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln631_reg_1108, parentStream_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, icmp_ln1073_16_reg_1196, or_ln664_reg_1204, icmp_ln1065_6_reg_1200, icmp_ln631_reg_1108_pp0_iter1_reg, or_ln683_reg_1218)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln631_reg_1108 = ap_const_lv1_0) and (icmp_ln1065_6_reg_1200 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_0)) or ((icmp_ln631_reg_1108 = ap_const_lv1_0) and (or_ln664_reg_1204 = ap_const_lv1_0) and (icmp_ln1073_16_reg_1196 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln683_reg_1218 = ap_const_lv1_0) and (icmp_ln631_reg_1108_pp0_iter1_reg = ap_const_lv1_0)))) then 
            parentStream_blk_n <= parentStream_full_n;
        else 
            parentStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    parentStream_din_assign_proc : process(ap_enable_reg_pp0_iter1, p_012_fu_850_p3, p_0_fu_950_p3, ap_condition_865, ap_condition_869)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_869)) then 
                parentStream_din <= p_0_fu_950_p3;
            elsif ((ap_const_boolean_1 = ap_condition_865)) then 
                parentStream_din <= p_012_fu_850_p3;
            else 
                parentStream_din <= "XXXXXXXXXXX";
            end if;
        else 
            parentStream_din <= "XXXXXXXXXXX";
        end if; 
    end process;


    parentStream_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op161_write_state4, ap_block_pp0_stage0_11001, ap_predicate_op192_write_state5, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op192_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op161_write_state4 = ap_const_boolean_1)))) then 
            parentStream_write <= ap_const_logic_1;
        else 
            parentStream_write <= ap_const_logic_0;
        end if; 
    end process;

    read_count_V_1_fu_593_p2 <= std_logic_vector(unsigned(lhs_V_2_fu_144) + unsigned(zext_ln886_3_fu_589_p1));
    read_count_V_fu_773_p2 <= std_logic_vector(unsigned(zext_ln886_2_fu_769_p1) + unsigned(lhs_V_2_fu_144));
    ret_V_5_fu_536_p2 <= std_logic_vector(unsigned(zext_ln1065_2_fu_522_p1) + unsigned(ap_const_lv11_1));
    ret_V_6_fu_644_p2 <= std_logic_vector(unsigned(zext_ln642_fu_532_p1) + unsigned(ap_const_lv11_1));
    ret_V_fu_488_p2 <= std_logic_vector(unsigned(zext_ln1065_fu_464_p1) + unsigned(ap_const_lv11_1));
    reuse_select30_fu_688_p3 <= 
        reuse_reg_fu_108 when (addr_cmp29_reg_1152(0) = '1') else 
        temp_array_V_q0;
    reuse_select_fu_671_p3 <= 
        reuse_reg_fu_108 when (addr_cmp_reg_1137(0) = '1') else 
        temp_array_V_q1;
    right_V_4_fu_901_p2 <= (tmp_V_fu_828_p2 or right_V_fu_148);
    right_V_out <= right_V_fu_148;

    right_V_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln631_reg_1108, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln631_reg_1108 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            right_V_out_ap_vld <= ap_const_logic_1;
        else 
            right_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln650_fu_567_p3 <= 
        symFreq_V_fu_128 when (icmp_ln1069_fu_554_p2(0) = '1') else 
        select_ln653_fu_559_p3;
    select_ln653_fu_559_p3 <= 
        symFreq_V_fu_128 when (onceFlag_fu_120(0) = '1') else 
        node_freq_V_fu_124;
        sext_ln1065_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln635_fu_455_p2),12));

        sext_ln1834_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln635_fu_455_p2),11));

        sext_ln631_cast_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln631),11));


    temp_array_V_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln694_reg_1227, zext_ln587_6_fu_508_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            temp_array_V_address0 <= zext_ln694_reg_1227(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            temp_array_V_address0 <= zext_ln587_6_fu_508_p1(9 - 1 downto 0);
        else 
            temp_array_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    temp_array_V_address1 <= zext_ln587_fu_474_p1(9 - 1 downto 0);

    temp_array_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            temp_array_V_ce0 <= ap_const_logic_1;
        else 
            temp_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            temp_array_V_ce1 <= ap_const_logic_1;
        else 
            temp_array_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    temp_array_V_d0 <= add_ln232_reg_1232;

    temp_array_V_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            temp_array_V_we0 <= ap_const_logic_1;
        else 
            temp_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_225_fu_736_p4 <= ((grp_fu_363_p4 & ap_const_lv6_0) & trunc_ln145_23_fu_732_p1);
    tmp_227_fu_706_p4 <= ((grp_fu_363_p4 & ap_const_lv6_0) & trunc_ln145_24_fu_702_p1);
    tmp_V_cast4_cast_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_cast4),11));
    tmp_V_fu_828_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv286_lc_3),to_integer(unsigned('0' & zext_ln1027_fu_825_p1(31-1 downto 0)))));
    tmp_fu_623_p4 <= ((grp_fu_363_p4 & ap_const_lv6_0) & trunc_ln145_fu_619_p1);
    tree_count_V_10_fu_910_p2 <= std_logic_vector(unsigned(ap_phi_mux_tree_count_V_5_phi_fu_278_p4) + unsigned(ap_const_lv10_1));
    tree_count_V_fu_815_p2 <= std_logic_vector(unsigned(tree_count_V_11_reg_1112) + unsigned(ap_const_lv10_1));
    trunc_ln145_23_fu_732_p1 <= heapTreeStream_dout(10 - 1 downto 0);
    trunc_ln145_24_fu_702_p1 <= heapTreeStream_dout(10 - 1 downto 0);
    trunc_ln145_fu_619_p1 <= heapTreeStream_dout(10 - 1 downto 0);
    trunc_ln259_2_fu_907_p1 <= i_reg_1096(9 - 1 downto 0);
    trunc_ln259_fu_843_p1 <= i_reg_1096(9 - 1 downto 0);
    xor_ln1085_fu_803_p2 <= (icmp_ln1085_fu_797_p2 xor ap_const_lv1_1);
    xor_ln683_fu_875_p2 <= (icmp_ln683_1_fu_869_p2 xor ap_const_lv1_1);
    zext_ln1027_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1096),286));
    zext_ln1065_2_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_1_fu_140),11));
    zext_ln1065_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_136),11));
    zext_ln1237_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1237),10));
    zext_ln1541_2_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1073_reg_1169),2));
    zext_ln1541_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_488_p2),12));
    zext_ln259_1_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln259_2_reg_1222),10));
    zext_ln259_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln259_fu_843_p1),10));
    zext_ln587_6_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_488_p2),64));
    zext_ln587_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_136),64));
    zext_ln642_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_2_fu_144),11));
    zext_ln694_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1096),64));
    zext_ln886_2_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_fu_763_p2),10));
    zext_ln886_3_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1073_15_fu_581_p2),10));
    zext_ln886_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1073_14_reg_1174),2));
end behav;
