

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Aug  1 15:44:07 2024

* Version:        2024.1.1 (Build 5090947 on Jun 13 2024)
* Project:        sol2_work
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.470 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       13|       13|         4|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     88|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|     21|    -|
|Memory           |        0|   -|     64|      6|    0|
|Multiplexer      |        -|   -|      0|     84|    -|
|Register         |        -|   -|    179|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    243|    199|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_194_p2          |         +|   0|  0|  39|          32|          32|
    |add_ln11_fu_180_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln16_fu_169_p2       |         +|   0|  0|  13|           4|           2|
    |ap_condition_113         |       and|   0|  0|   2|           1|           1|
    |ap_condition_134         |       and|   0|  0|   2|           1|           1|
    |ap_condition_81          |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_163_p2      |      icmp|   0|  0|  13|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  88|          52|          43|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_fu_58                            |   9|          2|   32|         64|
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3              |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_data_1_reg_119  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_data_1_reg_119  |   9|          2|   32|         64|
    |i_fu_62                              |   9|          2|    5|         10|
    |shift_reg_address1_local             |  13|          3|    4|         12|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  84|         19|  108|        222|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_58                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_1_reg_119  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_data_1_reg_119  |  32|   0|   32|          0|
    |c_load_reg_257                       |  32|   0|   32|          0|
    |i_fu_62                              |   5|   0|    5|          0|
    |icmp_ln12_reg_238                    |   1|   0|    1|          0|
    |mul_ln19_reg_262                     |  32|   0|   32|          0|
    |tmp_reg_229                          |   1|   0|    1|          0|
    |zext_ln11_reg_233                    |   5|   0|   64|         59|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 179|   0|  238|         59|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y           |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld    |  out|    1|      ap_vld|             y|       pointer|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_q0        |   in|   32|   ap_memory|             c|         array|
|x           |   in|   32|     ap_none|             x|        scalar|
+------------+-----+-----+------------+--------------+--------------+

