

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc17'
================================================================
* Date:           Thu Jan 27 10:53:50 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      900|      900| 9.000 us | 9.000 us |  900|  900|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc16_fu_126  |dataflow_parent_loop_proc16  |      898|      898| 8.980 us | 8.980 us |  898|  898|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_W_OUTER  |      899|      899|       900|          -|          -|     1|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ho_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ho"   --->   Operation 4 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co"   --->   Operation 5 'read' 'co_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1"   --->   Operation 6 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param"   --->   Operation 7 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%param_L1_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L1_TILENUM_S"   --->   Operation 8 'read' 'param_L1_TILENUM_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln282_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lshr_ln282_cast"   --->   Operation 9 'read' 'lshr_ln282_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln282_1_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lshr_ln282_1_cast"   --->   Operation 10 'read' 'lshr_ln282_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ho_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%wo = phi i32, void %entry, i32 %wo_1, void %.split11.i"   --->   Operation 13 'phi' 'wo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln361 = icmp_eq  i32 %wo, i32 %lshr_ln282_1_cast_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 14 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln361 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %wo, i32 %lshr_ln282_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%wo_1 = add i32 %wo, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 16 'add' 'wo_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %icmp_ln361, void %.split11.i, void %dataflow_parent_loop_proc17.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 17 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln361 = call void @dataflow_parent_loop_proc16, i32 %lshr_ln282_cast_read, i32 %param_L1_TILENUM_S_read, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i11 %empty, i32 %wo, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 18 'call' 'call_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln361)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln361 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 21 'specloopname' 'specloopname_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln361 = call void @dataflow_parent_loop_proc16, i32 %lshr_ln282_cast_read, i32 %param_L1_TILENUM_S_read, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i11 %empty, i32 %wo, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361]   --->   Operation 22 'call' 'call_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln361)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lshr_ln282_1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lshr_ln282_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param_L1_TILENUM_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ho_read                    (read                ) [ 0000]
co_read                    (read                ) [ 0011]
ko_1_read                  (read                ) [ 0011]
param_read                 (read                ) [ 0011]
param_L1_TILENUM_S_read    (read                ) [ 0011]
lshr_ln282_cast_read       (read                ) [ 0011]
lshr_ln282_1_cast_read     (read                ) [ 0011]
empty                      (trunc               ) [ 0011]
br_ln0                     (br                  ) [ 0111]
wo                         (phi                 ) [ 0011]
icmp_ln361                 (icmp                ) [ 0011]
specdataflowpipeline_ln361 (specdataflowpipeline) [ 0000]
wo_1                       (add                 ) [ 0111]
br_ln361                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln361    (speclooptripcount   ) [ 0000]
specloopname_ln361         (specloopname        ) [ 0000]
call_ln361                 (call                ) [ 0000]
br_ln0                     (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lshr_ln282_1_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln282_1_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lshr_ln282_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lshr_ln282_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="param_L1_TILENUM_S">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_L1_TILENUM_S"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="param">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ko_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="co">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ho">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="ho_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="co_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ko_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="param_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1184" slack="0"/>
<pin id="92" dir="0" index="1" bw="1184" slack="0"/>
<pin id="93" dir="1" index="2" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="param_L1_TILENUM_S_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_L1_TILENUM_S_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="lshr_ln282_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln282_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lshr_ln282_1_cast_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lshr_ln282_1_cast_read/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="wo_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wo (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="wo_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wo/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_dataflow_parent_loop_proc16_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="1184" slack="1"/>
<pin id="131" dir="0" index="4" bw="12" slack="1"/>
<pin id="132" dir="0" index="5" bw="32" slack="1"/>
<pin id="133" dir="0" index="6" bw="11" slack="1"/>
<pin id="134" dir="0" index="7" bw="32" slack="0"/>
<pin id="135" dir="0" index="8" bw="8" slack="0"/>
<pin id="136" dir="0" index="9" bw="8" slack="0"/>
<pin id="137" dir="0" index="10" bw="8" slack="0"/>
<pin id="138" dir="0" index="11" bw="8" slack="0"/>
<pin id="139" dir="0" index="12" bw="32" slack="0"/>
<pin id="140" dir="0" index="13" bw="32" slack="0"/>
<pin id="141" dir="0" index="14" bw="32" slack="0"/>
<pin id="142" dir="0" index="15" bw="32" slack="0"/>
<pin id="143" dir="0" index="16" bw="8" slack="0"/>
<pin id="144" dir="0" index="17" bw="8" slack="0"/>
<pin id="145" dir="0" index="18" bw="8" slack="0"/>
<pin id="146" dir="0" index="19" bw="8" slack="0"/>
<pin id="147" dir="0" index="20" bw="32" slack="0"/>
<pin id="148" dir="0" index="21" bw="32" slack="0"/>
<pin id="149" dir="0" index="22" bw="32" slack="0"/>
<pin id="150" dir="0" index="23" bw="32" slack="0"/>
<pin id="151" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln361/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln361_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="wo_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wo_1/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="co_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="ko_1_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="1"/>
<pin id="192" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="param_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1184" slack="1"/>
<pin id="197" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="param_L1_TILENUM_S_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_L1_TILENUM_S_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="lshr_ln282_cast_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln282_cast_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="lshr_ln282_1_cast_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln282_1_cast_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="empty_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="1"/>
<pin id="217" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln361_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln361 "/>
</bind>
</comp>

<comp id="224" class="1005" name="wo_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wo_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="153"><net_src comp="118" pin="4"/><net_sink comp="126" pin=7"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="126" pin=8"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="126" pin=15"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="126" pin=16"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="126" pin=17"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="126" pin=18"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="126" pin=19"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="126" pin=20"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="126" pin=21"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="126" pin=22"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="126" pin=23"/></net>

<net id="173"><net_src comp="72" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="118" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="118" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="78" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="193"><net_src comp="84" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="198"><net_src comp="90" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="203"><net_src comp="96" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="208"><net_src comp="102" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="213"><net_src comp="108" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="218"><net_src comp="170" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="223"><net_src comp="174" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="179" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
	Port: output_l2_reduction_0 | {2 3 }
	Port: output_l2_reduction_1 | {2 3 }
	Port: output_l2_reduction_2 | {2 3 }
	Port: output_l2_reduction_3 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc17 : lshr_ln282_1_cast | {1 }
	Port: dataflow_parent_loop_proc17 : lshr_ln282_cast | {1 }
	Port: dataflow_parent_loop_proc17 : param_L1_TILENUM_S | {1 }
	Port: dataflow_parent_loop_proc17 : param | {1 }
	Port: dataflow_parent_loop_proc17 : ko_1 | {1 }
	Port: dataflow_parent_loop_proc17 : co | {1 }
	Port: dataflow_parent_loop_proc17 : ho | {1 }
	Port: dataflow_parent_loop_proc17 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l2_reduction_0 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l2_reduction_1 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l2_reduction_2 | {2 3 }
	Port: dataflow_parent_loop_proc17 : output_l2_reduction_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln361 : 1
		specdataflowpipeline_ln361 : 1
		wo_1 : 1
		br_ln361 : 2
		call_ln361 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc16_fu_126 |    8    |    40   | 40.5435 |  10929  |   3096  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|    add   |               wo_1_fu_179              |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |            icmp_ln361_fu_174           |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           ho_read_read_fu_72           |    0    |    0    |    0    |    0    |    0    |
|          |           co_read_read_fu_78           |    0    |    0    |    0    |    0    |    0    |
|          |          ko_1_read_read_fu_84          |    0    |    0    |    0    |    0    |    0    |
|   read   |          param_read_read_fu_90         |    0    |    0    |    0    |    0    |    0    |
|          |   param_L1_TILENUM_S_read_read_fu_96   |    0    |    0    |    0    |    0    |    0    |
|          |    lshr_ln282_cast_read_read_fu_102    |    0    |    0    |    0    |    0    |    0    |
|          |   lshr_ln282_1_cast_read_read_fu_108   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |              empty_fu_170              |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    8    |    40   | 40.5435 |  10929  |   3155  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        co_read_reg_185        |   32   |
|         empty_reg_215         |   11   |
|       icmp_ln361_reg_220      |    1   |
|       ko_1_read_reg_190       |   12   |
| lshr_ln282_1_cast_read_reg_210|   32   |
|  lshr_ln282_cast_read_reg_205 |   32   |
|param_L1_TILENUM_S_read_reg_200|   32   |
|       param_read_reg_195      |  1184  |
|          wo_1_reg_224         |   32   |
|           wo_reg_114          |   32   |
+-------------------------------+--------+
|             Total             |  1400  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| wo_reg_114 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   40   |   40   |  10929 |  3155  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1400  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   40   |   41   |  12329 |  3164  |
+-----------+--------+--------+--------+--------+--------+
