# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# File: C:\Users\DAV\ethan\dav\lab2\slot-machine.csv
# Generated on: Fri Jan 24 13:52:41 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
buzzer,Output,PIN_V10,3,B3_N0,PIN_V10,3.3-V LVTTL,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
reset_button,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
seven_seg_display[0],Output,,,,,,,,,,
seven_seg_display[1],Output,,,,,,,,,,
seven_seg_display[2],Output,,,,,,,,,,
seven_seg_display[3],Output,,,,,,,,,,
seven_seg_display[4],Output,,,,,,,,,,
seven_seg_display[5],Output,,,,,,,,,,
seven_seg_display[0][0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
seven_seg_display[0][1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
seven_seg_display[0][2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
seven_seg_display[0][3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
seven_seg_display[0][4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
seven_seg_display[0][5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
seven_seg_display[0][6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
seven_seg_display[0][7],Output,PIN_D15,7,B7_N0,PIN_D15,3.3-V LVTTL,,,,,
seven_seg_display[1][0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
seven_seg_display[1][1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
seven_seg_display[1][2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
seven_seg_display[1][3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
seven_seg_display[1][4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
seven_seg_display[1][5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
seven_seg_display[1][6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
seven_seg_display[1][7],Output,PIN_A16,7,B7_N0,PIN_A16,3.3-V LVTTL,,,,,
seven_seg_display[2][0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
seven_seg_display[2][1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
seven_seg_display[2][2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
seven_seg_display[2][3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
seven_seg_display[2][4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
seven_seg_display[2][5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
seven_seg_display[2][6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
seven_seg_display[2][7],Output,PIN_A19,7,B7_N0,PIN_A19,3.3-V LVTTL,,,,,
seven_seg_display[3][0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
seven_seg_display[3][1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
seven_seg_display[3][2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
seven_seg_display[3][3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
seven_seg_display[3][4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
seven_seg_display[3][5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
seven_seg_display[3][6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
seven_seg_display[3][7],Output,PIN_D22,6,B6_N0,PIN_D22,3.3-V LVTTL,,,,,
seven_seg_display[4][0],Output,PIN_F18,6,B6_N0,PIN_F18,3.3-V LVTTL,,,,,
seven_seg_display[4][1],Output,PIN_E20,6,B6_N0,PIN_E20,3.3-V LVTTL,,,,,
seven_seg_display[4][2],Output,PIN_E19,6,B6_N0,PIN_E19,3.3-V LVTTL,,,,,
seven_seg_display[4][3],Output,PIN_J18,6,B6_N0,PIN_J18,3.3-V LVTTL,,,,,
seven_seg_display[4][4],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,,
seven_seg_display[4][5],Output,PIN_F19,6,B6_N0,PIN_F19,3.3-V LVTTL,,,,,
seven_seg_display[4][6],Output,PIN_F20,6,B6_N0,PIN_F20,3.3-V LVTTL,,,,,
seven_seg_display[4][7],Output,PIN_F17,6,B6_N0,PIN_F17,3.3-V LVTTL,,,,,
seven_seg_display[5][0],Output,PIN_J20,6,B6_N0,PIN_J20,3.3-V LVTTL,,,,,
seven_seg_display[5][1],Output,PIN_K20,6,B6_N0,PIN_K20,3.3-V LVTTL,,,,,
seven_seg_display[5][2],Output,PIN_L18,6,B6_N0,PIN_L18,3.3-V LVTTL,,,,,
seven_seg_display[5][3],Output,PIN_N18,6,B6_N0,PIN_N18,3.3-V LVTTL,,,,,
seven_seg_display[5][4],Output,PIN_M20,6,B6_N0,PIN_M20,3.3-V LVTTL,,,,,
seven_seg_display[5][5],Output,PIN_N19,6,B6_N0,PIN_N19,3.3-V LVTTL,,,,,
seven_seg_display[5][6],Output,PIN_N20,6,B6_N0,PIN_N20,3.3-V LVTTL,,,,,
seven_seg_display[5][7],Output,PIN_L19,6,B6_N0,PIN_L19,3.3-V LVTTL,,,,,
start_stop_button,Input,PIN_A7,7,B7_N0,PIN_A7,3.3 V Schmitt Trigger,,,,,
