# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(39): (vcom-1136) Unknown identifier "flagsIn".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(39): Expression is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type Integer.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type Integer.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Illegal target for signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): (vcom-1136) Unknown identifier "flags".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type Integer.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type Integer.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Type conversion (to ieee.NUMERIC_STD.UNSIGNED) conflicts with expected type std.STANDARD.NATURAL.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type Integer.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Signal [mode IN port] "aluIn1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.NATURAL.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): near ">": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): near "<": syntax error
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): (vcom-1136) Unknown identifier "shift_rigt".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Bad right hand side (infix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): (vcom-1136) Unknown identifier "shift_rigt".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(62): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): (vcom-1136) Unknown identifier "shift_rigt".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Bad right hand side (infix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): (vcom-1136) Unknown identifier "shift_rigt".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(62): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Bad right hand side (infix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): (vcom-1136) Unknown identifier "shift_rigt".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(54): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(62): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(62): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): near "=": syntax error
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): near "?": (vcom-1576) expecting ';'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): near "?": (vcom-1576) expecting ';'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): near "?": (vcom-1576) expecting ';'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): near "=": syntax error
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): near "?": (vcom-1576) expecting ';'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(87): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): (vcom-1581) No feasible entries for prefix operator 'nor'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Bad right hand side (prefix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(86): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): (vcom-1581) No feasible entries for prefix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Bad right hand side (prefix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(86): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): (vcom-1581) No feasible entries for prefix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Bad right hand side (prefix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(86): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): (vcom-1581) No feasible entries for prefix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Bad right hand side (prefix expression) in signal assignment.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(86): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(83): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(86): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(47): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(49): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(51): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(53): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(57): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(65): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(67): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(69): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(71): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(73): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(76): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(78): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(82): Target of signal assignment is not a signal.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Cannot read output "aluOut".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(95): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(95): (vcom-1581) No feasible entries for prefix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(95): Bad right hand side (prefix expression) in signal assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Integer literal 1 is not of type std.STANDARD.BOOLEAN.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(91): Illegal sequential statement.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1136) Unknown identifier "shift_righ".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1581) No feasible entries for infix operator 'srl'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(56): Type error resolving infix expression "or" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 2212
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 2212
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 2212
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(51): Integer literal 2 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(52): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): Integer literal 4 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(51): Integer literal 2 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(52): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): Integer literal 4 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# 2 compiles, 1 failed with 4 errors.
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(51): (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.SIGNED' (numeric to array).
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(52): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): Integer literal 4 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(51): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(52): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): Integer literal 4 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): Type error resolving prefix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(51): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(52): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(57): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1472)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(84): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 12:44:54 on Dec 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
add wave -position end  sim:/alu_tb/aluIn1
add wave -position end  sim:/alu_tb/aluIn2
add wave -position end  sim:/alu_tb/aluOut
add wave -position end  sim:/alu_tb/cin
add wave -position end  sim:/alu_tb/clk_period
add wave -position end  sim:/alu_tb/flagsOut
add wave -position end  sim:/alu_tb/func
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
run
run
run
run
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): Constant "ALU_NOT" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(47): Constant "ALU_NEG" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(49): Constant "ALU_INC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(51): Constant "ALU_DEC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): Constant "ALU_BITSET" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(57): Constant "ALU_RCL" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Constant "ALU_RCR" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(63): Constant "ALU_ADD" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(65): Constant "ALU_SUB" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(67): Constant "ALU_AND" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(69): Constant "ALU_OR" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(71): Constant "ALU_XOR" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(74): Constant "ALU_BUFF1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(76): Constant "ALU_BUFF2" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(85): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(85): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(18): Integer literal 0 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(20): Integer literal 1 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(21): Integer literal 2 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(22): Integer literal 3 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(23): Integer literal 4 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(25): Integer literal 5 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(26): Integer literal 6 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(27): Integer literal 7 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(29): Integer literal 9 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(30): Integer literal 10 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(31): Integer literal 11 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(32): Integer literal 12 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(33): Integer literal 13 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(35): Integer literal 14 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(36): Integer literal 15 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(47): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(49): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(51): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(55): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(57): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(63): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(65): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(67): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(69): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(71): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(74): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(76): (vcom-1323) Case statement choice is not being checked for uniqueness.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(24): (vcom-1360) Array type of "cin" does not have an index constraint.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(24): Enumeration literal '0' is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(40): Signal "flagsOut" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(24): (vcom-1360) Array type of "cin" does not have an index constraint.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(24): Enumeration literal '0' is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(24): Enumeration literal '0' is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(83): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# Optimization canceled
vsim work.alu_tb
# End time: 12:56:35 on Dec 01,2023, Elapsed time: 0:11:41
# Errors: 0, Warnings: 4
# vsim work.alu_tb 
# Start time: 12:56:35 on Dec 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
add wave -position end  sim:/alu_tb/aluIn1
add wave -position end  sim:/alu_tb/aluIn2
add wave -position end  sim:/alu_tb/aluOut
add wave -position end  sim:/alu_tb/flagsOut
add wave -position end  sim:/alu_tb/func
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 100 ns  Iteration: 1  Instance: /alu_tb/uut
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Paste insertion failed: wait: ** UI-Msg: (vish-4014) No objects found matching 'wait'.
# Paste insertion failed: for: ** UI-Msg: (vish-4014) No objects found matching 'for'.
# Paste insertion failed: 100: ** UI-Msg: (vish-4014) No objects found matching '100'.
# Paste insertion failed: ns;: ** UI-Msg: (vish-4014) No objects found matching 'ns;'.
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# ** Warning: (vsim-8684) No drivers exist on out port /alu_tb/uut/flagsOut(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_tb/flagsOut(2).
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# ** Warning: (vsim-8684) No drivers exist on out port /alu_tb/uut/flagsOut(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_tb/flagsOut(2).
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Note: is negativefalse
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: is negativefalse
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: is negativetrue
#    Time: 10 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: is negativefalse
#    Time: 20 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: is negativefalse
#    Time: 30 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: is negativefalse
#    Time: 40 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): No attribute specification with designator "integer" decorates signal [mode OUT port] "aluOut".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): (vcom-1590) Bad expression in right operand of infix expression '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(84): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(90): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# 2 compiles, 1 failed with 5 errors.
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# ** Warning: (vsim-8684) No drivers exist on out port /alu_tb/uut/flagsOut(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_tb/flagsOut(2).
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Note: alu Out = UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU is negative false
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ is negative false
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 11111111111111111111111111111111 is negative true
#    Time: 10 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000000110 is negative false
#    Time: 20 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001010 is negative false
#    Time: 30 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001111 is negative false
#    Time: 40 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2002 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/tests/ALU_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# 
# 
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# ** Warning: (vsim-8684) No drivers exist on out port /alu_tb/uut/flagsOut(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_tb/flagsOut(2).
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Note: alu Out = ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ is negative false
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 11111111111111111111111111111111 is negative false
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000000110 is negative true
#    Time: 10 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001010 is negative false
#    Time: 20 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001111 is negative false
#    Time: 30 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000000101 is negative false
#    Time: 40 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)#1
# Loading work.alu(archalu)#1
# ** Warning: (vsim-8684) No drivers exist on out port /alu_tb/uut/flagsOut(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /alu_tb/flagsOut(2).
run
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Note: alu Out = ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ is negative false
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut
# ** Note: alu Out = 11111111111111111111111111111111 is negative true
#    Time: 0 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000000110 is negative false
#    Time: 10 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001010 is negative false
#    Time: 20 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000001111 is negative false
#    Time: 30 ns  Iteration: 1  Instance: /alu_tb/uut
# ** Note: alu Out = 00000000000000000000000000000101 is negative false
#    Time: 40 ns  Iteration: 1  Instance: /alu_tb/uut
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.NUMERIC_STD.UNSIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1136) Unknown identifier "to_intget".
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.NUMERIC_STD.UNSIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1136) Unknown identifier "to_intger".
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.NUMERIC_STD.UNSIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1136) Unknown identifier "intger".
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1136) Unknown identifier "intger".
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.NUMERIC_STD.UNSIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNSIGNED' to 'std.STANDARD.INTEGER' (array to numeric).
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.NUMERIC_STD.UNSIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
run
run
run
run
run
run
run
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_ULOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1464)
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, UNRESOLVED_UNSIGNED return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1478)
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
run
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_ULOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.std_logic_1164.STD_LOGIC in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_ULOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): Target type ieee.std_logic_1164.STD_LOGIC in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(58): (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_ULOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1136) Unknown identifier "ssl".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): near "aluIn2": (vcom-1576) expecting ')'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1136) Unknown identifier "ssl".
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): near "aluIn2": (vcom-1576) expecting ')'.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1581) No feasible entries for infix operator 'sll'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): (vcom-1590) Bad expression in right operand of infix expression 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(59): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(92): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 




# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(61): Bad right hand side (infix expression) in variable assignment.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(44): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(44): Type error resolving infix expression "&" as type ieee.NUMERIC_STD.SIGNED.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): Type error resolving infix expression "&" as type ieee.NUMERIC_STD.SIGNED.
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(44): (vcom-1013) Initial value of "CarryOnRight" depends on value of signal "aluIn1".
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(44): (vcom-1013) Initial value of "CarryOnRight" depends on value of signal "cin".
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): (vcom-1013) Initial value of "CarryOnLeft" depends on value of signal "cin".
# ** Warning: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(45): (vcom-1013) Initial value of "CarryOnLeft" depends on value of signal "aluIn1".
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(94): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Target type ieee.std_logic_1164.STD_ULOGIC in variable assignment is different from expression type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
run
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Target type ieee.std_logic_1164.STD_ULOGIC in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# ** Error: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(64): Target type ieee.std_logic_1164.STD_ULOGIC in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_SIGNED.
# ** Note: E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd(97): VHDL Compiler exiting
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 30636
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 






























# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 20784
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
# vcom -work work -2008 -explicit -vopt -stats=none {E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/components/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# -- Loading package STANDARD
# ** Warning: (vcom-6) -- Waiting for lock by "aliaa gheis@DESKTOP-KGJO579, pid = 20784
# ". Lockfile is "E:/3rd/04 Arc/07 Project/Five-Stage-Pipelined-Processor/work/_lock".
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture archALU of ALU
# 
# 
