Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\diaaj\Documents\Quartus\soc_system_RT --output-directory=C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system --report-file=bsf:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\soc_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system.qsys
Progress: Loading soc_system_RT/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding real_time_tester [real_time_tester 2.0]
Progress: Parameterizing module real_time_tester
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding cpu_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module cpu_memory
Progress: Adding data_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module data_memory
Progress: Adding uart_0 [altera_avalon_uart 14.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\diaaj\Documents\Quartus\soc_system_RT --output-directory=C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\soc_system.html --report-file=sopcinfo:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system.sopcinfo --report-file=cmp:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\soc_system.cmp --report-file=qip:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\synthesis\soc_system.qip --report-file=svd:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\synthesis\soc_system.svd --report-file=regmap:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\synthesis\soc_system.regmap --report-file=xml:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\soc_system.xml --report-file=debuginfo:C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system\synthesis\soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:\Users\diaaj\Documents\Quartus\soc_system_RT\soc_system.qsys --language=VERILOG
Progress: Loading soc_system_RT/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding real_time_tester [real_time_tester 2.0]
Progress: Parameterizing module real_time_tester
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding cpu_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module cpu_memory
Progress: Adding data_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module data_memory
Progress: Adding uart_0 [altera_avalon_uart 14.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: soc_system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: soc_system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: real_time_tester: "soc_system" instantiated real_time_tester "real_time_tester"
Info: nios2_qsys_0: Starting RTL generation for module 'soc_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=soc_system_nios2_qsys_0 --dir=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0004_nios2_qsys_0_gen//soc_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.06.04 20:31:23 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.06.04 20:31:23 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.06.04 20:31:25 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.06.04 20:31:25 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.06.04 20:31:25 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.06.04 20:31:25 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.06.04 20:31:26 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.06.04 20:31:26 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.06.04 20:31:28 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'soc_system_nios2_qsys_0'
Info: nios2_qsys_0: "soc_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: cpu_memory: Starting RTL generation for module 'soc_system_cpu_memory'
Info: cpu_memory:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_cpu_memory --dir=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0005_cpu_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0005_cpu_memory_gen//soc_system_cpu_memory_component_configuration.pl  --do_build_sim=0  ]
Info: cpu_memory: Done RTL generation for module 'soc_system_cpu_memory'
Info: cpu_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "cpu_memory"
Info: data_memory: Starting RTL generation for module 'soc_system_data_memory'
Info: data_memory:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_data_memory --dir=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0006_data_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0006_data_memory_gen//soc_system_data_memory_component_configuration.pl  --do_build_sim=0  ]
Info: data_memory: Done RTL generation for module 'soc_system_data_memory'
Info: data_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "data_memory"
Info: uart_0: Starting RTL generation for module 'soc_system_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_system_uart_0 --dir=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/diaaj/AppData/Local/Temp/alt6590_2079857266369156766.dir/0007_uart_0_gen//soc_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'soc_system_uart_0'
Info: uart_0: "soc_system" instantiated altera_avalon_uart "uart_0"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: data_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "data_memory_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_qsys_0_data_master_to_data_memory_s1_cmd_width_adapter"
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/diaaj/Documents/Quartus/soc_system_RT/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: soc_system: Done "soc_system" with 35 modules, 63 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
