
*** Running vivado
    with args -log myIntGPIO_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myIntGPIO_v1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source myIntGPIO_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/andrea/VIvado/Vivado/2018.3/data/ip'.
Command: synth_design -top myIntGPIO_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20637 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.082 ; gain = 0.000 ; free physical = 10527 ; free virtual = 14872
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myIntGPIO_v1_0' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0.vhd:82]
	Parameter width bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myIntGPIO_v1_0_S00_AXI' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:5' bound to instance 'myIntGPIO_v1_0_S00_AXI_inst' of component 'myIntGPIO_v1_0_S00_AXI' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'myIntGPIO_v1_0_S00_AXI' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:89]
	Parameter width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:241]
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:371]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'GPIO_Array' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:34' bound to instance 'gpio_inst' of component 'GPIO_Array' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:405]
INFO: [Synth 8-638] synthesizing module 'GPIO_Array' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:45]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'GPIO' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:34' bound to instance 'gpio_map' of component 'gpio' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:58]
INFO: [Synth 8-638] synthesizing module 'GPIO' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (1#1) [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:43]
INFO: [Synth 8-3491] module 'GPIO' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:34' bound to instance 'gpio_map' of component 'gpio' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:58]
INFO: [Synth 8-3491] module 'GPIO' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:34' bound to instance 'gpio_map' of component 'gpio' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:58]
INFO: [Synth 8-3491] module 'GPIO' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO.vhd:34' bound to instance 'gpio_map' of component 'gpio' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Array' (2#1) [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/src/GPIO_Array.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'myIntGPIO_v1_0_S00_AXI' (3#1) [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S00_AXI.vhd:89]
	Parameter width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myIntGPIO_v1_0_S_AXI_INTR' declared at '/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S_AXI_INTR.vhd:5' bound to instance 'myIntGPIO_v1_0_S_AXI_INTR_inst' of component 'myIntGPIO_v1_0_S_AXI_INTR' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'myIntGPIO_v1_0_S_AXI_INTR' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S_AXI_INTR.vhd:100]
	Parameter width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Detector' declared at '/home/andrea/SE_workspace/source/Detector.vhd:35' bound to instance 'inst_detector' of component 'Detector' [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S_AXI_INTR.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Detector' [/home/andrea/SE_workspace/source/Detector.vhd:48]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detector' (4#1) [/home/andrea/SE_workspace/source/Detector.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S_AXI_INTR.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'myIntGPIO_v1_0_S_AXI_INTR' (5#1) [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0_S_AXI_INTR.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'myIntGPIO_v1_0' (6#1) [/home/andrea/SE_workspace/ip_repo/myIntGPIO_1.0/hdl/myIntGPIO_v1_0.vhd:82]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port status_from_intr[3]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port status_from_intr[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port status_from_intr[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port status_from_intr[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.742 ; gain = 44.660 ; free physical = 10538 ; free virtual = 14884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.742 ; gain = 44.660 ; free physical = 10538 ; free virtual = 14884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1442.746 ; gain = 52.664 ; free physical = 10538 ; free virtual = 14884
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1458.762 ; gain = 68.680 ; free physical = 10514 ; free virtual = 14860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myIntGPIO_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module myIntGPIO_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[31] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[30] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[28] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[27] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[26] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[25] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[23] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[22] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[21] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[20] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[19] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[18] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[17] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[16] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[15] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[14] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[13] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[12] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[11] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[10] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[9] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[8] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[7] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[6] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[5] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[4] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[3] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[2] driven by constant 0
WARNING: [Synth 8-3917] design myIntGPIO_v1_0 has port s_axi_intr_rdata[1] driven by constant 0
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design myIntGPIO_v1_0 has unconnected port s_axi_intr_arprot[0]
INFO: [Synth 8-3886] merging instance 'myIntGPIO_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'myIntGPIO_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myIntGPIO_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myIntGPIO_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'myIntGPIO_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myIntGPIO_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myIntGPIO_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'myIntGPIO_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myIntGPIO_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myIntGPIO_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'myIntGPIO_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myIntGPIO_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10378 ; free virtual = 14725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10376 ; free virtual = 14724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |    10|
|3     |LUT2  |     5|
|4     |LUT3  |     5|
|5     |LUT4  |    24|
|6     |LUT5  |    30|
|7     |LUT6  |    11|
|8     |FDRE  |   162|
|9     |FDSE  |    11|
|10    |IBUF  |    61|
|11    |IOBUF |     4|
|12    |OBUF  |    83|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   408|
|2     |  myIntGPIO_v1_0_S00_AXI_inst    |myIntGPIO_v1_0_S00_AXI    |   199|
|3     |  myIntGPIO_v1_0_S_AXI_INTR_inst |myIntGPIO_v1_0_S_AXI_INTR |    59|
|4     |    inst_detector                |Detector                  |    15|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.137 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.145 ; gain = 177.055 ; free physical = 10377 ; free virtual = 14724
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.164 ; gain = 0.000 ; free physical = 10292 ; free virtual = 14640
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.164 ; gain = 311.172 ; free physical = 10348 ; free virtual = 14695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.164 ; gain = 0.000 ; free physical = 10348 ; free virtual = 14695
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrea/SE_workspace/MyIntGPIO/MyIntGPIO.tmp/myIntGPIO_v1_0_project/myIntGPIO_v1_0_project.runs/synth_1/myIntGPIO_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myIntGPIO_v1_0_utilization_synth.rpt -pb myIntGPIO_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 13:10:13 2019...
