Analysis & Synthesis report for cam
Mon Oct 27 23:46:30 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |digital_cam_top|active_filter_mode
 11. State Machine - |digital_cam_top|IR_RECEVER:ir_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated
 19. Source assignments for frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated
 20. Source assignments for frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated
 21. Source assignments for frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
 22. Source assignments for ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated
 23. Source assignments for altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2
 24. Parameter Settings for User Entity Instance: IR_RECEVER:ir_inst
 25. Parameter Settings for User Entity Instance: gaussian_3x3_gray8:gaussian_gray_inst
 26. Parameter Settings for User Entity Instance: sobel_3x3_gray8:sobel_inst
 27. Parameter Settings for User Entity Instance: canny_3x3_gray8:canny_inst
 28. Parameter Settings for User Entity Instance: rgb_to_hsv:rgb_to_hsv_inst
 29. Parameter Settings for User Entity Instance: color_tracker:color_tracker_inst
 30. Parameter Settings for User Entity Instance: adaptive_background:adaptive_bg_inst
 31. Parameter Settings for User Entity Instance: my_altpll:pll_inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: ov7670_controller:camera_ctrl
 33. Parameter Settings for User Entity Instance: ov7670_capture:capture_inst
 34. Parameter Settings for User Entity Instance: frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component
 38. Parameter Settings for Inferred Entity Instance: ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0
 39. Parameter Settings for Inferred Entity Instance: altshift_taps:bg_load_active_delayed_rtl_0
 40. Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. altshift_taps Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "ov7670_controller:camera_ctrl|i2c_sender:i2c_inst"
 50. Port Connectivity Checks: "my_altpll:pll_inst"
 51. Port Connectivity Checks: "adaptive_background:adaptive_bg_inst"
 52. Port Connectivity Checks: "color_tracker:color_tracker_inst"
 53. Port Connectivity Checks: "rgb_to_hsv:rgb_to_hsv_inst"
 54. Port Connectivity Checks: "canny_3x3_gray8:canny_inst"
 55. Port Connectivity Checks: "sobel_3x3_gray8:sobel_inst"
 56. Port Connectivity Checks: "gaussian_3x3_gray8:gaussian_gray_inst"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 27 23:46:29 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; cam                                             ;
; Top-level Entity Name              ; digital_cam_top                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 87,580                                          ;
;     Total combinational functions  ; 39,015                                          ;
;     Dedicated logic registers      ; 49,819                                          ;
; Total registers                    ; 49819                                           ;
; Total pins                         ; 49                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,929,252                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; digital_cam_top    ; cam                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 10                 ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processor 3            ;   0.5%      ;
;     Processor 4            ;   0.5%      ;
;     Processor 5            ;   0.5%      ;
;     Processor 6            ;   0.5%      ;
;     Processor 7            ;   0.5%      ;
;     Processor 8            ;   0.4%      ;
;     Processors 9-10        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; frame_buffer_ram_8bit.v          ; yes             ; User Wizard-Generated File   ; C:/altera/project/cam/frame_buffer_ram_8bit.v                                     ;         ;
; frame_buffer_ram_11k_8bit.v      ; yes             ; User Wizard-Generated File   ; C:/altera/project/cam/frame_buffer_ram_11k_8bit.v                                 ;         ;
; adaptive_background.v            ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/adaptive_background.v                                       ;         ;
; IR_RECEVER.v                     ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/IR_RECEVER.v                                                ;         ;
; color_tracker.v                  ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/color_tracker.v                                             ;         ;
; rgb_to_hsv.v                     ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/rgb_to_hsv.v                                                ;         ;
; vga_640.v                        ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/vga_640.v                                                   ;         ;
; canny_3x3_gray8.v                ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/canny_3x3_gray8.v                                           ;         ;
; sobel_3x3_gray8.v                ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/sobel_3x3_gray8.v                                           ;         ;
; gaussian_3x3_gray8.v             ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/gaussian_3x3_gray8.v                                        ;         ;
; ov7670_controller.v              ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/ov7670_controller.v                                         ;         ;
; ov7670_capture.v                 ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/ov7670_capture.v                                            ;         ;
; digital_cam_top.v                ; yes             ; User Verilog HDL File        ; C:/altera/project/cam/digital_cam_top.v                                           ;         ;
; my_altpll.v                      ; yes             ; User Wizard-Generated File   ; C:/altera/project/cam/my_altpll.v                                                 ;         ;
; frame_buffer_ram.v               ; yes             ; User Wizard-Generated File   ; C:/altera/project/cam/frame_buffer_ram.v                                          ;         ;
; frame_buffer_ram_11k.v           ; yes             ; User Wizard-Generated File   ; C:/altera/project/cam/frame_buffer_ram_11k.v                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/my_altpll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/my_altpll_altpll.v                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_2sj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_2sj1.tdf                                      ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/decode_rsa.tdf                                           ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/decode_k8a.tdf                                           ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/mux_qob.tdf                                              ;         ;
; db/altsyncram_orj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_orj1.tdf                                      ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/decode_jsa.tdf                                           ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/decode_c8a.tdf                                           ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/mux_iob.tdf                                              ;         ;
; db/altsyncram_4pj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_4pj1.tdf                                      ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/mux_bnb.tdf                                              ;         ;
; db/altsyncram_aoj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_aoj1.tdf                                      ;         ;
; db/mux_3nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/mux_3nb.tdf                                              ;         ;
; db/altsyncram_n001.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_n001.tdf                                      ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_s6m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/shift_taps_s6m.tdf                                       ;         ;
; db/altsyncram_3e81.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/altsyncram_3e81.tdf                                      ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/cntr_4pf.tdf                                             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_gkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/lpm_divide_gkm.tdf                                       ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/sign_div_unsign_8nh.tdf                                  ;         ;
; db/alt_u_div_4af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/alt_u_div_4af.tdf                                        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/add_sub_7pc.tdf                                          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/add_sub_8pc.tdf                                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_h9h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/add_sub_h9h.tdf                                          ;         ;
; db/add_sub_fkh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/add_sub_fkh.tdf                                          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/lpm_divide_6jm.tdf                                       ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/sign_div_unsign_ulh.tdf                                  ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/project/cam/db/alt_u_div_g7f.tdf                                        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 87,580                                                                                      ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 39015                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 34356                                                                                       ;
;     -- 3 input functions                    ; 2876                                                                                        ;
;     -- <=2 input functions                  ; 1783                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 37940                                                                                       ;
;     -- arithmetic mode                      ; 1075                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 49819                                                                                       ;
;     -- Dedicated logic registers            ; 49819                                                                                       ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 49                                                                                          ;
; Total memory bits                           ; 1929252                                                                                     ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; my_altpll:pll_inst|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 43679                                                                                       ;
; Total fan-out                               ; 306218                                                                                      ;
; Average fan-out                             ; 3.43                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Entity Name               ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |digital_cam_top                                  ; 39015 (615)         ; 49819 (356)               ; 1929252     ; 0            ; 0       ; 0         ; 49   ; 0            ; |digital_cam_top                                                                                                                                                   ; digital_cam_top           ; work         ;
;    |IR_RECEVER:ir_inst|                           ; 94 (94)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|IR_RECEVER:ir_inst                                                                                                                                ; IR_RECEVER                ; work         ;
;    |adaptive_background:adaptive_bg_inst|         ; 66 (66)             ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|adaptive_background:adaptive_bg_inst                                                                                                              ; adaptive_background       ; work         ;
;    |altshift_taps:bg_load_active_delayed_rtl_0|   ; 1 (0)               ; 1 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|altshift_taps:bg_load_active_delayed_rtl_0                                                                                                        ; altshift_taps             ; work         ;
;       |shift_taps_s6m:auto_generated|             ; 1 (0)               ; 1 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated                                                                          ; shift_taps_s6m            ; work         ;
;          |altsyncram_3e81:altsyncram2|            ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2                                              ; altsyncram_3e81           ; work         ;
;          |cntr_4pf:cntr1|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|cntr_4pf:cntr1                                                           ; cntr_4pf                  ; work         ;
;    |canny_3x3_gray8:canny_inst|                   ; 16382 (16382)       ; 21983 (21983)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|canny_3x3_gray8:canny_inst                                                                                                                        ; canny_3x3_gray8           ; work         ;
;    |color_tracker:color_tracker_inst|             ; 21 (21)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|color_tracker:color_tracker_inst                                                                                                                  ; color_tracker             ; work         ;
;    |frame_buffer_ram:buffer_ram1|                 ; 82 (0)              ; 0 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1                                                                                                                      ; frame_buffer_ram          ; work         ;
;       |altsyncram:altsyncram_component|           ; 82 (0)              ; 0 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component                                                                                      ; altsyncram                ; work         ;
;          |altsyncram_2sj1:auto_generated|         ; 82 (0)              ; 0 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated                                                       ; altsyncram_2sj1           ; work         ;
;             |decode_k8a:rden_decode_b|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_k8a:rden_decode_b                              ; decode_k8a                ; work         ;
;             |decode_rsa:decode2|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_rsa:decode2                                    ; decode_rsa                ; work         ;
;             |mux_qob:mux3|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|mux_qob:mux3                                          ; mux_qob                   ; work         ;
;    |frame_buffer_ram_11k:buffer_ram2|             ; 2 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k:buffer_ram2                                                                                                                  ; frame_buffer_ram_11k      ; work         ;
;       |altsyncram:altsyncram_component|           ; 2 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component                                                                                  ; altsyncram                ; work         ;
;          |altsyncram_orj1:auto_generated|         ; 2 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated                                                   ; altsyncram_orj1           ; work         ;
;             |decode_jsa:decode2|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_jsa:decode2                                ; decode_jsa                ; work         ;
;    |frame_buffer_ram_11k_8bit:bg_buffer_ram2|     ; 2 (0)               ; 0 (0)                     ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2                                                                                                          ; frame_buffer_ram_11k_8bit ; work         ;
;       |altsyncram:altsyncram_component|           ; 2 (0)               ; 0 (0)                     ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component                                                                          ; altsyncram                ; work         ;
;          |altsyncram_aoj1:auto_generated|         ; 2 (0)               ; 0 (0)                     ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated                                           ; altsyncram_aoj1           ; work         ;
;             |decode_jsa:decode2|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_jsa:decode2                        ; decode_jsa                ; work         ;
;    |frame_buffer_ram_8bit:bg_buffer_ram1|         ; 42 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1                                                                                                              ; frame_buffer_ram_8bit     ; work         ;
;       |altsyncram:altsyncram_component|           ; 42 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component                                                                              ; altsyncram                ; work         ;
;          |altsyncram_4pj1:auto_generated|         ; 42 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated                                               ; altsyncram_4pj1           ; work         ;
;             |decode_rsa:decode2|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|decode_rsa:decode2                            ; decode_rsa                ; work         ;
;             |mux_bnb:mux3|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|mux_bnb:mux3                                  ; mux_bnb                   ; work         ;
;    |gaussian_3x3_gray8:gaussian_gray_inst|        ; 7699 (7699)         ; 10360 (10360)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst                                                                                                             ; gaussian_3x3_gray8        ; work         ;
;    |my_altpll:pll_inst|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|my_altpll:pll_inst                                                                                                                                ; my_altpll                 ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|my_altpll:pll_inst|altpll:altpll_component                                                                                                        ; altpll                    ; work         ;
;          |my_altpll_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|my_altpll:pll_inst|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                        ; my_altpll_altpll          ; work         ;
;    |ov7670_capture:capture_inst|                  ; 4543 (4543)         ; 6196 (6196)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_capture:capture_inst                                                                                                                       ; ov7670_capture            ; work         ;
;    |ov7670_controller:camera_ctrl|                ; 108 (0)             ; 79 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_controller:camera_ctrl                                                                                                                     ; ov7670_controller         ; work         ;
;       |i2c_sender:i2c_inst|                       ; 95 (95)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst                                                                                                 ; i2c_sender                ; work         ;
;       |ov7670_registers:reg_inst|                 ; 13 (13)             ; 8 (8)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_controller:camera_ctrl|ov7670_registers:reg_inst                                                                                           ; ov7670_registers          ; work         ;
;          |altsyncram:WideOr0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0                                                                  ; altsyncram                ; work         ;
;             |altsyncram_n001:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated                                   ; altsyncram_n001           ; work         ;
;    |rgb_to_hsv:rgb_to_hsv_inst|                   ; 600 (178)           ; 220 (220)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst                                                                                                                        ; rgb_to_hsv                ; work         ;
;       |lpm_divide:Div0|                           ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0                                                                                                        ; lpm_divide                ; work         ;
;          |lpm_divide_6jm:auto_generated|          ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                                          ; lpm_divide_6jm            ; work         ;
;             |sign_div_unsign_ulh:divider|         ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                              ; sign_div_unsign_ulh       ; work         ;
;                |alt_u_div_g7f:divider|            ; 190 (190)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                        ; alt_u_div_g7f             ; work         ;
;       |lpm_divide:Div1|                           ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1                                                                                                        ; lpm_divide                ; work         ;
;          |lpm_divide_gkm:auto_generated|          ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1|lpm_divide_gkm:auto_generated                                                                          ; lpm_divide_gkm            ; work         ;
;             |sign_div_unsign_8nh:divider|         ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                              ; sign_div_unsign_8nh       ; work         ;
;                |alt_u_div_4af:divider|            ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                        ; alt_u_div_4af             ; work         ;
;       |lpm_mult:Mult0|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0                                                                                                         ; lpm_mult                  ; work         ;
;          |multcore:mult_core|                     ; 24 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore                  ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                  ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub               ; work         ;
;                   |add_sub_h9h:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h               ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh               ; work         ;
;       |lpm_mult:Mult1|                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1                                                                                                         ; lpm_mult                  ; work         ;
;          |multcore:mult_core|                     ; 23 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore                  ; work         ;
;             |mpar_add:padder|                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                  ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub               ; work         ;
;                   |add_sub_h9h:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h               ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh               ; work         ;
;       |lpm_mult:Mult2|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2                                                                                                         ; lpm_mult                  ; work         ;
;          |multcore:mult_core|                     ; 24 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore                  ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                  ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub               ; work         ;
;                   |add_sub_h9h:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h               ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub               ; work         ;
;                      |add_sub_fkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh               ; work         ;
;    |sobel_3x3_gray8:sobel_inst|                   ; 8681 (8681)         ; 10435 (10435)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|sobel_3x3_gray8:sobel_inst                                                                                                                        ; sobel_3x3_gray8           ; work         ;
;    |vga_640:vga_inst|                             ; 77 (77)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_top|vga_640:vga_inst                                                                                                                                  ; vga_640                   ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 2            ; 18           ; 2            ; 18           ; 36      ; None                         ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None                         ;
; frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144  ; None                         ;
; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 11264        ; 8            ; 11264        ; 8            ; 90112   ; None                         ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None                         ;
; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; cam.digital_cam_top0.rtl.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |digital_cam_top|frame_buffer_ram:buffer_ram1     ; frame_buffer_ram.v     ;
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |digital_cam_top|frame_buffer_ram_11k:buffer_ram2 ; frame_buffer_ram_11k.v ;
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |digital_cam_top|my_altpll:pll_inst               ; my_altpll.v            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digital_cam_top|active_filter_mode                                                                                                                                                                           ;
+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                           ; active_filter_mode.MODE_BG_SUB ; active_filter_mode.MODE_COLOR ; active_filter_mode.MODE_CANNY ; active_filter_mode.MODE_SOBEL ; active_filter_mode.MODE_GRAY ; active_filter_mode.MODE_ORIG ;
+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
; active_filter_mode.MODE_ORIG   ; 0                              ; 0                             ; 0                             ; 0                             ; 0                            ; 0                            ;
; active_filter_mode.MODE_GRAY   ; 0                              ; 0                             ; 0                             ; 0                             ; 1                            ; 1                            ;
; active_filter_mode.MODE_SOBEL  ; 0                              ; 0                             ; 0                             ; 1                             ; 0                            ; 1                            ;
; active_filter_mode.MODE_CANNY  ; 0                              ; 0                             ; 1                             ; 0                             ; 0                            ; 1                            ;
; active_filter_mode.MODE_COLOR  ; 0                              ; 1                             ; 0                             ; 0                             ; 0                            ; 1                            ;
; active_filter_mode.MODE_BG_SUB ; 1                              ; 0                             ; 0                             ; 0                             ; 0                            ; 1                            ;
+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digital_cam_top|IR_RECEVER:ir_inst|state                                                                      ;
+--------------------+--------------------+------------------+-----------------+------------------+-----------------+------------+
; Name               ; state.PROCESS_DATA ; state.DATA_SPACE ; state.DATA_MARK ; state.LEAD_SPACE ; state.LEAD_MARK ; state.IDLE ;
+--------------------+--------------------+------------------+-----------------+------------------+-----------------+------------+
; state.IDLE         ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0          ;
; state.LEAD_MARK    ; 0                  ; 0                ; 0               ; 0                ; 1               ; 1          ;
; state.LEAD_SPACE   ; 0                  ; 0                ; 0               ; 1                ; 0               ; 1          ;
; state.DATA_MARK    ; 0                  ; 0                ; 1               ; 0                ; 0               ; 1          ;
; state.DATA_SPACE   ; 0                  ; 1                ; 0               ; 0                ; 0               ; 1          ;
; state.PROCESS_DATA ; 1                  ; 0                ; 0               ; 0                ; 0               ; 1          ;
+--------------------+--------------------+------------------+-----------------+------------------+-----------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                ; Reason for Removal                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; color_tracker:color_tracker_inst|h_min1[0,6]                                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|h_max1[1..3]                                                                                ; Stuck at VCC due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|h_min2[0..3]                                                                                ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|s_min[0,1,5]                                                                                ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|v_min[7]                                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|v_min[6]                                                                                    ; Stuck at VCC due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|v_min[5]                                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|v_min[1]                                                                                    ; Stuck at VCC due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|v_min[0]                                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|r_s0[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_s0[0,1]                                                                                         ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s0[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[1]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmin_s1[1]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s1[1]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|r_s1[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_s1[0,1]                                                                                         ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s1[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s2[1]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmax_s2[1]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|r_s2[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_s2[0,1]                                                                                         ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s2[0..2]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s3[1]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s4[1]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|h_den[0]                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s5[1]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_out[1]                                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[0]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmin_s1[0]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s1[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s2[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|cmax_s2[0]                                                                                        ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s3[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s4[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_s5[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|v_out[0]                                                                                          ; Stuck at VCC due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s2[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s3[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|r_m_g_s3[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_m_b_s3[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[0]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|h_den[1]                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_m_b_s3[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; gaussian_3x3_gray8:gaussian_gray_inst|vsync_prev                                                                             ; Merged with vsync_prev_display                                           ;
; canny_3x3_gray8:canny_inst|vsync_prev                                                                                        ; Merged with vsync_prev_display                                           ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|address_reg_b[2]                 ; Merged with rdaddress_d1[15]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|address_reg_b[2]         ; Merged with rdaddress_d1[15]                                             ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|address_reg_b[1]                 ; Merged with rdaddress_d1[14]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|address_reg_b[1]         ; Merged with rdaddress_d1[14]                                             ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|address_reg_b[0]                 ; Merged with rdaddress_d1[13]                                             ;
; frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|address_reg_b[0]             ; Merged with rdaddress_d1[13]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|address_reg_b[0]         ; Merged with rdaddress_d1[13]                                             ;
; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|address_reg_b[0]     ; Merged with rdaddress_d1[13]                                             ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|out_address_reg_b[2]             ; Merged with rdaddress_d2[15]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|out_address_reg_b[2]     ; Merged with rdaddress_d2[15]                                             ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|out_address_reg_b[1]             ; Merged with rdaddress_d2[14]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|out_address_reg_b[1]     ; Merged with rdaddress_d2[14]                                             ;
; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|out_address_reg_b[0]             ; Merged with rdaddress_d2[13]                                             ;
; frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|out_address_reg_b[0]         ; Merged with rdaddress_d2[13]                                             ;
; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|out_address_reg_b[0]     ; Merged with rdaddress_d2[13]                                             ;
; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|out_address_reg_b[0] ; Merged with rdaddress_d2[13]                                             ;
; sobel_3x3_gray8:sobel_inst|active_prev                                                                                       ; Merged with adaptive_background:adaptive_bg_inst|active_p1               ;
; canny_3x3_gray8:canny_inst|active_prev                                                                                       ; Merged with adaptive_background:adaptive_bg_inst|active_p1               ;
; color_tracker:color_tracker_inst|h_min1[1]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[7]                   ;
; color_tracker:color_tracker_inst|h_max1[4,7]                                                                                 ; Merged with color_tracker:color_tracker_inst|h_min1[7]                   ;
; color_tracker:color_tracker_inst|h_min1[3]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[5]                   ;
; color_tracker:color_tracker_inst|h_max1[6]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[5]                   ;
; color_tracker:color_tracker_inst|h_max1[0]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[4]                   ;
; color_tracker:color_tracker_inst|h_min1[2]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[4]                   ;
; color_tracker:color_tracker_inst|h_max1[5]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[4]                   ;
; color_tracker:color_tracker_inst|h_min2[4..6]                                                                                ; Merged with color_tracker:color_tracker_inst|h_min2[7]                   ;
; color_tracker:color_tracker_inst|h_max2[0..6]                                                                                ; Merged with color_tracker:color_tracker_inst|h_max2[7]                   ;
; color_tracker:color_tracker_inst|s_min[2,3]                                                                                  ; Merged with color_tracker:color_tracker_inst|s_min[7]                    ;
; color_tracker:color_tracker_inst|v_min[3,4]                                                                                  ; Merged with color_tracker:color_tracker_inst|s_min[7]                    ;
; color_tracker:color_tracker_inst|use_wrap_around                                                                             ; Merged with color_tracker:color_tracker_inst|s_min[7]                    ;
; color_tracker:color_tracker_inst|s_min[4,6]                                                                                  ; Merged with color_tracker:color_tracker_inst|s_min[7]                    ;
; color_tracker:color_tracker_inst|v_min[2]                                                                                    ; Merged with color_tracker:color_tracker_inst|s_min[7]                    ;
; gaussian_3x3_gray8:gaussian_gray_inst|active_prev                                                                            ; Merged with rgb_to_hsv:rgb_to_hsv_inst|valid_s0                          ;
; canny_3x3_gray8:canny_inst|pixel_out[0..6]                                                                                   ; Merged with canny_3x3_gray8:canny_inst|pixel_out[7]                      ;
; sobel_3x3_gray8:sobel_inst|pixel_out[0..6]                                                                                   ; Merged with sobel_3x3_gray8:sobel_inst|pixel_out[7]                      ;
; color_tracker:color_tracker_inst|h_min2[7]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_max2[7]                   ;
; color_tracker:color_tracker_inst|s_min[7]                                                                                    ; Merged with color_tracker:color_tracker_inst|h_max2[7]                   ;
; vsync_prev_pclk                                                                                                              ; Merged with ov7670_capture:capture_inst|vsync_d                          ;
; rgb_to_hsv:rgb_to_hsv_inst|h_num[0]                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s2[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|delta_s3[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|r_m_g_s3[1]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[2]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|h_den[2]                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; rgb_to_hsv:rgb_to_hsv_inst|h_num[1,2]                                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; color_tracker:color_tracker_inst|h_max2[7]                                                                                   ; Merged with color_tracker:color_tracker_inst|h_min1[4]                   ;
; rgb_to_hsv:rgb_to_hsv_inst|g_m_b_s3[2]                                                                                       ; Merged with rgb_to_hsv:rgb_to_hsv_inst|r_m_g_s3[2]                       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[0]                                                                 ; Stuck at VCC due to stuck port data_in                                   ;
; sobel_3x3_gray8:sobel_inst|x_d5[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|x_d4[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|x_d3[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|x_d2[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|x_d1[0]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_out[0]                                                                                          ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s5[0]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s4[0]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s3[0]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s2[0]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_out[1]                                                                                          ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s5[1]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s4[1]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s3[1]                                                                                           ; Lost fanout                                                              ;
; rgb_to_hsv:rgb_to_hsv_inst|s_s2[1]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|y_d5[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|y_d4[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|y_d3[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|y_d2[0]                                                                                           ; Lost fanout                                                              ;
; sobel_3x3_gray8:sobel_inst|y_d1[0]                                                                                           ; Lost fanout                                                              ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[1]                                                                 ; Merged with ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[0] ;
; active_filter_mode~2                                                                                                         ; Lost fanout                                                              ;
; active_filter_mode~3                                                                                                         ; Lost fanout                                                              ;
; active_filter_mode~4                                                                                                         ; Lost fanout                                                              ;
; IR_RECEVER:ir_inst|state~10                                                                                                  ; Lost fanout                                                              ;
; IR_RECEVER:ir_inst|state~11                                                                                                  ; Lost fanout                                                              ;
; IR_RECEVER:ir_inst|state~12                                                                                                  ; Lost fanout                                                              ;
; IR_RECEVER:ir_inst|state~13                                                                                                  ; Lost fanout                                                              ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[2]                                                                 ; Merged with ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[1] ;
; Total Number of Removed Registers = 174                                                                                      ;                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; rgb_to_hsv:rgb_to_hsv_inst|r_s0[2]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[1], rgb_to_hsv:rgb_to_hsv_inst|cmin_s1[1],   ;
;                                           ; due to stuck port data_in ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[1], rgb_to_hsv:rgb_to_hsv_inst|r_s1[2],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[1], rgb_to_hsv:rgb_to_hsv_inst|cmax_s2[1],      ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|r_s2[2], rgb_to_hsv:rgb_to_hsv_inst|v_s3[1],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[1], rgb_to_hsv:rgb_to_hsv_inst|v_s5[1],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_out[1], rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[0],     ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|cmin_s1[0], rgb_to_hsv:rgb_to_hsv_inst|v_s1[0],      ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[0], rgb_to_hsv:rgb_to_hsv_inst|cmax_s2[0],      ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_s3[0], rgb_to_hsv:rgb_to_hsv_inst|v_s4[0],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|v_s5[0], rgb_to_hsv:rgb_to_hsv_inst|v_out[0],        ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[0], rgb_to_hsv:rgb_to_hsv_inst|delta_s2[0], ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|delta_s3[0], rgb_to_hsv:rgb_to_hsv_inst|r_m_g_s3[0], ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[0], rgb_to_hsv:rgb_to_hsv_inst|h_den[1],    ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[1], rgb_to_hsv:rgb_to_hsv_inst|delta_s1[1], ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|delta_s2[1], rgb_to_hsv:rgb_to_hsv_inst|delta_s3[1], ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|r_m_g_s3[1], rgb_to_hsv:rgb_to_hsv_inst|b_m_r_s3[2], ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|h_den[2], rgb_to_hsv:rgb_to_hsv_inst|h_num[2]        ;
; color_tracker:color_tracker_inst|s_min[5] ; Stuck at GND              ; rgb_to_hsv:rgb_to_hsv_inst|s_out[0], rgb_to_hsv:rgb_to_hsv_inst|s_s5[0],        ;
;                                           ; due to stuck port data_in ; rgb_to_hsv:rgb_to_hsv_inst|s_s4[0], rgb_to_hsv:rgb_to_hsv_inst|s_s3[0],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[0], rgb_to_hsv:rgb_to_hsv_inst|s_out[1],        ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|s_s5[1], rgb_to_hsv:rgb_to_hsv_inst|s_s4[1],         ;
;                                           ;                           ; rgb_to_hsv:rgb_to_hsv_inst|s_s3[1], rgb_to_hsv:rgb_to_hsv_inst|s_s2[1]          ;
; rgb_to_hsv:rgb_to_hsv_inst|g_s0[1]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|g_s1[1], rgb_to_hsv:rgb_to_hsv_inst|g_s2[1],         ;
;                                           ; due to stuck port data_in ; rgb_to_hsv:rgb_to_hsv_inst|g_m_b_s3[0], rgb_to_hsv:rgb_to_hsv_inst|g_m_b_s3[1]  ;
; sobel_3x3_gray8:sobel_inst|x_d5[0]        ; Lost Fanouts              ; sobel_3x3_gray8:sobel_inst|x_d4[0], sobel_3x3_gray8:sobel_inst|x_d3[0],         ;
;                                           ;                           ; sobel_3x3_gray8:sobel_inst|x_d2[0], sobel_3x3_gray8:sobel_inst|x_d1[0]          ;
; sobel_3x3_gray8:sobel_inst|y_d5[0]        ; Lost Fanouts              ; sobel_3x3_gray8:sobel_inst|y_d4[0], sobel_3x3_gray8:sobel_inst|y_d3[0],         ;
;                                           ;                           ; sobel_3x3_gray8:sobel_inst|y_d2[0], sobel_3x3_gray8:sobel_inst|y_d1[0]          ;
; rgb_to_hsv:rgb_to_hsv_inst|r_s0[1]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|r_s1[1], rgb_to_hsv:rgb_to_hsv_inst|r_s2[1]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
; rgb_to_hsv:rgb_to_hsv_inst|r_s0[0]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|r_s1[0], rgb_to_hsv:rgb_to_hsv_inst|r_s2[0]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
; rgb_to_hsv:rgb_to_hsv_inst|g_s0[0]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|g_s1[0], rgb_to_hsv:rgb_to_hsv_inst|g_s2[0]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s0[2]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|b_s1[2], rgb_to_hsv:rgb_to_hsv_inst|b_s2[2]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s0[1]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|b_s1[1], rgb_to_hsv:rgb_to_hsv_inst|b_s2[1]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
; rgb_to_hsv:rgb_to_hsv_inst|b_s0[0]        ; Stuck at VCC              ; rgb_to_hsv:rgb_to_hsv_inst|b_s1[0], rgb_to_hsv:rgb_to_hsv_inst|b_s2[0]          ;
;                                           ; due to stuck port data_in ;                                                                                 ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49819 ;
; Number of registers using Synchronous Clear  ; 226   ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49158 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; vsync_prev_display                                            ; 52      ;
; sobel_threshold_btn[6]                                        ; 6       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[0]  ; 4       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[31] ; 1       ;
; IR_RECEVER:ir_inst|pre_data_save[0]                           ; 15      ;
; IR_RECEVER:ir_inst|pre_data_save[1]                           ; 3       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[30] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[29] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[28] ; 1       ;
; bg_sub_threshold_btn[5]                                       ; 5       ;
; bg_sub_threshold_btn[3]                                       ; 5       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[27] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[26] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[25] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[24] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[23] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[22] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[21] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[20] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[19] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[18] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[17] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[16] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[15] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[14] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[13] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[12] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[11] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[10] ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[9]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[8]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[7]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[6]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[5]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[4]  ; 1       ;
; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[3]  ; 1       ;
; Total number of inverted registers = 36                       ;         ;
+---------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+
; Register Name                                                          ; Megafunction                                                          ; Type       ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+
; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|command[0..15] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|WideOr0_rtl_0 ; ROM        ;
; adaptive_background:adaptive_bg_inst|load_frame_p3                     ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; adaptive_background:adaptive_bg_inst|load_frame_p2                     ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; adaptive_background:adaptive_bg_inst|load_frame_p1                     ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; bg_load_active_delayed[2]                                              ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; adaptive_background:adaptive_bg_inst|addr_p3[0..16]                    ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; adaptive_background:adaptive_bg_inst|addr_p2[0..16]                    ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; adaptive_background:adaptive_bg_inst|addr_p1[0..16]                    ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
; rdaddress_delayed[2][0..16]                                            ; bg_load_active_delayed_rtl_0                                          ; SHIFT_TAPS ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[2]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[6]  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|mag_l2_0[5]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|dir_s2[0]                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|y_coord[8]                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|mag_sum_s1[4]                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|row[9]                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|h_num[6]                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|wr_addr[7]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|byte_phase                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|decim_v[1]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|src_v[2]                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |digital_cam_top|btn_counter[7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst|row[2]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[6]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|cmin_s1[4]                         ;
; 4:1                ; 50 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|mag_l1_2[6]                        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|cur_sr1[6]                         ;
; 4:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|l1_1[0]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|x_coord[8]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst|pixel_out[2]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst|h_out[7]                           ;
; 4:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst|cur_0[6]                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|col[9]                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst|col[8]                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|src_h[9]                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |digital_cam_top|ov7670_capture:capture_inst|decim_h[3]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|canny_3x3_gray8:canny_inst|mag_s2[2]                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|gy_abs[9]                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|gx_abs[4]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|rddata_bg_delayed[0][5]                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |digital_cam_top|sobel_threshold_btn[2]                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |digital_cam_top|bg_sub_threshold_btn[0]                                       ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |digital_cam_top|color_track_select[0]                                         ;
; 15:1               ; 20 bits   ; 200 LEs       ; 20 LEs               ; 180 LEs                ; Yes        ; |digital_cam_top|IR_RECEVER:ir_inst|count[19]                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[31] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[18] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_top|bg_sub_threshold_btn[3]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|canny_3x3_gray8:canny_inst|nb_b[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|lb0                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|lb0.raddr_b[5]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|mid_x2[2]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|selT_x1[7]                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|g_888[3]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|sobel_3x3_gray8:sobel_inst|selT_x2[3]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|vga_b                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |digital_cam_top|vga_r                                                         ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 24 LEs               ; 1002 LEs               ; No         ; |digital_cam_top|active_filter_mode                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_RECEVER:ir_inst ;
+----------------+--------+---------------------------------------+
; Parameter Name ; Value  ; Type                                  ;
+----------------+--------+---------------------------------------+
; TIME_9MS_MAX   ; 470000 ; Signed Integer                        ;
; TIME_9MS_MIN   ; 420000 ; Signed Integer                        ;
; TIME_4_5MS_MAX ; 250000 ; Signed Integer                        ;
; TIME_4_5MS_MIN ; 200000 ; Signed Integer                        ;
; TIME_800US     ; 40000  ; Signed Integer                        ;
+----------------+--------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gaussian_3x3_gray8:gaussian_gray_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_3x3_gray8:sobel_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                                 ;
; IMG_HEIGHT     ; 480   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: canny_3x3_gray8:canny_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; IMG_WIDTH      ; 640   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_to_hsv:rgb_to_hsv_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_tracker:color_tracker_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adaptive_background:adaptive_bg_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ADDR_WIDTH     ; 17    ; Signed Integer                                           ;
; PIXEL_WIDTH    ; 8     ; Signed Integer                                           ;
; SHIFT_LG2      ; 4     ; Signed Integer                                           ;
; FG_SHIFT_LG2   ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_controller:camera_ctrl ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; CAMERA_ADDR    ; 01000010 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_capture:capture_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SRC_H          ; 640   ; Signed Integer                                  ;
; SRC_V          ; 480   ; Signed Integer                                  ;
; DST_H          ; 320   ; Signed Integer                                  ;
; DST_V          ; 240   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_2sj1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_orj1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                        ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_4pj1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 11264                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                            ;
; NUMWORDS_B                         ; 11264                ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_aoj1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                          ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                       ;
; WIDTH_A                            ; 16                           ; Untyped                                                       ;
; WIDTHAD_A                          ; 8                            ; Untyped                                                       ;
; NUMWORDS_A                         ; 256                          ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                       ;
; WIDTH_B                            ; 1                            ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                       ;
; INIT_FILE                          ; cam.digital_cam_top0.rtl.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n001              ; Untyped                                                       ;
+------------------------------------+------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:bg_load_active_delayed_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                      ;
+----------------+----------------+-----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                   ;
; TAP_DISTANCE   ; 4              ; Untyped                                                   ;
; WIDTH          ; 18             ; Untyped                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                   ;
; CBXI_PARAMETER ; shift_taps_s6m ; Untyped                                                   ;
+----------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                           ;
; LPM_WIDTHD             ; 11             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 9            ; Untyped                    ;
; LPM_WIDTHB                                     ; 7            ; Untyped                    ;
; LPM_WIDTHP                                     ; 16           ; Untyped                    ;
; LPM_WIDTHR                                     ; 16           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 9            ; Untyped                    ;
; LPM_WIDTHB                                     ; 7            ; Untyped                    ;
; LPM_WIDTHP                                     ; 16           ; Untyped                    ;
; LPM_WIDTHR                                     ; 16           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 9            ; Untyped                    ;
; LPM_WIDTHB                                     ; 7            ; Untyped                    ;
; LPM_WIDTHP                                     ; 16           ; Untyped                    ;
; LPM_WIDTHR                                     ; 16           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                           ;
; LPM_WIDTHD             ; 8              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; my_altpll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                ;
; Entity Instance                           ; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 16                                                                               ;
;     -- NUMWORDS_B                         ; 65536                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 16                                                                               ;
;     -- NUMWORDS_B                         ; 16384                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 11264                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 11264                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                     ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; altshift_taps:bg_load_active_delayed_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                          ;
;     -- TAP_DISTANCE        ; 4                                          ;
;     -- WIDTH               ; 18                                         ;
+----------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 3                                         ;
; Entity Instance                       ; rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 9                                         ;
;     -- LPM_WIDTHB                     ; 7                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                         ;
;     -- LPM_WIDTHB                     ; 7                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                         ;
;     -- LPM_WIDTHB                     ; 7                                         ;
;     -- LPM_WIDTHP                     ; 16                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:camera_ctrl|i2c_sender:i2c_inst" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                    ;
; id[7]    ; Input ; Info     ; Stuck at GND                                    ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                    ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                    ;
; id[0]    ; Input ; Info     ; Stuck at GND                                    ;
+----------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_altpll:pll_inst"                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adaptive_background:adaptive_bg_inst"                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; enable       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; fg_pixel_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_tracker:color_tracker_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "rgb_to_hsv:rgb_to_hsv_inst" ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; rst_n      ; Input ; Info     ; Stuck at VCC           ;
; r_in[2..0] ; Input ; Info     ; Stuck at VCC           ;
; g_in[1..0] ; Input ; Info     ; Stuck at VCC           ;
; b_in[2..0] ; Input ; Info     ; Stuck at VCC           ;
+------------+-------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "canny_3x3_gray8:canny_inst" ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; threshold_low[4..3]  ; Input ; Info     ; Stuck at VCC ;
; threshold_low[7..5]  ; Input ; Info     ; Stuck at GND ;
; threshold_low[2..0]  ; Input ; Info     ; Stuck at GND ;
; threshold_high[5..0] ; Input ; Info     ; Stuck at GND ;
; threshold_high[7]    ; Input ; Info     ; Stuck at GND ;
; threshold_high[6]    ; Input ; Info     ; Stuck at VCC ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "sobel_3x3_gray8:sobel_inst" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "gaussian_3x3_gray8:gaussian_gray_inst" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 49819                       ;
;     CLR               ; 9                           ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 48987                       ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA SCLR          ; 120                         ;
;     ENA SLD           ; 23                          ;
;     SCLR              ; 64                          ;
;     SCLR SLD          ; 22                          ;
;     SLD               ; 1                           ;
;     plain             ; 560                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 39016                       ;
;     arith             ; 1075                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 376                         ;
;         3 data inputs ; 696                         ;
;     normal            ; 37941                       ;
;         0 data inputs ; 64                          ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 1278                        ;
;         3 data inputs ; 2180                        ;
;         4 data inputs ; 34356                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 274                         ;
;                       ;                             ;
; Max LUT depth         ; 35.30                       ;
; Average LUT depth     ; 9.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Oct 27 23:44:59 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cam -c cam
Info (20032): Parallel compilation is enabled and will use up to 10 processors
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer_ram_8bit.v
    Info (12023): Found entity 1: frame_buffer_ram_8bit File: C:/altera/project/cam/frame_buffer_ram_8bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer_ram_11k_8bit.v
    Info (12023): Found entity 1: frame_buffer_ram_11k_8bit File: C:/altera/project/cam/frame_buffer_ram_11k_8bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adaptive_background.v
    Info (12023): Found entity 1: adaptive_background File: C:/altera/project/cam/adaptive_background.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ir_recever.v
    Info (12023): Found entity 1: IR_RECEVER File: C:/altera/project/cam/IR_RECEVER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_tracker.v
    Info (12023): Found entity 1: color_tracker File: C:/altera/project/cam/color_tracker.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rgb_to_hsv.v
    Info (12023): Found entity 1: rgb_to_hsv File: C:/altera/project/cam/rgb_to_hsv.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga_640.v
    Info (12023): Found entity 1: vga_640 File: C:/altera/project/cam/vga_640.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file canny_3x3_gray8.v
    Info (12023): Found entity 1: canny_3x3_gray8 File: C:/altera/project/cam/canny_3x3_gray8.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sobel_3x3_gray8.v
    Info (12023): Found entity 1: sobel_3x3_gray8 File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file gaussian_3x3_gray8.v
    Info (12023): Found entity 1: gaussian_3x3_gray8 File: C:/altera/project/cam/gaussian_3x3_gray8.v Line: 8
Info (12021): Found 3 design units, including 3 entities, in source file ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/altera/project/cam/ov7670_controller.v Line: 3
    Info (12023): Found entity 2: i2c_sender File: C:/altera/project/cam/ov7670_controller.v Line: 53
    Info (12023): Found entity 3: ov7670_registers File: C:/altera/project/cam/ov7670_controller.v Line: 121
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_capture.v
    Info (12023): Found entity 1: ov7670_capture File: C:/altera/project/cam/ov7670_capture.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file digital_cam_top.v
    Info (12023): Found entity 1: digital_cam_top File: C:/altera/project/cam/digital_cam_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_altpll.v
    Info (12023): Found entity 1: my_altpll File: C:/altera/project/cam/my_altpll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer_ram.v
    Info (12023): Found entity 1: frame_buffer_ram File: C:/altera/project/cam/frame_buffer_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer_ram_11k.v
    Info (12023): Found entity 1: frame_buffer_ram_11k File: C:/altera/project/cam/frame_buffer_ram_11k.v Line: 40
Info (12127): Elaborating entity "digital_cam_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at digital_cam_top.v(377): truncated value with size 9 to match size of target (8) File: C:/altera/project/cam/digital_cam_top.v Line: 377
Info (12128): Elaborating entity "IR_RECEVER" for hierarchy "IR_RECEVER:ir_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at IR_RECEVER.v(31): object "received_data" assigned a value but never read File: C:/altera/project/cam/IR_RECEVER.v Line: 31
Warning (10230): Verilog HDL assignment warning at IR_RECEVER.v(75): truncated value with size 32 to match size of target (20) File: C:/altera/project/cam/IR_RECEVER.v Line: 75
Warning (10230): Verilog HDL assignment warning at IR_RECEVER.v(88): truncated value with size 32 to match size of target (20) File: C:/altera/project/cam/IR_RECEVER.v Line: 88
Warning (10230): Verilog HDL assignment warning at IR_RECEVER.v(101): truncated value with size 32 to match size of target (20) File: C:/altera/project/cam/IR_RECEVER.v Line: 101
Warning (10230): Verilog HDL assignment warning at IR_RECEVER.v(118): truncated value with size 32 to match size of target (5) File: C:/altera/project/cam/IR_RECEVER.v Line: 118
Warning (10230): Verilog HDL assignment warning at IR_RECEVER.v(121): truncated value with size 32 to match size of target (20) File: C:/altera/project/cam/IR_RECEVER.v Line: 121
Info (12128): Elaborating entity "gaussian_3x3_gray8" for hierarchy "gaussian_3x3_gray8:gaussian_gray_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 395
Warning (10230): Verilog HDL assignment warning at gaussian_3x3_gray8.v(114): truncated value with size 32 to match size of target (12) File: C:/altera/project/cam/gaussian_3x3_gray8.v Line: 114
Info (12128): Elaborating entity "sobel_3x3_gray8" for hierarchy "sobel_3x3_gray8:sobel_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 413
Warning (10036): Verilog HDL or VHDL warning at sobel_3x3_gray8.v(95): object "pix_d5" assigned a value but never read File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at sobel_3x3_gray8.v(122): object "top_sr2" assigned a value but never read File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at sobel_3x3_gray8.v(123): object "mid_sr2" assigned a value but never read File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at sobel_3x3_gray8.v(124): object "cur_sr2" assigned a value but never read File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 124
Warning (10036): Verilog HDL or VHDL warning at sobel_3x3_gray8.v(213): object "g11" assigned a value but never read File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 213
Info (12128): Elaborating entity "canny_3x3_gray8" for hierarchy "canny_3x3_gray8:canny_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(20): object "_unused_addr" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(98): object "p11" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(207): object "dir_line2" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(213): object "dir_mid2" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(215): object "col_s3" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at canny_3x3_gray8.v(216): object "row_s3" assigned a value but never read File: C:/altera/project/cam/canny_3x3_gray8.v Line: 216
Info (12128): Elaborating entity "rgb_to_hsv" for hierarchy "rgb_to_hsv:rgb_to_hsv_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 443
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(168): truncated value with size 16 to match size of target (8) File: C:/altera/project/cam/rgb_to_hsv.v Line: 168
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(234): truncated value with size 32 to match size of target (16) File: C:/altera/project/cam/rgb_to_hsv.v Line: 234
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(236): truncated value with size 32 to match size of target (16) File: C:/altera/project/cam/rgb_to_hsv.v Line: 236
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(238): truncated value with size 32 to match size of target (16) File: C:/altera/project/cam/rgb_to_hsv.v Line: 238
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(272): truncated value with size 16 to match size of target (9) File: C:/altera/project/cam/rgb_to_hsv.v Line: 272
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(283): truncated value with size 32 to match size of target (8) File: C:/altera/project/cam/rgb_to_hsv.v Line: 283
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(285): truncated value with size 32 to match size of target (8) File: C:/altera/project/cam/rgb_to_hsv.v Line: 285
Warning (10230): Verilog HDL assignment warning at rgb_to_hsv.v(287): truncated value with size 32 to match size of target (8) File: C:/altera/project/cam/rgb_to_hsv.v Line: 287
Info (12128): Elaborating entity "color_tracker" for hierarchy "color_tracker:color_tracker_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 457
Warning (10036): Verilog HDL or VHDL warning at color_tracker.v(63): object "h_in_s1" assigned a value but never read File: C:/altera/project/cam/color_tracker.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at color_tracker.v(63): object "s_in_s1" assigned a value but never read File: C:/altera/project/cam/color_tracker.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at color_tracker.v(63): object "v_in_s1" assigned a value but never read File: C:/altera/project/cam/color_tracker.v Line: 63
Info (12128): Elaborating entity "adaptive_background" for hierarchy "adaptive_background:adaptive_bg_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 480
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:pll_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 593
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:pll_inst|altpll:altpll_component" File: C:/altera/project/cam/my_altpll.v Line: 108
Info (12130): Elaborated megafunction instantiation "my_altpll:pll_inst|altpll:altpll_component" File: C:/altera/project/cam/my_altpll.v Line: 108
Info (12133): Instantiated megafunction "my_altpll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/altera/project/cam/my_altpll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: C:/altera/project/cam/db/my_altpll_altpll.v Line: 31
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:pll_inst|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_640" for hierarchy "vga_640:vga_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 604
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:camera_ctrl" File: C:/altera/project/cam/digital_cam_top.v Line: 623
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:camera_ctrl|i2c_sender:i2c_inst" File: C:/altera/project/cam/ov7670_controller.v Line: 39
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:camera_ctrl|ov7670_registers:reg_inst" File: C:/altera/project/cam/ov7670_controller.v Line: 48
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:capture_inst" File: C:/altera/project/cam/digital_cam_top.v Line: 634
Info (12128): Elaborating entity "frame_buffer_ram" for hierarchy "frame_buffer_ram:buffer_ram1" File: C:/altera/project/cam/digital_cam_top.v Line: 645
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram.v Line: 91
Info (12133): Instantiated megafunction "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/project/cam/frame_buffer_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sj1.tdf
    Info (12023): Found entity 1: altsyncram_2sj1 File: C:/altera/project/cam/db/altsyncram_2sj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2sj1" for hierarchy "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/altera/project/cam/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_rsa:decode2" File: C:/altera/project/cam/db/altsyncram_2sj1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/altera/project/cam/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_k8a:rden_decode_b" File: C:/altera/project/cam/db/altsyncram_2sj1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/altera/project/cam/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|mux_qob:mux3" File: C:/altera/project/cam/db/altsyncram_2sj1.tdf Line: 50
Info (12128): Elaborating entity "frame_buffer_ram_11k" for hierarchy "frame_buffer_ram_11k:buffer_ram2" File: C:/altera/project/cam/digital_cam_top.v Line: 655
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_11k.v Line: 91
Info (12130): Elaborated megafunction instantiation "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_11k.v Line: 91
Info (12133): Instantiated megafunction "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/project/cam/frame_buffer_ram_11k.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf
    Info (12023): Found entity 1: altsyncram_orj1 File: C:/altera/project/cam/db/altsyncram_orj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_orj1" for hierarchy "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/altera/project/cam/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_jsa:decode2" File: C:/altera/project/cam/db/altsyncram_orj1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/altera/project/cam/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_c8a:rden_decode_b" File: C:/altera/project/cam/db/altsyncram_orj1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/altera/project/cam/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|mux_iob:mux3" File: C:/altera/project/cam/db/altsyncram_orj1.tdf Line: 50
Info (12128): Elaborating entity "frame_buffer_ram_8bit" for hierarchy "frame_buffer_ram_8bit:bg_buffer_ram1" File: C:/altera/project/cam/digital_cam_top.v Line: 665
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_8bit.v Line: 91
Info (12130): Elaborated megafunction instantiation "frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_8bit.v Line: 91
Info (12133): Instantiated megafunction "frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/project/cam/frame_buffer_ram_8bit.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf
    Info (12023): Found entity 1: altsyncram_4pj1 File: C:/altera/project/cam/db/altsyncram_4pj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4pj1" for hierarchy "frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/altera/project/cam/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|mux_bnb:mux3" File: C:/altera/project/cam/db/altsyncram_4pj1.tdf Line: 50
Info (12128): Elaborating entity "frame_buffer_ram_11k_8bit" for hierarchy "frame_buffer_ram_11k_8bit:bg_buffer_ram2" File: C:/altera/project/cam/digital_cam_top.v Line: 675
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_11k_8bit.v Line: 91
Info (12130): Elaborated megafunction instantiation "frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component" File: C:/altera/project/cam/frame_buffer_ram_11k_8bit.v Line: 91
Info (12133): Instantiated megafunction "frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/project/cam/frame_buffer_ram_11k_8bit.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "11264"
    Info (12134): Parameter "numwords_b" = "11264"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf
    Info (12023): Found entity 1: altsyncram_aoj1 File: C:/altera/project/cam/db/altsyncram_aoj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_aoj1" for hierarchy "frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/altera/project/cam/db/mux_3nb.tdf Line: 23
Info (12128): Elaborating entity "mux_3nb" for hierarchy "frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_3nb:mux3" File: C:/altera/project/cam/db/altsyncram_aoj1.tdf Line: 50
Info (276014): Found 10 instances of uninferred RAM logic
    Info (276007): RAM logic "canny_3x3_gray8:canny_inst|mag_line2" is uninferred due to asynchronous read logic File: C:/altera/project/cam/canny_3x3_gray8.v Line: 205
    Info (276007): RAM logic "canny_3x3_gray8:canny_inst|mag_line1" is uninferred due to asynchronous read logic File: C:/altera/project/cam/canny_3x3_gray8.v Line: 204
    Info (276007): RAM logic "sobel_3x3_gray8:sobel_inst|lb1" is uninferred due to asynchronous read logic File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 118
    Info (276007): RAM logic "sobel_3x3_gray8:sobel_inst|lb0" is uninferred due to asynchronous read logic File: C:/altera/project/cam/sobel_3x3_gray8.v Line: 117
    Info (276007): RAM logic "canny_3x3_gray8:canny_inst|dir_line1" is uninferred due to asynchronous read logic File: C:/altera/project/cam/canny_3x3_gray8.v Line: 206
    Info (276007): RAM logic "canny_3x3_gray8:canny_inst|line2" is uninferred due to asynchronous read logic File: C:/altera/project/cam/canny_3x3_gray8.v Line: 48
    Info (276007): RAM logic "canny_3x3_gray8:canny_inst|line1" is uninferred due to asynchronous read logic File: C:/altera/project/cam/canny_3x3_gray8.v Line: 47
    Info (276007): RAM logic "gaussian_3x3_gray8:gaussian_gray_inst|line1" is uninferred due to asynchronous read logic File: C:/altera/project/cam/gaussian_3x3_gray8.v Line: 49
    Info (276007): RAM logic "gaussian_3x3_gray8:gaussian_gray_inst|line2" is uninferred due to asynchronous read logic File: C:/altera/project/cam/gaussian_3x3_gray8.v Line: 50
    Info (276007): RAM logic "ov7670_capture:capture_inst|hpair_sum_prev" is uninferred due to asynchronous read logic File: C:/altera/project/cam/ov7670_capture.v Line: 47
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (19000): Inferred 2 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to cam.digital_cam_top0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "bg_load_active_delayed_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 18
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_to_hsv:rgb_to_hsv_inst|Div1" File: C:/altera/project/cam/rgb_to_hsv.v Line: 272
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb_to_hsv:rgb_to_hsv_inst|Mult2" File: C:/altera/project/cam/rgb_to_hsv.v Line: 238
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb_to_hsv:rgb_to_hsv_inst|Mult1" File: C:/altera/project/cam/rgb_to_hsv.v Line: 236
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb_to_hsv:rgb_to_hsv_inst|Mult0" File: C:/altera/project/cam/rgb_to_hsv.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_to_hsv:rgb_to_hsv_inst|Div0" File: C:/altera/project/cam/rgb_to_hsv.v Line: 168
Info (12130): Elaborated megafunction instantiation "ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "cam.digital_cam_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n001.tdf
    Info (12023): Found entity 1: altsyncram_n001 File: C:/altera/project/cam/db/altsyncram_n001.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altshift_taps:bg_load_active_delayed_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:bg_load_active_delayed_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s6m.tdf
    Info (12023): Found entity 1: shift_taps_s6m File: C:/altera/project/cam/db/shift_taps_s6m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3e81.tdf
    Info (12023): Found entity 1: altsyncram_3e81 File: C:/altera/project/cam/db/altsyncram_3e81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/altera/project/cam/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1" File: C:/altera/project/cam/rgb_to_hsv.v Line: 272
Info (12133): Instantiated megafunction "rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div1" with the following parameter: File: C:/altera/project/cam/rgb_to_hsv.v Line: 272
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm File: C:/altera/project/cam/db/lpm_divide_gkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: C:/altera/project/cam/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af File: C:/altera/project/cam/db/alt_u_div_4af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/altera/project/cam/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/altera/project/cam/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: C:/altera/project/cam/rgb_to_hsv.v Line: 238
Info (12133): Instantiated megafunction "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" with the following parameter: File: C:/altera/project/cam/rgb_to_hsv.v Line: 238
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/altera/project/cam/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/altera/project/cam/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1" File: C:/altera/project/cam/rgb_to_hsv.v Line: 236
Info (12133): Instantiated megafunction "rgb_to_hsv:rgb_to_hsv_inst|lpm_mult:Mult1" with the following parameter: File: C:/altera/project/cam/rgb_to_hsv.v Line: 236
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0" File: C:/altera/project/cam/rgb_to_hsv.v Line: 168
Info (12133): Instantiated megafunction "rgb_to_hsv:rgb_to_hsv_inst|lpm_divide:Div0" with the following parameter: File: C:/altera/project/cam/rgb_to_hsv.v Line: 168
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: C:/altera/project/cam/db/lpm_divide_6jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/altera/project/cam/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: C:/altera/project/cam/db/alt_u_div_g7f.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/altera/project/cam/IR_RECEVER.v Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_N" is stuck at VCC File: C:/altera/project/cam/digital_cam_top.v Line: 14
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/altera/project/cam/digital_cam_top.v Line: 25
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/altera/project/cam/digital_cam_top.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/project/cam/output_files/cam.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 88004 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 87680 logic cells
    Info (21064): Implemented 274 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 5443 megabytes
    Info: Processing ended: Mon Oct 27 23:46:30 2025
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/project/cam/output_files/cam.map.smsg.


