
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_wr_sync2[4]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: almost_full (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.46    0.00    0.00 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.53    0.53 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_bin_wr_sync[4] (net)
                  0.13    0.00    0.53 ^ _410_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    0.85 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _357_ (net)
                  0.11    0.00    0.85 v _411_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.13    0.31    1.15 ^ _411_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _360_ (net)
                  0.13    0.00    1.15 ^ _412_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    1.45 v _412_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _339_ (net)
                  0.12    0.00    1.45 v _421_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    1.78 ^ _421_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _365_ (net)
                  0.07    0.00    1.78 ^ _745_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.24    0.29    2.07 ^ _745_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _366_ (net)
                  0.24    0.00    2.07 ^ _418_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.09    2.16 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _338_ (net)
                  0.11    0.00    2.16 v _737_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.19    0.38    2.53 v _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _340_ (net)
                  0.19    0.00    2.53 v _732_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    2.72 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _334_ (net)
                  0.06    0.00    2.72 v _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.92 v _733_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _335_ (net)
                  0.09    0.00    2.92 v _734_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.13    3.05 ^ _734_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _336_ (net)
                  0.18    0.00    3.05 ^ _735_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.09    0.28    3.32 v _735_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _337_ (net)
                  0.09    0.00    3.32 v _736_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.14    0.26    0.48    3.80 v _736_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         net16 (net)
                  0.26    0.00    3.80 v output16/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.75    4.55 v output16/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.14    0.00    4.55 v almost_full (out)
                                  4.55   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.1118695735931396

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7542

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20911698043346405

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9373

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-02   7.11e-03   1.03e-07   2.59e-02  57.0%
Combinational          1.56e-02   4.00e-03   1.20e-07   1.96e-02  43.0%
Clock                  0.00e+00   0.00e+00   4.07e-07   4.07e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-02   1.11e-02   6.31e-07   4.55e-02 100.0%
                          75.6%      24.4%       0.0%
