--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "count_clk/clkfx" derived from  NET 
"count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS 
and duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1080 paths analyzed, 278 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.268ns.
--------------------------------------------------------------------------------

Paths for end point counter_1_12 (SLICE_X14Y43.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.476   counter_1<11>
                                                       counter_1_9
    SLICE_X14Y38.D1      net (fanout=2)        1.281   counter_1<9>
    SLICE_X14Y38.COUT    Topcyd                0.290   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.314   counter_1<15>
                                                       counter_1_12
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.656ns logic, 2.468ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_12 (FF)
  Destination:          counter_1_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_12 to counter_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.476   counter_1<15>
                                                       counter_1_12
    SLICE_X14Y39.A2      net (fanout=2)        1.229   counter_1<12>
    SLICE_X14Y39.BMUX    Topab                 0.565   _n0288_inv
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<4>
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.314   counter_1<15>
                                                       counter_1_12
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.692ns logic, 2.413ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p_count_data_1_7 (FF)
  Destination:          counter_1_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_count_data_1_7 to counter_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   p_count_data_1<7>
                                                       p_count_data_1_7
    SLICE_X14Y38.C1      net (fanout=1)        1.195   p_count_data_1<7>
    SLICE_X14Y38.COUT    Topcyc                0.325   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<2>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.314   counter_1<15>
                                                       counter_1_12
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.645ns logic, 2.382ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_15 (SLICE_X14Y43.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.476   counter_1<11>
                                                       counter_1_9
    SLICE_X14Y38.D1      net (fanout=2)        1.281   counter_1<9>
    SLICE_X14Y38.COUT    Topcyd                0.290   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.291   counter_1<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.633ns logic, 2.468ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_12 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_12 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.476   counter_1<15>
                                                       counter_1_12
    SLICE_X14Y39.A2      net (fanout=2)        1.229   counter_1<12>
    SLICE_X14Y39.BMUX    Topab                 0.565   _n0288_inv
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<4>
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.291   counter_1<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.669ns logic, 2.413ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p_count_data_1_7 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_count_data_1_7 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   p_count_data_1<7>
                                                       p_count_data_1_7
    SLICE_X14Y38.C1      net (fanout=1)        1.195   p_count_data_1<7>
    SLICE_X14Y38.COUT    Topcyc                0.325   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<2>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.291   counter_1<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.622ns logic, 2.382ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_14 (SLICE_X14Y43.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.BQ      Tcko                  0.476   counter_1<11>
                                                       counter_1_9
    SLICE_X14Y38.D1      net (fanout=2)        1.281   counter_1<9>
    SLICE_X14Y38.COUT    Topcyd                0.290   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.289   counter_1<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.631ns logic, 2.468ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_12 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_12 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.476   counter_1<15>
                                                       counter_1_12
    SLICE_X14Y39.A2      net (fanout=2)        1.229   counter_1<12>
    SLICE_X14Y39.BMUX    Topab                 0.565   _n0288_inv
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<4>
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.289   counter_1<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (1.667ns logic, 2.413ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p_count_data_1_7 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_count_data_1_7 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   p_count_data_1<7>
                                                       p_count_data_1_7
    SLICE_X14Y38.C1      net (fanout=1)        1.195   p_count_data_1<7>
    SLICE_X14Y38.COUT    Topcyc                0.325   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_lut<2>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_3_o_cy<3>
    SLICE_X14Y39.BMUX    Tcinb                 0.239   _n0288_inv
                                                       _n0288_inv1_cy1
    SLICE_X15Y40.B3      net (fanout=1)        0.612   counter_1[15]_p_count_data_1[15]_equal_3_o
    SLICE_X15Y40.BMUX    Tilo                  0.337   timing_on_1
                                                       trigger_1_trigger_1_MUX_23_o1
    SLICE_X14Y43.CE      net (fanout=5)        0.572   trigger_1_trigger_1_MUX_23_o
    SLICE_X14Y43.CLK     Tceck                 0.289   counter_1<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.620ns logic, 2.382ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_15 (SLICE_X18Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_15 (FF)
  Destination:          n_count_data_1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_15 to n_count_data_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.200   n_count_data_1<15>
                                                       n_count_data_1_15
    SLICE_X18Y39.D6      net (fanout=3)        0.034   n_count_data_1<15>
    SLICE_X18Y39.CLK     Tah         (-Th)    -0.190   n_count_data_1<15>
                                                       Mmux_n_count_data_1[15]_n_count_data_1[15]_mux_22_OUT71
                                                       n_count_data_1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_3 (SLICE_X14Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_3 (FF)
  Destination:          n_count_data_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_3 to n_count_data_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.200   n_count_data_1<3>
                                                       n_count_data_1_3
    SLICE_X14Y26.D6      net (fanout=3)        0.037   n_count_data_1<3>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.190   n_count_data_1<3>
                                                       Mmux_n_count_data_1[15]_n_count_data_1[15]_mux_22_OUT101
                                                       n_count_data_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_11 (SLICE_X18Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_11 (FF)
  Destination:          n_count_data_1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_11 to n_count_data_1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.DQ      Tcko                  0.200   n_count_data_1<11>
                                                       n_count_data_1_11
    SLICE_X18Y35.D6      net (fanout=3)        0.038   n_count_data_1<11>
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.190   n_count_data_1<11>
                                                       Mmux_n_count_data_1[15]_n_count_data_1[15]_mux_22_OUT31
                                                       n_count_data_1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 97.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: count_clk/dcm_sp_inst/CLKFX
  Logical resource: count_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: count_clk/clkout1_buf/I0
  Logical resource: count_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: one/CLK
  Logical resource: one/CK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_10M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for count_clk/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|count_clk/clkin1               |     31.250ns|     16.000ns|      1.646ns|            0|            0|            0|         1080|
| count_clk/clkfx               |    100.000ns|      5.268ns|          N/A|            0|            0|         1080|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.268|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1080 paths, 0 nets, and 239 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 27 NOV 12:12:53 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



