{
  "Top": "hls_quickSort",
  "RtlTop": "hls_quickSort",
  "RtlPrefix": "",
  "RtlSubPrefix": "hls_quickSort_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"arr": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_CONTROL_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        }
      ]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=sorting_ip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top hls_quickSort -name hls_quickSort"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hls_quickSort"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_quickSort",
    "Version": "1.0",
    "DisplayName": "Hls_quicksort",
    "Revision": "2113732328",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hls_quickSort_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/array_sorting.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_quickSort_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/hls_quickSort_mux_9_4_32_1_1.vhd",
      "impl\/vhdl\/hls_quickSort_stack_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/hls_quickSort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_quickSort_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/hls_quickSort_mux_9_4_32_1_1.v",
      "impl\/verilog\/hls_quickSort_stack_RAM_AUTO_1R1W.v",
      "impl\/verilog\/hls_quickSort.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/data\/hls_quickSort.mdd",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/data\/hls_quickSort.tcl",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/xhls_quicksort.c",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/xhls_quicksort.h",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/xhls_quicksort_hw.h",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/xhls_quicksort_linux.c",
      "impl\/misc\/drivers\/hls_quickSort_v1_0\/src\/xhls_quicksort_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hls_quickSort.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "arr_0_i",
          "access": "W",
          "description": "Data signal of arr_0_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_0_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_0_i"
            }]
        },
        {
          "offset": "0x18",
          "name": "arr_0_o",
          "access": "R",
          "description": "Data signal of arr_0_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_0_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_0_o"
            }]
        },
        {
          "offset": "0x1c",
          "name": "arr_0_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_0_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_0_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_0_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "arr_1_i",
          "access": "W",
          "description": "Data signal of arr_1_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_1_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_1_i"
            }]
        },
        {
          "offset": "0x28",
          "name": "arr_1_o",
          "access": "R",
          "description": "Data signal of arr_1_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_1_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_1_o"
            }]
        },
        {
          "offset": "0x2c",
          "name": "arr_1_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_1_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_1_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_1_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "arr_2_i",
          "access": "W",
          "description": "Data signal of arr_2_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_2_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_2_i"
            }]
        },
        {
          "offset": "0x38",
          "name": "arr_2_o",
          "access": "R",
          "description": "Data signal of arr_2_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_2_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_2_o"
            }]
        },
        {
          "offset": "0x3c",
          "name": "arr_2_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_2_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_2_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_2_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "arr_3_i",
          "access": "W",
          "description": "Data signal of arr_3_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_3_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_3_i"
            }]
        },
        {
          "offset": "0x48",
          "name": "arr_3_o",
          "access": "R",
          "description": "Data signal of arr_3_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_3_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_3_o"
            }]
        },
        {
          "offset": "0x4c",
          "name": "arr_3_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_3_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_3_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_3_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "arr_4_i",
          "access": "W",
          "description": "Data signal of arr_4_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_4_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_4_i"
            }]
        },
        {
          "offset": "0x58",
          "name": "arr_4_o",
          "access": "R",
          "description": "Data signal of arr_4_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_4_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_4_o"
            }]
        },
        {
          "offset": "0x5c",
          "name": "arr_4_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_4_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_4_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_4_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "arr_5_i",
          "access": "W",
          "description": "Data signal of arr_5_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_5_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_5_i"
            }]
        },
        {
          "offset": "0x68",
          "name": "arr_5_o",
          "access": "R",
          "description": "Data signal of arr_5_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_5_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_5_o"
            }]
        },
        {
          "offset": "0x6c",
          "name": "arr_5_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_5_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_5_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_5_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "arr_6_i",
          "access": "W",
          "description": "Data signal of arr_6_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_6_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_6_i"
            }]
        },
        {
          "offset": "0x78",
          "name": "arr_6_o",
          "access": "R",
          "description": "Data signal of arr_6_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_6_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_6_o"
            }]
        },
        {
          "offset": "0x7c",
          "name": "arr_6_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_6_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_6_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_6_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "arr_7_i",
          "access": "W",
          "description": "Data signal of arr_7_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_7_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_7_i"
            }]
        },
        {
          "offset": "0x88",
          "name": "arr_7_o",
          "access": "R",
          "description": "Data signal of arr_7_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_7_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_7_o"
            }]
        },
        {
          "offset": "0x8c",
          "name": "arr_7_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_7_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_7_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_7_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "arr_8_i",
          "access": "W",
          "description": "Data signal of arr_8_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_8_i",
              "access": "W",
              "description": "Bit 31 to 0 of arr_8_i"
            }]
        },
        {
          "offset": "0x98",
          "name": "arr_8_o",
          "access": "R",
          "description": "Data signal of arr_8_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "arr_8_o",
              "access": "R",
              "description": "Bit 31 to 0 of arr_8_o"
            }]
        },
        {
          "offset": "0x9c",
          "name": "arr_8_o_ctrl",
          "access": "R",
          "description": "Control signal of arr_8_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "arr_8_o_ap_vld",
              "access": "R",
              "description": "Control signal arr_8_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "arr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "arr"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hls_quickSort"},
    "Info": {"hls_quickSort": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"hls_quickSort": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.014"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_20_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_22_2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "VITIS_LOOP_26_3",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "2",
          "FF": "3490",
          "AVAIL_FF": "41600",
          "UTIL_FF": "8",
          "LUT": "3236",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-13 03:08:59 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
