module top_module (
	input [2:0] a, 
	output reg [15:0] q
);

always @* begin
    case (a)
        0: q = 16'b0000_0000_0000_0000;
        1: q = 16'b0000_1010_1110_1110;
        2: q = 16'b0010_0111_1101_0100;
        3: q = 16'b0101_1010_0000_1110;
        4: q = 16'b0010_0000_0110_0110;
        5: q = 16'b0110_0100_1100_1110;
        6: q = 16'b1100_0101_0010_0110;
        7: q = 16'b0010_1111_0001_1001;
        default: q = 16'b0000_0000_0000_0000;
    endcase
end

endmodule
