From d9ebde4ccc02e0aab98ddc6e3114c1474e6fd7e6 Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Mon, 31 Jan 2022 15:20:34 +0200
Subject: [PATCH 35/64] s32: pinctrl: add linflex 0 and 1 pin configs

Issue: ALB-8368

Upstream-Status: Pending 

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 .../dt-bindings/pinctrl/s32-gen1-pinctrl.h    |  9 +++++-
 include/dt-bindings/pinctrl/s32g-pinctrl.h    | 32 ++++++++++++++++++-
 include/dt-bindings/pinctrl/s32r45-pinctrl.h  | 24 +++++++++++++-
 3 files changed, 62 insertions(+), 3 deletions(-)

diff --git a/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h b/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
index 36ff2090bd..54f21b1cde 100644
--- a/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
 /*
- * Copyright 2021 NXP
+ * Copyright 2021-2022 NXP
  */
 
 #ifndef S32_GEN1_PINCTRL_H
@@ -51,6 +51,11 @@
 	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_IBE | \
 	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
+#define LIN_RX_CFG		(SIUL2_MSCR_S32_G1_IBE | \
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
+#define LIN_TX_CFG		(SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
+
 #define MDC_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE)
 
 #define MDIO_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
@@ -93,6 +98,8 @@
 #define	SIUL2_MSCR_GPIO		(SIUL2_MSCR_S32_G1_MUX_ID_0 | \
 	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_OBE)
 
+#define LIN0_RX_IMCR		(512)
+
 #define SD0_CMD_IMCR		(515)
 #define SD0_D0_IMCR		(516)
 #define SD0_D1_IMCR		(517)
diff --git a/include/dt-bindings/pinctrl/s32g-pinctrl.h b/include/dt-bindings/pinctrl/s32g-pinctrl.h
index bd14955058..d6585c1857 100644
--- a/include/dt-bindings/pinctrl/s32g-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32g-pinctrl.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
 /*
- * Copyright 2021 NXP
+ * Copyright 2021-2022 NXP
  */
 
 #include "s32-gen1-pinctrl.h"
@@ -15,6 +15,8 @@
 #define I2C4_SDA_IMCR		(724)
 #define I2C4_SCL_IMCR		(723)
 
+#define LIN1_RX_IMCR		(736)
+
 #define PFE0_MDIO_IMCR		(837)
 #define PFE0_RX_CLK_IMCR	(839)
 #define PFE0_RX_D0_IMCR		(841)
@@ -95,6 +97,8 @@
 
 /* PA13 */
 #define PA13_MSCR_S32G		(13)
+#define PA13_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
+	LIN_TX_CFG)
 #define PA13_SPI0_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
 	DSPI_SCK_PIN_CFG)
 
@@ -114,6 +118,8 @@
 	I2C_PIN_CFG)
 #define PB00_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
 #define PB00_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)
+#define PB00_LIN1_RX_CFG	(LIN_RX_CFG)
+#define PB00_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)
 
 /* PB01 */
 #define PB01_MSCR_S32G		(17)
@@ -152,11 +158,15 @@
 
 /* PB09 */
 #define PB09_MSCR_S32G		(25)
+#define PB09_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
+	LIN_TX_CFG)
 #define PB09_SPI0_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_5 | \
 	DSPI_CS_PIN_CFG)
 
 /* PB10 */
 #define PB10_MSCR_S32G		(26)
+#define PB10_LIN1_RX_CFG	(LIN_RX_CFG)
+#define PB10_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)
 #define PB10_SPI0_CS2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
 	DSPI_CS_PIN_CFG)
 
@@ -188,6 +198,26 @@
 #define PC02_I2C4_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
 #define PC02_I2C4_SCL_GPIO	(SIUL2_MSCR_GPIO)
 
+/* PC04 */
+#define PC04_MSCR_S32G		(36)
+#define PC04_LIN1_RX_CFG	(LIN_RX_CFG)
+#define PC04_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_4)
+
+/* PC08 */
+#define PC08_MSCR_S32G		(40)
+#define PC08_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
+	LIN_TX_CFG)
+
+/* PC09 */
+#define PC09_MSCR_S32G		(41)
+#define PC09_LIN0_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
+	LIN_TX_CFG)
+
+/* PC10 */
+#define PC10_MSCR_S32G		(42)
+#define PC10_LIN0_RX_CFG	(LIN_RX_CFG)
+#define PC10_LIN0_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
+
 /* PC14 */
 #define PC14_MSCR_S32G		(46)
 #define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
diff --git a/include/dt-bindings/pinctrl/s32r45-pinctrl.h b/include/dt-bindings/pinctrl/s32r45-pinctrl.h
index 549b2262b0..3a80e52925 100644
--- a/include/dt-bindings/pinctrl/s32r45-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32r45-pinctrl.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
 /*
- * Copyright 2021 NXP
+ * Copyright 2021-2022 NXP
  */
 
 #include "s32-gen1-pinctrl.h"
@@ -16,6 +16,18 @@
 #define DSPI3_SIN_IMCR		(645)
 #define DSPI5_SIN_IMCR		(750)
 
+#define LIN1_RX_IMCR		(674)
+
+/* PA11 */
+#define PA11_MSCR_S32R45	(11)
+#define PA11_LIN1_RX_CFG	(LIN_RX_CFG)
+#define PA11_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
+
+/* PA12 */
+#define PA12_MSCR_S32R45	(12)
+#define PA12_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
+	LIN_TX_CFG)
+
 /* PA14 */
 #define PA14_MSCR_S32R45	(14)
 #define PA14_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_4 | \
@@ -138,6 +150,16 @@
 #define PC08_SPI3_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
 	DSPI_CS_PIN_CFG)
 
+/* PC09 */
+#define PC09_MSCR_S32R45	(41)
+#define PC09_LIN0_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
+	LIN_TX_CFG)
+
+/* PC10 */
+#define PC10_MSCR_S32R45	(42)
+#define PC10_LIN0_RX_CFG	(LIN_RX_CFG)
+#define PC10_LIN0_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
+
 /* PC13 */
 #define PC13_MSCR_S32R45	(45)
 #define PC13_SPI3_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-- 
2.17.1

