<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;libopencm3/stm32/memorymap.h&gt;</code><br/>
<code>#include &lt;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html">libopencm3/cm3/common.h</a>&gt;</code><br/>
<code>#include &lt;libopencm3/stm32/pwr.h&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for rcc.h:</div>
<div class="dyncontent">
<div class="center"><img src="rcc_8h__incl.png" border="0" usemap="#rcc_8h" alt=""/></div>
<map name="rcc_8h" id="rcc_8h">
<area shape="rect" id="node5" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html" title="libopencm3/cm3/common.h" alt="" coords="243,83,424,112"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="rcc_8h__dep__incl.png" border="0" usemap="#rcc_8hdep" alt=""/></div>
<map name="rcc_8hdep" id="rcc_8hdep">
<area shape="rect" id="node3" href="rcc_8c.html" title="rcc.c" alt="" coords="5,83,56,112"/></map>
</div>
</div>
<p><a href="rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__scale__t.html">clock_scale_t</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="memitem:ga18dba38c801832f4ec54a44baa3bc70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga18dba38c801832f4ec54a44baa3bc70f">RCC_AHBLPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28)</td></tr>
<tr class="memitem:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabb0c59ce7225797ae00ffbc428b7e402">RCC_APB2LPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c)</td></tr>
<tr class="memitem:ga3cdab24cef8523735eb7f941909a017f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3cdab24cef8523735eb7f941909a017f">RCC_APB1LPENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8da6c12c9084f2bde8654d50f97887e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8da6c12c9084f2bde8654d50f97887e1">RCC_CR_RTCPRE_DIV2</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gab3df2079bcc8455b53c8cb0db91c2fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab3df2079bcc8455b53c8cb0db91c2fd9">RCC_CR_RTCPRE_DIV4</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga92e42a226d9228292aea08d36e7d7548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga92e42a226d9228292aea08d36e7d7548">RCC_CR_RTCPRE_DIV8</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga8250f225fe7a611ec8d08ab835c3d5dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8250f225fe7a611ec8d08ab835c3d5dc">RCC_CR_RTCPRE_DIV16</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga9c947f30deec0e4a9a082621480c39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9c947f30deec0e4a9a082621480c39f9">RCC_CR_RTCPRE_SHIFT</a>&#160;&#160;&#160;29</td></tr>
<tr class="memitem:ga050535744df1dbda497a01bf35564b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga050535744df1dbda497a01bf35564b9c">RCC_CR_RTCPRE_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga5d8282300cdf12c415ca4dc079fd7320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320">RCC_ICSCR_MSITRIM_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:ga4938eb41feca4bb20697a641bf702c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04">RCC_ICSCR_MSITRIM_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:ga14195456c9ec73630ec7a477f3174b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d">RCC_ICSCR_MSICAL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:gae33975b995d980f0415e6ef2586f1cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc">RCC_ICSCR_MSICAL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:ga0b99b849f9aff5c74f5beaeab5bb206e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">RCC_ICSCR_MSIRANGE_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:gaf38a823bb0372458b4419be8dc5cb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3">RCC_ICSCR_MSIRANGE_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga7bae4ea207c08fe227de17d7f9581275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7bae4ea207c08fe227de17d7f9581275">RCC_ICSCR_MSIRANGE_65KHZ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad008efa4fc0e55096df4314908ac9c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad008efa4fc0e55096df4314908ac9c83">RCC_ICSCR_MSIRANGE_131KHZ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga429f54feb0f589b6fb9fb007c87bdb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga429f54feb0f589b6fb9fb007c87bdb5e">RCC_ICSCR_MSIRANGE_262KHZ</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga9850162a18d268c626c6f45265495d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9850162a18d268c626c6f45265495d5a">RCC_ICSCR_MSIRANGE_524KHZ</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:gab13682ce4e7daa20bab7353f5637335d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab13682ce4e7daa20bab7353f5637335d">RCC_ICSCR_MSIRANGE_1MHZ</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gafacb92670281a5a6ad4e5474a1c4651e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e">RCC_ICSCR_MSIRANGE_2MHZ</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gadb730fb5edd2917b61925bf0f1ed15f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7">RCC_ICSCR_MSIRANGE_4MHZ</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga5fa8e19223098658f5dba605986285d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">RCC_ICSCR_HSITRIM_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">RCC_ICSCR_HSITRIM_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="memitem:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">RCC_ICSCR_HSICAL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gace9da445a31468e55ae5b3a32e33cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">RCC_ICSCR_HSICAL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">RCC_CFGR_MCO_NOCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga8d3d47b43c4a3f97ba2365df114766c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8d3d47b43c4a3f97ba2365df114766c1">RCC_CFGR_MCO_HSICLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga28617fce31a81d8e35020752aa1819af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af">RCC_CFGR_MCO_MSICLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga29638cf404bfccc933434221c6cd7362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362">RCC_CFGR_MCO_HSECLK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga8305fbe5016b8256a8e3815e71b7e541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541">RCC_CFGR_MCO_PLLCLK</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gab312dec3652b73d15abfc02a95f93562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562">RCC_CFGR_MCO_LSICLK</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gad7b6a00f91a4e7d8797d48925ef00d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f">RCC_CFGR_MCO_LSECLK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaa044c40b1df10901c6d540532c45ab5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e">RCC_CFGR_PLLDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gac4b0256cf8d5796b4739faab65a3c73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a">RCC_CFGR_PLLDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gacb13e528452c26a18757d5e27d1a33a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacb13e528452c26a18757d5e27d1a33a3">RCC_CFGR_PLLDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga8066343d8e26cdd92f744ec84934b83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">RCC_CFGR_PLLDIV_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memitem:ga4263cef4dfce5de0186399a59cf57ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9">RCC_CFGR_PLLDIV_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199">RCC_CFGR_PLLMUL_MUL3</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa5defd1d119a95669ae69647f2e11ddd">RCC_CFGR_PLLMUL_MUL4</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga3c41c6618503a663edb6339575f4bfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8">RCC_CFGR_PLLMUL_MUL6</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga642b2ba2db9e534a200056a62e373677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga642b2ba2db9e534a200056a62e373677">RCC_CFGR_PLLMUL_MUL8</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9f9434c86c07dd6d6a066fcdccf4f556">RCC_CFGR_PLLMUL_MUL12</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga545455fb6609d78cdddde399b0e3bc47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga545455fb6609d78cdddde399b0e3bc47">RCC_CFGR_PLLMUL_MUL16</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga9ea40adb38ba96e01e37d4fd192915a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9ea40adb38ba96e01e37d4fd192915a3">RCC_CFGR_PLLMUL_MUL24</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gae4ed878302ad6688b0b37c708814cd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae4ed878302ad6688b0b37c708814cd14">RCC_CFGR_PLLMUL_MUL32</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaab8d480aab64ffb6cfced0724b7b0653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaab8d480aab64ffb6cfced0724b7b0653">RCC_CFGR_PLLMUL_MUL48</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="memitem:gac3089f0fb5050e27361db9c921e05d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f">RCC_CFGR_PLLMUL_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga0151e9d11d62ceff859164f26203f6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">RCC_CFGR_PLLSRC_HSI_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga20a48b08666d4fe8bbb20692ac6ee96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1a780d4b6db101967459b5af2477d43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga29c729d03a8e109b3fcbab256cc91fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga29c729d03a8e109b3fcbab256cc91fbd">RCC_CFGR_PPRE2_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga12a4ef2243261b35dff52d4d9ca2a168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga12a4ef2243261b35dff52d4d9ca2a168">RCC_CFGR_PPRE2_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gaa86bd8b7295aa4b086fdbf77584aeb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">RCC_CFGR_PPRE2_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga129b052c1e232ce982b3793335d5aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga129b052c1e232ce982b3793335d5aecd">RCC_CFGR_PPRE2_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga2f566d03233f7da450d0e3575694cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gae7f3ac3b95111b2255b13ae26098e8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7f3ac3b95111b2255b13ae26098e8a1">RCC_CFGR_PPRE1_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga5e8eb17532dc779e98abcb5b4d877aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5e8eb17532dc779e98abcb5b4d877aa6">RCC_CFGR_PPRE1_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga1c08b15bfcdddd7cd1fcfe0088ff5632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">RCC_CFGR_PPRE1_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga40c164dc946f4cba1e3fc87b0c997016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad7a5dc47685ce3efb764848512e0c862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad7a5dc47685ce3efb764848512e0c862">RCC_CFGR_HPRE_SYSCLK_DIV2</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga184a0c682421a2321442448a3918b434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga184a0c682421a2321442448a3918b434">RCC_CFGR_HPRE_SYSCLK_DIV4</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:gaefb930af5334ee30be8179dbd7a816ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaefb930af5334ee30be8179dbd7a816ea">RCC_CFGR_HPRE_SYSCLK_DIV8</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gab8246eb4443f6ad431f68e288c657c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8246eb4443f6ad431f68e288c657c25">RCC_CFGR_HPRE_SYSCLK_DIV16</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:ga47d0a7e326c0acf2e2f834aa22e0faf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">RCC_CFGR_HPRE_SYSCLK_DIV64</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gaf008cd8819deee072bd97bf975e7d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf008cd8819deee072bd97bf975e7d14a">RCC_CFGR_HPRE_SYSCLK_DIV128</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:ga431e24972b5319db8aa2cac25bba73ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga431e24972b5319db8aa2cac25bba73ed">RCC_CFGR_HPRE_SYSCLK_DIV256</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga91a35a9a7294fbc6375cc53e35d544c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga91a35a9a7294fbc6375cc53e35d544c2">RCC_CFGR_HPRE_SYSCLK_DIV512</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:gabe5aa19975462aec49f2163e975311cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf">RCC_CFGR_SWS_SYSCLKSEL_MSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga6d265ba683e52e5b471b71b1669e82f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3">RCC_CFGR_SW_SYSCLKSEL_MSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga07284cd0c135bca6eb2c177f416e8d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gad3d957694199b9ed8475d2470fa3ecff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga81ce757b20164fa21501b15fd91c9691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gafbd6bfe7da86191d3c531151727dcb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gab8324959b84162dd8e6c3adb479986a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memitem:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga14792d6944967d58822d13c720f83ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga4641a35381254234afb284547689e43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8895a90782d329bed4152b0bcf8266f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga65735e58928263f9171aa04ce1784843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga25307398c31b0f372cad700d4c0d26ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga67644bbc78bc6be7ec4e024020477e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga8053aa13396d01a92ab6668dc18024b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga31961dd470a5be30373cd496ae6da055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae6751f8c4511c642d6086b356f325a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gaf15ead8015b411490cdf8fb7a2355716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga3e488bec4db049f3fc2ced33993c6bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">RCC_CSR_RTCSEL_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memitem:ga9746c12b22918bc574e0efdc9162d2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe">RCC_CSR_RTCSEL_MASK</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="memitem:gaa66752de9f51592ed716fc64450a8ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa66752de9f51592ed716fc64450a8ab6">RCC_CSR_RTCSEL_NONE</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="memitem:ga9f8f18a006b8378abf367d2363cd1bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9f8f18a006b8378abf367d2363cd1bc8">RCC_CSR_RTCSEL_HSI</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1dc330cb0220b652d6e56df924c825ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff">clock_config_entry_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97">CLOCK_VRANGE1_HSI_PLL_24MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b">CLOCK_VRANGE1_HSI_PLL_32MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603">CLOCK_VRANGE1_HSI_RAW_16MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb">CLOCK_VRANGE1_HSI_RAW_4MHZ</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1">CLOCK_VRANGE1_MSI_RAW_4MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37">CLOCK_VRANGE1_MSI_RAW_2MHZ</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>
<br/>
 }</td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, 
<a class="el" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>
<br/>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafb2280aff17e5e44119435da2aec144d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d">rcc_osc_ready_int_clear</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga147836b03e1dd972e365ce0732818078"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab01089842913b18e3df6e0e3ec89fd71"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memitem:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga6472eba195686b970de6216ab61ebd7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c">rcc_wait_for_sysclk_status</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga8dbd64d58e019803bf109609203d1afd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memitem:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:ga9152b74c16322ae76cec62ef93403916"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a> (<a class="el" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memitem:ga8ba543e9f620317363771628aee205ff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga8ba543e9f620317363771628aee205ff">rcc_set_pll_configuration</a> (uint32_t source, uint32_t multiplier, uint32_t divisor)</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memitem:ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">rcc_set_rtcpre</a> (uint32_t rtcpre)</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memitem:ga2ff68f124bf59d2f265a91b0095abcbe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga2ff68f124bf59d2f265a91b0095abcbe">rcc_rtc_select_clock</a> (uint32_t clock)</td></tr>
<tr class="memitem:ga71d9ff219cb4e09c3cddbf383e8c47b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">rcc_clock_setup_msi</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:ga3d30e886f8749e059865bd3fc7a14ccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd">rcc_clock_setup_hsi</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:ga76b12063e828a7af960d375dee952d31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31">rcc_clock_setup_pll</a> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaeb8ec930fbb38a02df9f93b40d3bb559"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structclock__scale__t.html">clock_scale_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gaeb8ec930fbb38a02df9f93b40d3bb559">clock_config</a> [<a class="el" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>]</td></tr>
<tr class="memitem:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a></td></tr>
<tr class="memitem:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32L1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a></td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ead20f0c10569fc5b4f0cc70c3cf6bea.html">include</a></li><li class="navelem"><a class="el" href="dir_e1040081471ffd682e8357aa53c82f70.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_45f2d6d22892326e20da1249658b8a7a.html">stm32</a></li><li class="navelem"><a class="el" href="dir_5042fe5b58720bedf351b6ae0cadd586.html">l1</a></li><li class="navelem"><a class="el" href="rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Sat Jul 6 2013 06:21:12 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
