Return-Path: <linux-clk+bounces-24276-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [147.75.48.161])
	by mail.lfdr.de (Postfix) with ESMTPS id 26259AFB461
	for <lists+linux-clk@lfdr.de>; Mon,  7 Jul 2025 15:22:15 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 6A11E7B06E5
	for <lists+linux-clk@lfdr.de>; Mon,  7 Jul 2025 13:20:41 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BBC1C2951B5;
	Mon,  7 Jul 2025 13:21:54 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="ghcpIcsE"
X-Original-To: linux-clk@vger.kernel.org
Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D88A1288C00
	for <linux-clk@vger.kernel.org>; Mon,  7 Jul 2025 13:21:52 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1751894514; cv=none; b=oSehMfVV+70Gkb8huTatTkve2OTrSCHObQ1hWUm4w2TtuppajCcJNM2ae+szMq/w3wcfVCEmrAwhvicrXhphWJdZxRB+Kt6D0zKWj/w8QY/9ZfnYKouX0UIDb+p3Qh7rVg6lijjEl1EW+YV/odG9Gz2PSK22jpSPmqKqb2gp8a4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1751894514; c=relaxed/simple;
	bh=Ru3+M/cbaTrzjp4aImetXHpZNpXPqmu96nLGmyAqmes=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=L6P5+S22p8TtrWhLYu1nhUML92y9ZlvOxClUqEYyCS6+ofsQyFAxid8EkIGU95PTYFLsV+m8KbYE1RkyxImZpFHL2W5+SEstrP2inhHRhs2kvpxQpsYrR8QJbQI9sCAI9bdndvxW5vKqqvkzndMPoAATXb6hy7c/StOtODHqko4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=ghcpIcsE; arc=none smtp.client-ip=209.85.218.53
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev
Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-ae401ebcbc4so497652266b.1
        for <linux-clk@vger.kernel.org>; Mon, 07 Jul 2025 06:21:52 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=tuxon.dev; s=google; t=1751894511; x=1752499311; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:content-language:from
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :from:to:cc:subject:date:message-id:reply-to;
        bh=fkEMk9fl2FbbhV5Z8dp3ny2q0N8JUyHqiBkAQIKlOqk=;
        b=ghcpIcsETVS8Wzb8udZw3RBZfMELxl+/Loe/cc3uxTNuKkWphnu/kKcKuz5EM4c8eN
         oQ8BYRGReUe/o+TJIy618eXJzfEPvdF8YXTV/lWaNHiW6IDmkH4GkXy7ykM4r0wCsQ4o
         XXCk5QQqH5fm7SzrklARHRKxzjhneYjHbNv//75AV/pXNk5rHd0+SNZLBmtsv+ZaxZiI
         g/UwDZch87nGS6wH9zs1eOdurEhe3cg7Gn5sz/SnTglcr4KZQndn3+Ktl0zvDc/G3gb/
         Wrb/V4tqCDVop2HMMw9imic6C/+xJ05N4oHrWh8+ebFZdUNDAK9pgrfGO0ni8HqM4kUe
         x2Qg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1751894511; x=1752499311;
        h=content-transfer-encoding:in-reply-to:content-language:from
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=fkEMk9fl2FbbhV5Z8dp3ny2q0N8JUyHqiBkAQIKlOqk=;
        b=C8uoEZM+Bka91kgXvDpqCpWx82InnaWD3mHkpCP/E1HrHMqc9yDm/liQGeuResbbrw
         CRYYrrpd8SdcclulQY9V9HXLQebTzUv3fudxoEuSyHsULa/TXwB78uMXMtG4FYFqJ6zY
         EPzhBQeUsnZV2eXhAmLj5aXvbUR0OUGqEsmexPWQwr+A/WNqSBWXrRC3P4uwiq1w6stH
         mF/XhBsvZiK1iiH3VCk10aL1CFUmbifeLPzG0dQUUrh0yvD7NPVDKsSvDWUapRy3vPFi
         aUfPeXOa3LROu5B7+IJE82khm9pWJo5+dqLxSvbkstrJbSL75ILKrZL8YZIWIgubWl+H
         I2xg==
X-Forwarded-Encrypted: i=1; AJvYcCVm2bL96YLy1IlFbvkdqwriIgYyr1I55GJytRRv70HvdkBXqb83bLtOEPdVbAOmtlYKlR9HmAfywpk=@vger.kernel.org
X-Gm-Message-State: AOJu0Ywao4XvvxQmOYkGbxUl0PncogpLCslIsPezsSs6AwJv6V7/JPI5
	a/kyS+VSZltgrAqFQMoXKdiOo2e3P/EwLs/OZAURpQA5sfAZ3Lg9rg2SlZ5eDtyFKB0=
X-Gm-Gg: ASbGnctBvPKI3yOoYaapF9HgsHzYh9AeU/3G+BT3cHd4Jd4z+hcoD1anivB62oOQFr5
	fdFFl3TrBkNHmbsa8qoSzMmdDK3hdXpIhfH5FfsyRrP0UrMorrjC8+T+a5kp4S8lpTWsC8D4EaX
	gwaS0r3eGVfsyKrHBGZq7gNYOA8XC3ZeEIIKdbWsvmbTG3H4Dz1GX7e4bD/aY61QwHGhF3ytUhu
	zpPaxWyURHbfFQNM/48a7h8YZm7ITvSnYW8/gq4+bUe4AAn+k6zJf4eOU28Dxsg58TvoWNTlisV
	2eZ1kzisv20SvNAnm8t5Xqb4KPszTMVEj0MIu1ReHF7GGvM7+zoGgAoGYQuot7ALMagfxQ==
X-Google-Smtp-Source: AGHT+IGcdZQfPgn5MuhON9DBnwRAtFsVOqxSQZvAw3EiH4TCI/7Sug8OhdzEELKOQaDG3PMIqGTs7w==
X-Received: by 2002:a17:907:d1a:b0:ae0:daca:f06f with SMTP id a640c23a62f3a-ae410a95654mr691032666b.60.1751894511032;
        Mon, 07 Jul 2025 06:21:51 -0700 (PDT)
Received: from [192.168.50.4] ([82.78.167.30])
        by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ae3f66d91c2sm694961966b.28.2025.07.07.06.21.49
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Mon, 07 Jul 2025 06:21:49 -0700 (PDT)
Message-ID: <486d447b-9984-4044-a620-1d73ffd54111@tuxon.dev>
Date: Mon, 7 Jul 2025 16:21:48 +0300
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2 03/32] clk: at91: clk-sam9x60-pll: use clk_parent_data
To: Ryan.Wanner@microchip.com, mturquette@baylibre.com, sboyd@kernel.org,
 nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com
Cc: robh@kernel.org, linux-clk@vger.kernel.org,
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
 varshini.rajendran@microchip.com
References: <cover.1750182562.git.Ryan.Wanner@microchip.com>
 <cc085ca99d75fe59c13acd74782d8437bbc1d65d.1750182562.git.Ryan.Wanner@microchip.com>
From: Claudiu Beznea <claudiu.beznea@tuxon.dev>
Content-Language: en-US
In-Reply-To: <cc085ca99d75fe59c13acd74782d8437bbc1d65d.1750182562.git.Ryan.Wanner@microchip.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Hi, Ryan,

On 24.06.2025 18:08, Ryan.Wanner@microchip.com wrote:
> From: Claudiu Beznea <claudiu.beznea@tuxon.dev>
> 
> Use struct clk_parent_data instead of struct parent_hw as this leads
> to less usage of __clk_get_hw() in SoC specific clock drivers and simpler
> conversion of existing SoC specific clock drivers from parent_names to
> modern clk_parent_data structures. As clk-sam9x60-pll need to know
> parent's rate at initialization we pass it now from SoC specific drivers.
> This will lead in the end at removing __clk_get_hw() in SoC specific
> drivers (that will be solved by subsequent commits).
> 
> Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
> [ryan.wanner@microchip.com: Remove SoC specific driver changes, those
> will be added in subsequent commits.]

With this, series is not bisectable.

Also, building this patch throws:

../drivers/clk/at91/sama7g5.c: In function ‘sama7g5_pmc_setup’:
../drivers/clk/at91/sama7g5.c:1054:12: warning: passing argument 5 of
‘sam9x60_clk_register_frac_pll’ makes integer from pointer without a cast
[-Wint-conversion]
 1054 |      NULL, parent_hw, i,
      |            ^~~~~~~~~
      |            |
      |            struct clk_hw *
In file included from ../drivers/clk/at91/sama7g5.c:17:
../drivers/clk/at91/pmc.h:260:24: note: expected ‘long unsigned int’ but
argument is of type ‘struct clk_hw *’
  260 |          unsigned long parent_rate, u8 id,
      |          ~~~~~~~~~~~~~~^~~~~~~~~~~
../drivers/clk/at91/sama7d65.c: In function ‘sama7d65_pmc_setup’:
../drivers/clk/at91/sama7d65.c:1175:12: warning: passing argument 5 of
‘sam9x60_clk_register_frac_pll’ makes integer from pointer without a cast
[-Wint-conversion]
 1175 |      NULL, parent_hw, i,
      |            ^~~~~~~~~
      |            |
      |            struct clk_hw *
In file included from ../drivers/clk/at91/sama7d65.c:16:
../drivers/clk/at91/pmc.h:260:24: note: expected ‘long unsigned int’ but
argument is of type ‘struct clk_hw *’
  260 |          unsigned long parent_rate, u8 id,
      |          ~~~~~~~~~~~~~~^~~~~~~~~~~
  AR      drivers/clk/at91/built-in.a


Same for the rest of patches in this series following the "Remove SoC
specific driver changes" approach.

> Signed-off-by: Ryan Wanner <Ryan.Wanner@microchip.com>
> ---
>  drivers/clk/at91/clk-sam9x60-pll.c | 14 +++++---------
>  drivers/clk/at91/pmc.h             |  5 +++--
>  2 files changed, 8 insertions(+), 11 deletions(-)
> 
> diff --git a/drivers/clk/at91/clk-sam9x60-pll.c b/drivers/clk/at91/clk-sam9x60-pll.c
> index cefd9948e103..03a7d00dcc6d 100644
> --- a/drivers/clk/at91/clk-sam9x60-pll.c
> +++ b/drivers/clk/at91/clk-sam9x60-pll.c
> @@ -630,19 +630,19 @@ static const struct clk_ops sam9x60_fixed_div_pll_ops = {
>  
>  struct clk_hw * __init
>  sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock,
> -			      const char *name, const char *parent_name,
> -			      struct clk_hw *parent_hw, u8 id,
> +			      const char *name, const struct clk_parent_data *parent_data,
> +			      unsigned long parent_rate, u8 id,
>  			      const struct clk_pll_characteristics *characteristics,
>  			      const struct clk_pll_layout *layout, u32 flags)
>  {
>  	struct sam9x60_frac *frac;
>  	struct clk_hw *hw;
>  	struct clk_init_data init = {};
> -	unsigned long parent_rate, irqflags;
> +	unsigned long irqflags;
>  	unsigned int val;
>  	int ret;
>  
> -	if (id > PLL_MAX_ID || !lock || !parent_hw)
> +	if (id > PLL_MAX_ID || !lock || !parent_data)
>  		return ERR_PTR(-EINVAL);
>  
>  	frac = kzalloc(sizeof(*frac), GFP_KERNEL);
> @@ -650,10 +650,7 @@ sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock,
>  		return ERR_PTR(-ENOMEM);
>  
>  	init.name = name;
> -	if (parent_name)
> -		init.parent_names = &parent_name;
> -	else
> -		init.parent_hws = (const struct clk_hw **)&parent_hw;
> +	init.parent_data = (const struct clk_parent_data *)parent_data;
>  	init.num_parents = 1;
>  	if (flags & CLK_SET_RATE_GATE)
>  		init.ops = &sam9x60_frac_pll_ops;
> @@ -684,7 +681,6 @@ sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock,
>  		 * its rate leading to enabling this PLL with unsupported
>  		 * rate. This will lead to PLL not being locked at all.
>  		 */
> -		parent_rate = clk_hw_get_rate(parent_hw);
>  		if (!parent_rate) {
>  			hw = ERR_PTR(-EINVAL);
>  			goto free;
> diff --git a/drivers/clk/at91/pmc.h b/drivers/clk/at91/pmc.h
> index 63d4c425bed5..b43f6652417f 100644
> --- a/drivers/clk/at91/pmc.h
> +++ b/drivers/clk/at91/pmc.h
> @@ -255,8 +255,9 @@ sam9x60_clk_register_div_pll(struct regmap *regmap, spinlock_t *lock,
>  
>  struct clk_hw * __init
>  sam9x60_clk_register_frac_pll(struct regmap *regmap, spinlock_t *lock,
> -			      const char *name, const char *parent_name,
> -			      struct clk_hw *parent_hw, u8 id,
> +			      const char *name,
> +			      const struct clk_parent_data *parent_data,
> +			      unsigned long parent_rate, u8 id,
>  			      const struct clk_pll_characteristics *characteristics,
>  			      const struct clk_pll_layout *layout, u32 flags);
>  


