Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 750000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3383
Number of terminals:      78
Number of snets:          2
Number of nets:           573

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[11] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[7] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 167.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 29022.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 8522.
[INFO DRT-0033] via shape region query size = 3280.
[INFO DRT-0033] met2 shape region query size = 1982.
[INFO DRT-0033] via2 shape region query size = 2624.
[INFO DRT-0033] met3 shape region query size = 2112.
[INFO DRT-0033] via3 shape region query size = 2624.
[INFO DRT-0033] met4 shape region query size = 952.
[INFO DRT-0033] via4 shape region query size = 48.
[INFO DRT-0033] met5 shape region query size = 72.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 658 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 159 unique inst patterns.
[INFO DRT-0084]   Complete 471 groups.
#scanned instances     = 3383
#unique  instances     = 167
#stdCellGenAp          = 4458
#stdCellValidPlanarAp  = 36
#stdCellValidViaAp     = 3348
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1500
#instTermValidViaApCnt = 0
#macroGenAp            = 230
#macroValidPlanarAp    = 198
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:02, memory = 152.44 (MB), peak = 152.44 (MB)

[INFO DRT-0157] Number of guides:     4566

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1392.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1210.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 669.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 176.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 84.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2145 vertical wires in 2 frboxes and 1386 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 120 vertical wires in 2 frboxes and 310 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 175.97 (MB), peak = 179.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 175.97 (MB), peak = 179.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 218.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 233.12 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 231.58 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 250.59 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:04, memory = 268.71 (MB).
    Completing 60% with 102 violations.
    elapsed time = 00:00:04, memory = 275.33 (MB).
    Completing 70% with 102 violations.
    elapsed time = 00:00:04, memory = 280.42 (MB).
    Completing 80% with 116 violations.
    elapsed time = 00:00:04, memory = 280.42 (MB).
    Completing 90% with 116 violations.
    elapsed time = 00:00:04, memory = 295.25 (MB).
    Completing 100% with 152 violations.
    elapsed time = 00:00:05, memory = 282.72 (MB).
[INFO DRT-0199]   Number of violations = 166.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       27      0      8      1
Recheck             13      1      0      0
Short              106      6      0      4
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:05, memory = 635.19 (MB), peak = 635.19 (MB)
Total wire length = 36516 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18431 um.
Total wire length on LAYER met2 = 14647 um.
Total wire length on LAYER met3 = 2418 um.
Total wire length on LAYER met4 = 1018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3964.
Up-via summary (total 3964):

-----------------------
 FR_MASTERSLICE       0
            li1    1882
           met1    1804
           met2     189
           met3      89
           met4       0
-----------------------
                   3964


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 166 violations.
    elapsed time = 00:00:00, memory = 645.82 (MB).
    Completing 20% with 166 violations.
    elapsed time = 00:00:00, memory = 645.82 (MB).
    Completing 30% with 173 violations.
    elapsed time = 00:00:00, memory = 646.59 (MB).
    Completing 40% with 173 violations.
    elapsed time = 00:00:00, memory = 675.62 (MB).
    Completing 50% with 173 violations.
    elapsed time = 00:00:03, memory = 664.04 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:03, memory = 665.33 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:03, memory = 665.33 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:03, memory = 665.33 (MB).
    Completing 90% with 126 violations.
    elapsed time = 00:00:03, memory = 678.15 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:04, memory = 686.85 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2   met3
Metal Spacing       11      1      1
Short               74      1      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:04, memory = 689.98 (MB), peak = 692.64 (MB)
Total wire length = 36404 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18375 um.
Total wire length on LAYER met2 = 14711 um.
Total wire length on LAYER met3 = 2395 um.
Total wire length on LAYER met4 = 922 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3946.
Up-via summary (total 3946):

-----------------------
 FR_MASTERSLICE       0
            li1    1879
           met1    1789
           met2     193
           met3      85
           met4       0
-----------------------
                   3946


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 689.98 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 691.26 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 706.46 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 706.46 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:01, memory = 714.32 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:01, memory = 714.32 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:01, memory = 714.32 (MB).
    Completing 80% with 67 violations.
    elapsed time = 00:00:02, memory = 747.89 (MB).
    Completing 90% with 67 violations.
    elapsed time = 00:00:02, memory = 747.89 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:03, memory = 747.89 (MB).
[INFO DRT-0199]   Number of violations = 62.
Viol/Layer        met1   met2
Metal Spacing       15      1
Short               46      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 747.89 (MB), peak = 747.89 (MB)
Total wire length = 36383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18384 um.
Total wire length on LAYER met2 = 14694 um.
Total wire length on LAYER met3 = 2380 um.
Total wire length on LAYER met4 = 924 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3931.
Up-via summary (total 3931):

-----------------------
 FR_MASTERSLICE       0
            li1    1879
           met1    1775
           met2     191
           met3      86
           met4       0
-----------------------
                   3931


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 62 violations.
    elapsed time = 00:00:00, memory = 747.89 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 747.89 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:00, memory = 747.89 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:00, memory = 747.89 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:01, memory = 747.96 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:01, memory = 747.96 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:01, memory = 747.96 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 747.96 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 747.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 761.04 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 761.04 (MB), peak = 785.70 (MB)
Total wire length = 36364 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18232 um.
Total wire length on LAYER met2 = 14721 um.
Total wire length on LAYER met3 = 2486 um.
Total wire length on LAYER met4 = 924 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3979.
Up-via summary (total 3979):

-----------------------
 FR_MASTERSLICE       0
            li1    1879
           met1    1801
           met2     213
           met3      86
           met4       0
-----------------------
                   3979


[INFO DRT-0198] Complete detail routing.
Total wire length = 36364 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18232 um.
Total wire length on LAYER met2 = 14721 um.
Total wire length on LAYER met3 = 2486 um.
Total wire length on LAYER met4 = 924 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3979.
Up-via summary (total 3979):

-----------------------
 FR_MASTERSLICE       0
            li1    1879
           met1    1801
           met2     213
           met3      86
           met4       0
-----------------------
                   3979


[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:14, memory = 761.04 (MB), peak = 785.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_115
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_114
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               962    3610.96
  Tap cell                               1530    1914.34
  Antenna cell                            404    1010.97
  Clock buffer                             15     301.54
  Timing Repair Buffer                    116     593.07
  Inverter                                 39     151.40
  Clock inverter                            2      16.27
  Sequential cell                          59    1338.78
  Multi-Input combinational cell          254    1936.86
  Total                                  3383  257904.87
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-06_16-06-07/44-openroad-detailedrouting/counter.sdc'…
