INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sim_1/new/my_fusedmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_fusedmult
ERROR: [VRFC 10-1280] procedural assignment to a non-register dout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sim_1/new/my_fusedmult.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dout is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sim_1/new/my_fusedmult.v:36]
ERROR: [VRFC 10-2865] module 'my_fusedmult' ignored due to previous errors [C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sim_1/new/my_fusedmult.v:22]
INFO: [VRFC 10-311] analyzing module tb_fmul
ERROR: [VRFC 10-2865] module 'tb_fmul' ignored due to previous errors [C:/Users/yeap98/Desktop/4-1/lab/week3/lab3/lab3.srcs/sim_1/new/my_fusedmult.v:41]
