Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Sep 10 16:08:13 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_impl_1.twr lab2_impl_1.udb -gui -msgset C:/Users/achulani/Desktop/e155-lab2/fpga/lab2/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 41.9811%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 9 Start Points         |           Type           
-------------------------------------------------------------------
switchoff/power_i2/PADDO                |          No required time
switchoff/seg_i6/PADDO                  |          No required time
switchoff/power_i1/PADDO                |          No required time
switchoff/seg_i5/PADDO                  |          No required time
switchoff/seg_i4/PADDO                  |          No required time
switchoff/seg_i3/PADDO                  |          No required time
switchoff/seg_i2/PADDO                  |          No required time
switchoff/seg_i1/PADDO                  |          No required time
switchoff/seg_i7/PADDO                  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         9
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
{switchoff/counter_8_37__i16/SR   switchoff/counter_8_37__i17/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i14/SR   switchoff/counter_8_37__i15/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i12/SR   switchoff/counter_8_37__i13/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i10/SR   switchoff/counter_8_37__i11/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i8/SR   switchoff/counter_8_37__i9/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i6/SR   switchoff/counter_8_37__i7/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i4/SR   switchoff/counter_8_37__i5/SR}                           
                                        |           No arrival time
{switchoff/counter_8_37__i2/SR   switchoff/counter_8_37__i3/SR}                           
                                        |           No arrival time
switchoff/counter_8_37__i1/SR           |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
switch2[0]                              |                     input
switch2[1]                              |                     input
switch2[2]                              |                     input
switch2[3]                              |                     input
switch1[0]                              |                     input
switch1[1]                              |                     input
switch1[2]                              |                     input
switch1[3]                              |                     input
reset                                   |                     input
leds[0]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
switchoff/seg_i7/DO0                     |   22.101 ns 
switchoff/seg_i6/DO0                     |   22.127 ns 
switchoff/seg_i5/DO0                     |   22.894 ns 
switchoff/seg_i1/DO0                     |   23.832 ns 
switchoff/seg_i4/DO0                     |   23.832 ns 
switchoff/power_i2/DO0                   |   25.273 ns 
switchoff/seg_i2/DO0                     |   28.538 ns 
switchoff/seg_i3/DO0                     |   28.538 ns 
switchoff/power_i1/DO0                   |   30.695 ns 
switchoff/counter_8_37__i17/D            |   31.314 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i7/DO0  (IOLOGIC_IOL_L8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 90.5% (route), 9.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.100 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          13.628                 20.515  10      
switchoff/mux_11_i7_3_lut/C->switchoff/mux_11_i7_3_lut/Z
                                          SLICE_R16C3D       B1_TO_F1_DELAY      0.449                 20.964  1       
switchoff/segs_c_6_N_31[6]                                   NET DELAY           3.899                 24.863  1       
switchoff/seg_i7/DO0                                         ENDPOINT            0.000                 24.863  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i7/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(24.862)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.100  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i6/DO0  (IOLOGIC_IOL_L10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 90.5% (route), 9.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.126 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          13.681                 20.568  10      
switchoff/mux_11_i6_3_lut/C->switchoff/mux_11_i6_3_lut/Z
                                          SLICE_R16C5A       A1_TO_F1_DELAY      0.449                 21.017  1       
switchoff/segs_c_6_N_31[5]                                   NET DELAY           3.820                 24.837  1       
switchoff/seg_i6/DO0                                         ENDPOINT            0.000                 24.837  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i6/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(24.836)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.126  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i5/DO0  (IOLOGIC_IOL_L14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 90.1% (route), 9.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 22.893 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          13.628                 20.515  10      
switchoff/mux_11_i5_3_lut/C->switchoff/mux_11_i5_3_lut/Z
                                          SLICE_R16C2C       B1_TO_F1_DELAY      0.449                 20.964  1       
switchoff/segs_c_6_N_31[4]                                   NET DELAY           3.106                 24.070  1       
switchoff/seg_i5/DO0                                         ENDPOINT            0.000                 24.070  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i5/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(24.069)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   22.893  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i1/DO0  (IOLOGIC_IOL_L17A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 89.6% (route), 10.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.831 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          13.628                 20.515  10      
switchoff/mux_11_i1_3_lut/C->switchoff/mux_11_i1_3_lut/Z
                                          SLICE_R17C2C       B1_TO_F1_DELAY      0.449                 20.964  1       
switchoff/segs_c_6_N_31[0]                                   NET DELAY           2.168                 23.132  1       
switchoff/seg_i1/DO0                                         ENDPOINT            0.000                 23.132  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i1/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(23.131)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.831  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i4/DO0  (IOLOGIC_IOL_L18A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 89.6% (route), 10.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 23.831 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          13.628                 20.515  10      
switchoff/mux_11_i4_3_lut/C->switchoff/mux_11_i4_3_lut/Z
                                          SLICE_R17C2A       B1_TO_F1_DELAY      0.449                 20.964  1       
switchoff/segs_c_6_N_31[3]                                   NET DELAY           2.168                 23.132  1       
switchoff/seg_i4/DO0                                         ENDPOINT            0.000                 23.132  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i4/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(23.131)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   23.831  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/power_i2/DO0  (IOLOGIC_IOL_L9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 88.7% (route), 11.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY          12.187                 19.074  10      
switchoff/i10_1_lut/A->switchoff/i10_1_lut/Z
                                          SLICE_R9C2B        D0_TO_F0_DELAY      0.449                 19.523  1       
switchoff/power_c_1_N_30                                     NET DELAY           2.168                 21.691  1       
switchoff/power_i2/DO0                                       ENDPOINT            0.000                 21.691  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/power_i2/OUTCLK                                    CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(21.690)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.272  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i2/DO0  (IOLOGIC_IOL_L19B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.537 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY           8.327                 15.214  10      
switchoff/mux_11_i2_3_lut/C->switchoff/mux_11_i2_3_lut/Z
                                          SLICE_R19C3A       B1_TO_F1_DELAY      0.449                 15.663  1       
switchoff/segs_c_6_N_31[1]                                   NET DELAY           2.763                 18.426  1       
switchoff/seg_i2/DO0                                         ENDPOINT            0.000                 18.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i2/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(18.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.537  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/seg_i3/DO0  (IOLOGIC_IOL_L22B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.537 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY           7.785                 14.672  10      
switchoff/mux_11_i3_3_lut/C->switchoff/mux_11_i3_3_lut/Z
                                          SLICE_R19C5D       B1_TO_F1_DELAY      0.449                 15.121  1       
switchoff/segs_c_6_N_31[2]                                   NET DELAY           3.305                 18.426  1       
switchoff/seg_i3/DO0                                         ENDPOINT            0.000                 18.426  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/seg_i3/OUTCLK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(18.425)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.537  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/power_i1/DO0  (IOLOGIC_IOL_L7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 87.1% (route), 12.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY           5.499                  5.499  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY     1.388                  6.887  10      
switchoff/counter[16]                                        NET DELAY           9.398                 16.285  10      
switchoff/power_i1/DO0                                       ENDPOINT            0.000                 16.285  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY           5.499                 47.165  19      
switchoff/power_i1/OUTCLK                                    CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.186)                 46.979  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.979  
Arrival Time                                                                                        -(16.284)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.694  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i1/Q  (SLICE_R6C29A)
Path End         : switchoff/counter_8_37__i17/D  (SLICE_R6C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.313 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
switchoff/int_osc                                            NET DELAY               5.499                  5.499  19      
switchoff/counter_8_37__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
switchoff/counter_8_37__i1/CK->switchoff/counter_8_37__i1/Q
                                          SLICE_R6C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
switchoff/n17                                                NET DELAY               2.022                  8.909  1       
switchoff/counter_8_37_add_4_1/C1->switchoff/counter_8_37_add_4_1/CO1
                                          SLICE_R6C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
switchoff/n288                                               NET DELAY               0.000                  9.252  2       
switchoff/counter_8_37_add_4_3/CI0->switchoff/counter_8_37_add_4_3/CO0
                                          SLICE_R6C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
switchoff/n764                                               NET DELAY               0.000                  9.529  2       
switchoff/counter_8_37_add_4_3/CI1->switchoff/counter_8_37_add_4_3/CO1
                                          SLICE_R6C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
switchoff/n290                                               NET DELAY               0.000                  9.806  2       
switchoff/counter_8_37_add_4_5/CI0->switchoff/counter_8_37_add_4_5/CO0
                                          SLICE_R6C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
switchoff/n767                                               NET DELAY               0.000                 10.083  2       
switchoff/counter_8_37_add_4_5/CI1->switchoff/counter_8_37_add_4_5/CO1
                                          SLICE_R6C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
switchoff/n292                                               NET DELAY               0.000                 10.360  2       
switchoff/counter_8_37_add_4_7/CI0->switchoff/counter_8_37_add_4_7/CO0
                                          SLICE_R6C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
switchoff/n770                                               NET DELAY               0.000                 10.637  2       
switchoff/counter_8_37_add_4_7/CI1->switchoff/counter_8_37_add_4_7/CO1
                                          SLICE_R6C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
switchoff/n294                                               NET DELAY               0.555                 11.469  2       
switchoff/counter_8_37_add_4_9/CI0->switchoff/counter_8_37_add_4_9/CO0
                                          SLICE_R6C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
switchoff/n773                                               NET DELAY               0.000                 11.746  2       
switchoff/counter_8_37_add_4_9/CI1->switchoff/counter_8_37_add_4_9/CO1
                                          SLICE_R6C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
switchoff/n296                                               NET DELAY               0.000                 12.023  2       
switchoff/counter_8_37_add_4_11/CI0->switchoff/counter_8_37_add_4_11/CO0
                                          SLICE_R6C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
switchoff/n776                                               NET DELAY               0.000                 12.300  2       
switchoff/counter_8_37_add_4_11/CI1->switchoff/counter_8_37_add_4_11/CO1
                                          SLICE_R6C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
switchoff/n298                                               NET DELAY               0.000                 12.577  2       
switchoff/counter_8_37_add_4_13/CI0->switchoff/counter_8_37_add_4_13/CO0
                                          SLICE_R6C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
switchoff/n779                                               NET DELAY               0.000                 12.854  2       
switchoff/counter_8_37_add_4_13/CI1->switchoff/counter_8_37_add_4_13/CO1
                                          SLICE_R6C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
switchoff/n300                                               NET DELAY               0.000                 13.131  2       
switchoff/counter_8_37_add_4_15/CI0->switchoff/counter_8_37_add_4_15/CO0
                                          SLICE_R6C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
switchoff/n782                                               NET DELAY               0.000                 13.408  2       
switchoff/counter_8_37_add_4_15/CI1->switchoff/counter_8_37_add_4_15/CO1
                                          SLICE_R6C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
switchoff/n302                                               NET DELAY               0.555                 14.240  2       
switchoff/counter_8_37_add_4_17/CI0->switchoff/counter_8_37_add_4_17/CO0
                                          SLICE_R6C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
switchoff/n785                                               NET DELAY               0.661                 15.178  2       
switchoff/counter_8_37_add_4_17/D1->switchoff/counter_8_37_add_4_17/S1
                                          SLICE_R6C31A       D1_TO_F1_DELAY          0.476                 15.654  1       
switchoff/n73[16]                                            NET DELAY               0.000                 15.654  1       
switchoff/counter_8_37__i17/D                                ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  19      
switchoff/int_osc                                            NET DELAY               5.499                 47.165  19      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.313  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
switchoff/counter_8_37__i8/D             |    1.913 ns 
switchoff/counter_8_37__i9/D             |    1.913 ns 
switchoff/counter_8_37__i10/D            |    1.913 ns 
switchoff/counter_8_37__i11/D            |    1.913 ns 
switchoff/counter_8_37__i12/D            |    1.913 ns 
switchoff/counter_8_37__i13/D            |    1.913 ns 
switchoff/counter_8_37__i14/D            |    1.913 ns 
switchoff/counter_8_37__i15/D            |    1.913 ns 
switchoff/counter_8_37__i16/D            |    1.913 ns 
switchoff/counter_8_37__i17/D            |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : switchoff/counter_8_37__i8/Q  (SLICE_R6C30A)
Path End         : switchoff/counter_8_37__i8/D  (SLICE_R6C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i8/CK   switchoff/counter_8_37__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i8/CK->switchoff/counter_8_37__i8/Q
                                          SLICE_R6C30A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
switchoff/n10                                                NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_9/C0->switchoff/counter_8_37_add_4_9/S0
                                          SLICE_R6C30A       C0_TO_F0_DELAY   0.252                  4.997  1       
switchoff/n73[7]                                             NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i8/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i8/CK   switchoff/counter_8_37__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i9/Q  (SLICE_R6C30A)
Path End         : switchoff/counter_8_37__i9/D  (SLICE_R6C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i8/CK   switchoff/counter_8_37__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i9/CK->switchoff/counter_8_37__i9/Q
                                          SLICE_R6C30A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
switchoff/n9                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_9/C1->switchoff/counter_8_37_add_4_9/S1
                                          SLICE_R6C30A       C1_TO_F1_DELAY   0.252                  4.997  1       
switchoff/n73[8]                                             NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i9/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i8/CK   switchoff/counter_8_37__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i10/Q  (SLICE_R6C30B)
Path End         : switchoff/counter_8_37__i10/D  (SLICE_R6C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i10/CK   switchoff/counter_8_37__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i10/CK->switchoff/counter_8_37__i10/Q
                                          SLICE_R6C30B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
switchoff/n8                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_11/C0->switchoff/counter_8_37_add_4_11/S0
                                          SLICE_R6C30B       C0_TO_F0_DELAY   0.252                  4.997  1       
switchoff/n73[9]                                             NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i10/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i10/CK   switchoff/counter_8_37__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i11/Q  (SLICE_R6C30B)
Path End         : switchoff/counter_8_37__i11/D  (SLICE_R6C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i10/CK   switchoff/counter_8_37__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i11/CK->switchoff/counter_8_37__i11/Q
                                          SLICE_R6C30B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
switchoff/n7                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_11/C1->switchoff/counter_8_37_add_4_11/S1
                                          SLICE_R6C30B       C1_TO_F1_DELAY   0.252                  4.997  1       
switchoff/n73[10]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i11/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i10/CK   switchoff/counter_8_37__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i12/Q  (SLICE_R6C30C)
Path End         : switchoff/counter_8_37__i12/D  (SLICE_R6C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i12/CK   switchoff/counter_8_37__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i12/CK->switchoff/counter_8_37__i12/Q
                                          SLICE_R6C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
switchoff/n6                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_13/C0->switchoff/counter_8_37_add_4_13/S0
                                          SLICE_R6C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
switchoff/n73[11]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i12/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i12/CK   switchoff/counter_8_37__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i13/Q  (SLICE_R6C30C)
Path End         : switchoff/counter_8_37__i13/D  (SLICE_R6C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i12/CK   switchoff/counter_8_37__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i13/CK->switchoff/counter_8_37__i13/Q
                                          SLICE_R6C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
switchoff/n5                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_13/C1->switchoff/counter_8_37_add_4_13/S1
                                          SLICE_R6C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
switchoff/n73[12]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i13/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i12/CK   switchoff/counter_8_37__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i14/Q  (SLICE_R6C30D)
Path End         : switchoff/counter_8_37__i14/D  (SLICE_R6C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i14/CK   switchoff/counter_8_37__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i14/CK->switchoff/counter_8_37__i14/Q
                                          SLICE_R6C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
switchoff/n4                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_15/C0->switchoff/counter_8_37_add_4_15/S0
                                          SLICE_R6C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
switchoff/n73[13]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i14/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i14/CK   switchoff/counter_8_37__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i15/Q  (SLICE_R6C30D)
Path End         : switchoff/counter_8_37__i15/D  (SLICE_R6C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i14/CK   switchoff/counter_8_37__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i15/CK->switchoff/counter_8_37__i15/Q
                                          SLICE_R6C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
switchoff/n3                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_15/C1->switchoff/counter_8_37_add_4_15/S1
                                          SLICE_R6C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
switchoff/n73[14]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i15/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i14/CK   switchoff/counter_8_37__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i16/Q  (SLICE_R6C31A)
Path End         : switchoff/counter_8_37__i16/D  (SLICE_R6C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i16/CK->switchoff/counter_8_37__i16/Q
                                          SLICE_R6C31A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
switchoff/n2                                                 NET DELAY        0.882                  4.745  1       
switchoff/counter_8_37_add_4_17/C0->switchoff/counter_8_37_add_4_17/S0
                                          SLICE_R6C31A       C0_TO_F0_DELAY   0.252                  4.997  1       
switchoff/n73[15]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i16/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switchoff/counter_8_37__i17/Q  (SLICE_R6C31A)
Path End         : switchoff/counter_8_37__i17/D  (SLICE_R6C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
switchoff/counter_8_37__i17/CK->switchoff/counter_8_37__i17/Q
                                          SLICE_R6C31A       CLK_TO_Q1_DELAY  0.779                  3.863  10      
switchoff/counter[16]                                        NET DELAY        0.882                  4.745  10      
switchoff/counter_8_37_add_4_17/C1->switchoff/counter_8_37_add_4_17/S1
                                          SLICE_R6C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
switchoff/n73[16]                                            NET DELAY        0.000                  4.997  1       
switchoff/counter_8_37__i17/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
switchoff/int_osc                                            NET DELAY        3.084                  3.084  20      
{switchoff/counter_8_37__i16/CK   switchoff/counter_8_37__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



