<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>v_tpg</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>31</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>4296540143</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.318 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>44.138 sec</Worst-caseRealTimeLatency>
            <Interval-min>32</Interval-min>
            <Interval-max>4296540144</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:409</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>9</BRAM_18K>
            <DSP>13</DSP>
            <FF>11816</FF>
            <LUT>12092</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fid_in</name>
            <Object>fid_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fid</name>
            <Object>fid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>v_tpg</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_reg_unsigned_short_s_fu_722</InstName>
                    <ModuleName>reg_unsigned_short_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>722</ID>
                </Instance>
                <Instance>
                    <InstName>grp_v_tpgHlsDataFlow_fu_505</InstName>
                    <ModuleName>v_tpgHlsDataFlow</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>505</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>648</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_276</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>276</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_282</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>282</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_204</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>204</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>cond_fu_198_p2 icmp_ln850_fu_222_p2 j_4_fu_228_p2 or_ln854_fu_239_p2 select_ln880_fu_285_p3 select_ln880_1_fu_300_p3 select_ln880_2_fu_307_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_253</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>253</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln834_fu_288_p2 cmp10402_fu_374_p2 xor_ln897_fu_379_p2 icmp_ln845_fu_388_p2 i_4_fu_393_p2 select_ln897_fu_457_p3 and_ln897_fu_403_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>679</ID>
                        </Instance>
                        <Instance>
                            <InstName>tpgBackground_U0</InstName>
                            <ModuleName>tpgBackground</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>749</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542</InstName>
                                    <ModuleName>tpgBackground_Pipeline_VITIS_LOOP_565_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>542</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_reg_ap_uint_10_s_fu_2350</InstName>
                                            <ModuleName>reg_ap_uint_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2350</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_reg_int_s_fu_2620</InstName>
                                            <ModuleName>reg_int_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>2620</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>cmp121_i_fu_1911_p2 cmp2_i327_fu_1917_p2 cmp54_i_fu_1923_p2 cmp_i371_fu_1933_p2 cmp8_fu_1939_p2 icmp_ln565_fu_1988_p2 add_ln565_fu_1994_p2 icmp_ln1072_fu_2004_p2 grp_fu_2076_p0 grp_fu_2070_p0 add_ln570_fu_2680_p2 or_ln1746_fu_2034_p2 icmp_ln1746_fu_2040_p2 icmp_ln1751_fu_2187_p2 and_ln1751_fu_2193_p2 xor_ln1758_fu_3038_p2 add_ln1753_fu_2204_p2 icmp_ln1768_fu_2230_p2 add_ln1774_fu_2236_p2 add_ln1775_fu_3072_p2 add_ln1770_fu_2248_p2 or_ln1778_fu_3333_p2 and_ln1801_fu_3657_p2 phi_ln1811_fu_3661_p3 phi_ln1801_fu_3669_p3 select_ln552_fu_4247_p3 icmp_ln1674_fu_2046_p2 select_ln1674_fu_3681_p3 select_ln1678_fu_3688_p3 rampVal_2_loc_4_fu_3695_p3 sparsemux_7_16_10_1_1_U111 sparsemux_7_16_10_1_1_U112 sparsemux_7_16_10_1_1_U113 and_ln1707_fu_3763_p2 outpix_48_fu_3767_p3 select_ln1709_fu_3775_p3 rampVal_2_new_1_out xor_ln1839_fu_4285_p2 xor_ln1846_fu_3830_p2 xor_ln1853_fu_3866_p2 and_ln1862_fu_3880_p2 outpix_45_fu_3920_p3 or_ln1563_fu_2052_p2 icmp_ln1563_fu_2058_p2 icmp_ln1568_fu_2278_p2 and_ln1568_fu_2283_p2 add_ln1575_fu_3110_p2 add_ln1570_fu_2294_p2 icmp_ln1586_fu_2316_p2 sub_ln1592_fu_2321_p2 add_ln1593_fu_3140_p2 add_ln1588_fu_2332_p2 tBarSel_fu_3368_p2 outpix_31_fu_3944_p3 grp_fu_1855_p2 grp_fu_1860_p2 xor_ln565_2_fu_3955_p2 and_ln565_2_fu_3960_p2 or_ln565_2_fu_3966_p2 sparsemux_7_2_10_1_1_U114 outpix_42_fu_4327_p3 outpix_43_fu_4333_p3 add_ln1545_fu_4340_p2 mul_11ns_13ns_23_2_1_U103 urem_11ns_3ns_2_15_1_U100 sparsemux_7_2_9_1_1_U106 add_ln1281_fu_2834_p2 icmp_ln1281_fu_2854_p2 r_fu_2860_p3 mul_11ns_13ns_23_2_1_U104 urem_11ns_3ns_2_15_1_U101 sparsemux_7_2_9_1_1_U107 add_ln1285_fu_3185_p2 icmp_ln1285_fu_3205_p2 g_fu_3211_p3 mul_11ns_13ns_23_2_1_U105 urem_11ns_3ns_2_15_1_U102 sparsemux_7_2_9_1_1_U108 add_ln1289_fu_2944_p2 icmp_ln1289_fu_2964_p2 b_fu_2970_p3 mac_muladd_16ns_8ns_23ns_24_4_1_U122 mac_muladd_16ns_5ns_24ns_25_4_1_U124 mac_muladd_16ns_5ns_24ns_25_4_1_U124 mac_muladd_16ns_7ns_15ns_23_4_1_U119 mac_muladd_16ns_7ns_15ns_23_4_1_U119 mac_muladd_16ns_8ns_23ns_24_4_1_U122 mac_muladd_16ns_5ns_24ns_25_4_1_U124 mac_muladd_16ns_7s_18ns_23_4_1_U120 mac_muladd_16ns_8s_23s_24_4_1_U123 mac_muladd_16ns_7s_18ns_23_4_1_U120 mac_muladd_16ns_8s_23s_24_4_1_U123 add_ln1303_2_fu_4020_p2 mul_16ns_8s_24_2_1_U109 mac_muladd_16ns_6s_24s_24_4_1_U121 mac_muladd_16ns_6s_24s_24_4_1_U121 add_ln1304_fu_3509_p2 mac_muladd_16ns_6s_24s_24_4_1_U121 add_ln1304_2_fu_3522_p2 icmp_ln1305_fu_4379_p2 r_1_fu_4550_p3 icmp_ln1306_fu_4385_p2 select_ln1306_fu_4390_p3 icmp_ln1306_1_fu_4397_p2 g_1_fu_4560_p3 icmp_ln1307_fu_4046_p2 select_ln1307_fu_4403_p3 icmp_ln1307_1_fu_4409_p2 b_1_fu_4419_p3 outpix_62_fu_4567_p3 g_2_fu_4577_p3 outpix_61_fu_4427_p3 and_ln1449_fu_2082_p2 icmp_ln1454_fu_2363_p2 and_ln1454_fu_2368_p2 add_ln1461_fu_2373_p2 icmp_ln1473_fu_2088_p2 icmp_ln1478_fu_2547_p2 icmp_ln1483_fu_2553_p2 sub_ln1490_fu_2559_p2 add_ln1480_fu_2577_p2 or_ln1494_fu_2605_p2 grp_fu_1848_p3 grp_fu_1848_p3 or_ln1381_fu_2094_p2 icmp_ln1381_fu_2100_p2 icmp_ln1386_fu_2405_p2 and_ln1386_fu_2410_p2 add_ln1393_fu_3233_p2 add_ln1388_fu_2421_p2 icmp_ln1405_fu_2443_p2 sub_ln1411_fu_2448_p2 add_ln1412_fu_3267_p2 add_ln1407_fu_2459_p2 or_ln1415_fu_3406_p2 outpix_29_fu_4055_p3 grp_fu_1855_p2 grp_fu_1860_p2 xor_ln565_1_fu_4066_p2 and_ln565_1_fu_4071_p2 or_ln565_1_fu_4077_p2 sparsemux_7_2_10_1_1_U115 or_ln1330_fu_2106_p2 icmp_ln1330_fu_2112_p2 and_ln1337_fu_2118_p2 add_ln1341_fu_2650_p2 add_ln1343_fu_2630_p2 am_addmul_16ns_1s_16ns_17_4_1_U117 am_addmul_16ns_1s_16ns_17_4_1_U117 mac_muladd_16s_16s_16ns_16_4_1_U118 grp_fu_4715_p2 mac_muladd_16s_16s_16ns_16_4_1_U118 mul_20s_9ns_28_4_1_U110 sub_ln1356_fu_4442_p2 sub_ln1356_1_fu_4458_p2 select_ln1356_fu_4602_p3 outpix_53_fu_4609_p2 outpix_54_fu_4620_p3 add_ln1250_fu_2485_p2 icmp_ln1250_fu_2491_p2 add_ln1252_fu_2496_p2 sub_ln1256_fu_2502_p2 add_ln1257_fu_3426_p2 outpix_27_fu_4114_p3 grp_fu_1855_p2 grp_fu_1860_p2 xor_ln565_fu_4125_p2 and_ln565_fu_4130_p2 or_ln565_fu_4136_p2 sparsemux_7_2_10_1_1_U116 grp_fu_1848_p3 grp_fu_1848_p3 grp_fu_1848_p3 grp_fu_1848_p3 grp_fu_1848_p3 or_ln1095_fu_2124_p2 icmp_ln1095_fu_2130_p2 add_ln1101_fu_4169_p2 outpix_52_fu_4476_p3 outpix_19_fu_4483_p3 outpix_21_fu_4489_p3 add_ln1084_fu_4496_p2 icmp_ln736_fu_2136_p2 xor_ln736_1_fu_2142_p2 icmp_ln736_1_fu_2148_p2 and_ln736_fu_2154_p2 and_ln736_1_fu_2160_p2 xor_ln736_fu_2166_p2 or_ln736_fu_2172_p2 outpix_60_fu_4629_p3 outpix_59_fu_4636_p3 outpix_58_fu_4643_p3 redYuv_U grnYuv_U bluYuv_U blkYuv_U whiYuv_U tpgBarSelRgb_r_U tpgBarSelYuv_y_U tpgBarSelRgb_g_U tpgBarSelYuv_u_U tpgBarSelYuv_v_U tpgBarSelRgb_b_U tpgSinTableArray_U tpgTartanBarArray_U whiYuv_1_U blkYuv_1_U tpgSinTableArray_9bit_0_U tpgSinTableArray_9bit_1_U tpgSinTableArray_9bit_2_U tpgCheckerBoardArray_U DPtpgBarSelRgb_VESA_r_U DPtpgBarSelRgb_VESA_g_U DPtpgBarSelRgb_VESA_b_U DPtpgBarArray_U DPtpgBarSelRgb_CEA_r_U DPtpgBarSelRgb_CEA_g_U DPtpgBarSelRgb_CEA_b_U DPtpgBarSelYuv_601_y_U DPtpgBarSelYuv_601_v_U DPtpgBarSelYuv_601_u_U DPtpgBarSelYuv_709_y_U DPtpgBarSelYuv_709_v_U DPtpgBarSelYuv_709_u_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cmp2_i_fu_910_p2 conv2_i_i10_i267_fu_915_p3 conv2_i_i_i_cast_cast_fu_923_p3 conv2_i_i10_i270_fu_931_p3 conv2_i_i_i271_cast_cast_fu_939_p3 conv2_i_i10_i285_cast_cast_cast_cast_fu_947_p3 conv2_i_i_i286_fu_955_p3 conv2_i_i_i299_fu_963_p3 conv2_i_i_i313_fu_971_p3 add_i_fu_982_p2 add2_i_fu_997_p2 barWidthMinSamples_fu_1012_p2 add5_i_fu_741_p2 icmp_fu_757_p2 sub_i_i_i_fu_1024_p2 sub35_i_fu_1030_p2 sub10_i_fu_1036_p2 outpix_10_fu_1046_p3 cmp136_i_fu_1074_p2 icmp_ln563_fu_1082_p2 add_ln563_fu_1087_p2 ult_fu_1106_p2 rev_fu_1182_p2 ult348_fu_1111_p2 rev349_fu_1188_p2 cmp12_i_fu_1120_p2 cmp11_i_fu_1126_p2 add_i410_fu_1131_p2 add_ln750_fu_1144_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tpgForeground_U0</InstName>
                            <ModuleName>tpgForeground</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>895</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220</InstName>
                                    <ModuleName>tpgForeground_Pipeline_VITIS_LOOP_774_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>220</ID>
                                    <BindInstances>tobool_fu_365_p2 and26_i_fu_371_p2 and10_i_fu_377_p2 and4_i_fu_383_p2 icmp_ln774_fu_397_p2 x_2_fu_403_p2 or_ln1884_fu_413_p2 icmp_ln1884_fu_419_p2 sub_ln1914_fu_462_p2 add_ln1912_fu_467_p2 icmp_ln1889_fu_472_p2 icmp_ln1894_fu_489_p2 sub_ln1918_fu_516_p2 add_ln1916_fu_521_p2 icmp_ln1901_fu_526_p2 icmp_ln1906_fu_537_p2 boxRight_fu_617_p2 boxBottom_fu_622_p2 icmp_ln1932_fu_627_p2 xor_ln1932_fu_632_p2 icmp_ln1932_1_fu_638_p2 icmp_ln1937_fu_643_p2 xor_ln1937_fu_648_p2 icmp_ln1937_1_fu_654_p2 and_ln1942_2_fu_659_p2 and_ln1942_1_fu_665_p2 and_ln1942_fu_671_p2 and_ln1947_fu_677_p2 pixOut_5_fu_681_p3 icmp_ln1963_fu_425_p2 or_ln1963_fu_431_p2 select_ln1975_fu_437_p3 pixOut_9_fu_687_p3 pixOut_10_fu_694_p3 pixOut_11_fu_701_p3 pixOut_12_fu_708_p3 pixOut_13_fu_715_p3 pixOut_14_fu_722_p3 whiYuv_2_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cmp31_i_fu_330_p2 conv2_i_i_i129_fu_335_p3 hMax_fu_343_p2 vMax_fu_347_p2 icmp_fu_301_p2 icmp_ln772_fu_361_p2 y_2_fu_366_p2 cmp2_i_fu_372_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>MultiPixStream2AXIvideo_U0</InstName>
                            <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>926</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173</InstName>
                                    <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>173</ID>
                                    <BindInstances>icmp_ln981_fu_258_p2 j_2_fu_263_p2 axi_last_fu_269_p2 counter icmp_ln1020_fu_339_p2 icmp_ln1020_1_fu_344_p2 sparsemux_7_2_11_1_1_U316 sparsemux_7_2_10_1_1_x_U317 sparsemux_7_2_10_1_1_x_U318</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_i_fu_207_p2 cmp104_i_fu_213_p2 cmp20177_i_fu_219_p2 switch_i_fu_225_p2 icmp_ln1038_fu_249_p2 icmp_ln1038_1_fu_255_p2 icmp_ln979_fu_288_p2 i_2_fu_293_p2 and_ln1038_fu_322_p2 or_ln1038_fu_327_p2 xor_ln1053_fu_332_p2 select_ln1051_fu_338_p3 select_ln1038_fu_344_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>field_id_val11_c_U fid_in_val12_c_U passthruStartX_val13_c_U passthruStartY_val14_c_U passthruEndX_val15_c_U passthruEndY_val16_c_U bckgndId_val19_c_U ovrlayId_val20_c_U maskId_val21_c_U motionSpeed_val23_c7_U crossHairX_val28_c_U crossHairY_val29_c_U ZplateHorContStart_val30_c_U ZplateHorContDelta_val31_c_U ZplateVerContStart_val32_c_U ZplateVerContDelta_val33_c_U boxSize_val34_c_U boxColorR_val35_c_U boxColorG_val36_c_U boxColorB_val37_c_U dpDynamicRange_val38_c_U dpYUVCoef_val39_c_U srcYUV_U height_val5_c4_U width_val10_c6_U enableInput_val18_c_U colorFormat_val27_c9_U bckgndYUV_U height_val5_c3_U width_val10_c5_U motionSpeed_val23_c_U colorFormat_val27_c8_U ovrlayYUV_U height_val5_c_U width_val10_c_U colorFormat_val27_c_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln500_fu_728_p2 add_ln502_fu_738_p2 icmp_ln503_fu_744_p2 icmp_ln505_fu_763_p2 add_ln507_fu_769_p2 select_ln505_fu_775_p3 CTRL_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.667 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.667 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.667 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis/2024.2/common/technology/autopilot\utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>4.87</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_start>
                            <Name>loop_wait_for_start</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:837</SourceLocation>
                        </loop_wait_for_start>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.001 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.328 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4096</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 4097</Latency>
                        <AbsoluteTimeLatency>6.667 ns ~ 27.315 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_width>
                            <Name>loop_width</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850</SourceLocation>
                        </loop_width>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cond_fu_198_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln850_fu_222_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln850" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_228_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_width" OPTYPE="or" PRAGMA="" RTLNAME="or_ln854_fu_239_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln854" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_width" OPTYPE="select" PRAGMA="" RTLNAME="select_ln880_fu_285_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln880" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_width" OPTYPE="select" PRAGMA="" RTLNAME="select_ln880_1_fu_300_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln880_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_width" OPTYPE="select" PRAGMA="" RTLNAME="select_ln880_2_fu_307_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln880_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>4.87</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_wait_for_eol>
                            <Name>loop_wait_for_eol</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897</SourceLocation>
                        </loop_wait_for_eol>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8868966</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.129 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8868966</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8868960</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 59.129 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>4106</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 4106</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_224</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_253</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_height>
                            <Name>loop_height</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897</SourceLocation>
                        </loop_height>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>194</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>504</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln834_fu_288_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln834" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp10402_fu_374_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp10402" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln897_fu_379_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln897" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln845_fu_388_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln845" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_393_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loop_height" OPTYPE="select" PRAGMA="" RTLNAME="select_ln897_fu_457_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln897" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_height" OPTYPE="and" PRAGMA="" RTLNAME="and_ln897_fu_403_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln897" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reg_ap_uint_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.667 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.667 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.667 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis/2024.2/common/technology/autopilot\utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reg_int_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.667 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.667 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.667 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis/2024.2/common/technology/autopilot\utils/x_hls_utils.h:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>tpgBackground_Pipeline_VITIS_LOOP_565_2</Name>
            <Loops>
                <VITIS_LOOP_565_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>32789</Average-caseLatency>
                    <Worst-caseLatency>65557</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.226 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.337 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.673 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 65536</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_565_2>
                        <Name>VITIS_LOOP_565_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>20 ~ 65555</Latency>
                        <AbsoluteTimeLatency>0.205 us ~ 0.673 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_reg_ap_uint_10_s_fu_2350</Instance>
                            <Instance>grp_reg_int_s_fu_2620</Instance>
                        </InstanceList>
                    </VITIS_LOOP_565_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_565_2>
                            <Name>VITIS_LOOP_565_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736</SourceLocation>
                        </VITIS_LOOP_565_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>5328</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>5244</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp121_i_fu_1911_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp121_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp2_i327_fu_1917_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2_i327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp54_i_fu_1923_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp54_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i371_fu_1933_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i371" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp8_fu_1939_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln565_fu_1988_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln565_fu_1994_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln565" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1072_fu_2004_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1072" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2076_p0" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln552" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2070_p0" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln552_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_2680_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:570" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln570" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1746_fu_2034_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1746" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1746_fu_2040_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1746" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1746" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln1751_fu_2187_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1751" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1751" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1751_fu_2193_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1751" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1751" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1758_fu_3038_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1758" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1758" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1753_fu_2204_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1753" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1753" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1768_fu_2230_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1768" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1768" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1774_fu_2236_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1774" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1774" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1775_fu_3072_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1775" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1770_fu_2248_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1770" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1770" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1778_fu_3333_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1778" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1778" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1801_fu_3657_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1801" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1801" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="phi_ln1811_fu_3661_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1801" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln1811" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="phi_ln1801_fu_3669_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1801" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln1801" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln552_fu_4247_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1674_fu_2046_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1674" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1674_fu_3681_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1674" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1678_fu_3688_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1678" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1678" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="rampVal_2_loc_4_fu_3695_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1678" STORAGESUBTYPE="" URAM="0" VARIABLE="rampVal_2_loc_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_16_10_1_1_U111" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_16_10_1_1_U112" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_16_10_1_1_U113" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1702" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1707_fu_3763_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1707" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1707" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_48_fu_3767_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1707" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1709_fu_3775_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1709" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1709" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="rampVal_2_new_1_out" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1709" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1709" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1839_fu_4285_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1839" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1846_fu_3830_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1846" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1846" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1853_fu_3866_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1853" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1853" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1862_fu_3880_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1862" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_45_fu_3920_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1563_fu_2052_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1563_fu_2058_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1568_fu_2278_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1568" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1568_fu_2283_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1568" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1575_fu_3110_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1575" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1570_fu_2294_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1570" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1570" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1586_fu_2316_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1586" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1586" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1592_fu_2321_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1592" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1593_fu_3140_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1593" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1588_fu_2332_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1588" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1588" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="tBarSel_fu_3368_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596" STORAGESUBTYPE="" URAM="0" VARIABLE="tBarSel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_31_fu_3944_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1855_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1603" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setne" PRAGMA="" RTLNAME="grp_fu_1860_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1603_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln565_2_fu_3955_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln565_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln565_2_fu_3960_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln565_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln565_2_fu_3966_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln565_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_10_1_1_U114" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_42_fu_4327_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1532" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_43_fu_4333_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1540" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1545_fu_4340_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_2_1_U103" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="14" LOOP="VITIS_LOOP_565_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_11ns_3ns_2_15_1_U100" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln1281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_9_1_1_U106" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1281_fu_2834_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1281_fu_2854_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="r_fu_2860_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281" STORAGESUBTYPE="" URAM="0" VARIABLE="r" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_2_1_U104" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="14" LOOP="VITIS_LOOP_565_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_11ns_3ns_2_15_1_U101" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln1285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_9_1_1_U107" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1285_fu_3185_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1285_fu_3205_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="g_fu_3211_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285" STORAGESUBTYPE="" URAM="0" VARIABLE="g" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_2_1_U105" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="14" LOOP="VITIS_LOOP_565_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_11ns_3ns_2_15_1_U102" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln1289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_9_1_1_U108" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1289_fu_2944_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1289_fu_2964_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="b_fu_2970_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_8ns_23ns_24_4_1_U122" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_5ns_24ns_25_4_1_U124" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1302_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_16ns_5ns_24ns_25_4_1_U124" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln1302_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_7ns_15ns_23_4_1_U119" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1302_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_7ns_15ns_23_4_1_U119" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_8ns_23ns_24_4_1_U122" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1302_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_5ns_24ns_25_4_1_U124" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1302_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_7s_18ns_23_4_1_U120" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_8s_23s_24_4_1_U123" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1303_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_7s_18ns_23_4_1_U120" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_8s_23s_24_4_1_U123" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1303_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1303_2_fu_4020_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1303_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_8s_24_2_1_U109" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_6s_24s_24_4_1_U121" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1304_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16ns_6s_24s_24_4_1_U121" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln1304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1304_fu_3509_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_6s_24s_24_4_1_U121" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1304_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1304_2_fu_3522_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1304_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln1305_fu_4379_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1305" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="r_1_fu_4550_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1305" STORAGESUBTYPE="" URAM="0" VARIABLE="r_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1306_fu_4385_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1306_fu_4390_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1306_1_fu_4397_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1306_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="g_1_fu_4560_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306" STORAGESUBTYPE="" URAM="0" VARIABLE="g_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1307_fu_4046_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1307" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1307_fu_4403_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1307" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1307_1_fu_4409_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1307" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1307_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="b_1_fu_4419_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1307" STORAGESUBTYPE="" URAM="0" VARIABLE="b_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_62_fu_4567_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1280" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="g_2_fu_4577_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284" STORAGESUBTYPE="" URAM="0" VARIABLE="g_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_61_fu_4427_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1288" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1449_fu_2082_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1449" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1454_fu_2363_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1454" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1454_fu_2368_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1454" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1461_fu_2373_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1461" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1461" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1473_fu_2088_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1473" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1478_fu_2547_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1478" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1478" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1483_fu_2553_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1483" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1490_fu_2559_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1490" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1480_fu_2577_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1480" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1494_fu_2605_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1494" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1494" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1519" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1381_fu_2094_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1381" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1381_fu_2100_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1381" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1386_fu_2405_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1386_fu_2410_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_fu_3233_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1393" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1388_fu_2421_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1388" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1388" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1405_fu_2443_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1405" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1405" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1411_fu_2448_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1411" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1412_fu_3267_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1412" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1407_fu_2459_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1407" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1415_fu_3406_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1415" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_29_fu_4055_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1855_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setne" PRAGMA="" RTLNAME="grp_fu_1860_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1422_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln565_1_fu_4066_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln565_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln565_1_fu_4071_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln565_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln565_1_fu_4077_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln565_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_10_1_1_U115" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1330_fu_2106_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1330" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1330" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1330_fu_2112_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1330" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1330" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1337_fu_2118_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1337" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1337" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1341_fu_2650_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1343_fu_2630_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16ns_1s_16ns_17_4_1_U117" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1347" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16ns_1s_16ns_17_4_1_U117" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1347" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U118" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1347_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4715_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U118" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347" STORAGESUBTYPE="" URAM="0" VARIABLE="add34_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_565_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_9ns_28_4_1_U110" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1356_fu_4442_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1356_1_fu_4458_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1356_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1356_fu_4602_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1356" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1356" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="outpix_53_fu_4609_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1359" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_54_fu_4620_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1361" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1250_fu_2485_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1250_fu_2491_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1252_fu_2496_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1256_fu_2502_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1256" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1257_fu_3426_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_27_fu_4114_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_1855_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setne" PRAGMA="" RTLNAME="grp_fu_1860_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1262_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln565_fu_4125_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln565_fu_4130_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln565_fu_4136_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_10_1_1_U116" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1165" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_1848_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1095_fu_2124_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1095" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1095" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1095_fu_2130_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1095" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1095" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1101_fu_4169_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_52_fu_4476_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_19_fu_4483_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_21_fu_4489_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1079" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1084_fu_4496_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1084" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln736_fu_2136_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln736" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln736_1_fu_2142_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln736_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln736_1_fu_2148_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln736_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln736_fu_2154_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln736" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln736_1_fu_2160_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln736_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln736_fu_2166_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln736" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln736_fu_2172_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln736" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_60_fu_4629_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_59_fu_4636_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_565_2" OPTYPE="select" PRAGMA="" RTLNAME="outpix_58_fu_4643_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_58" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="redYuv_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="redYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="grnYuv_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="grnYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bluYuv_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bluYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="blkYuv_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="blkYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="whiYuv_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="whiYuv" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelRgb_r_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelRgb_r" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelYuv_y_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelYuv_y" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelRgb_g_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelRgb_g" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelYuv_u_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelYuv_u" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelYuv_v_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelYuv_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgBarSelRgb_b_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgBarSelRgb_b" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgSinTableArray_U" SOURCE="" STORAGESIZE="20 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgSinTableArray" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgTartanBarArray_U" SOURCE="" STORAGESIZE="3 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgTartanBarArray" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="whiYuv_1_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="whiYuv_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="blkYuv_1_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="blkYuv_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tpgSinTableArray_9bit_0_U" SOURCE="" STORAGESIZE="8 683 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="tpgSinTableArray_9bit_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tpgSinTableArray_9bit_1_U" SOURCE="" STORAGESIZE="8 683 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="tpgSinTableArray_9bit_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tpgSinTableArray_9bit_2_U" SOURCE="" STORAGESIZE="9 683 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="tpgSinTableArray_9bit_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="tpgCheckerBoardArray_U" SOURCE="" STORAGESIZE="2 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="tpgCheckerBoardArray" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_VESA_r_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_VESA_r" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_VESA_g_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_VESA_g" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_VESA_b_U" SOURCE="" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_VESA_b" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarArray_U" SOURCE="" STORAGESIZE="3 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarArray" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_CEA_r_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_CEA_r" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_CEA_g_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_CEA_g" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelRgb_CEA_b_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelRgb_CEA_b" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_601_y_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_601_y" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_601_v_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_601_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_601_u_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_601_u" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_709_y_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_709_y" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_709_v_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_709_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DPtpgBarSelYuv_709_u_U" SOURCE="" STORAGESIZE="10 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="DPtpgBarSelYuv_709_u" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tpgBackground</Name>
            <Loops>
                <VITIS_LOOP_563_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1074528233</Average-caseLatency>
                    <Worst-caseLatency>4296540137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.546 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.039 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.138 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4296540137</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_563_1>
                        <Name>VITIS_LOOP_563_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4296540135</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 44.138 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>26</min>
                                <max>65561</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>26 ~ 65561</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_542</Instance>
                        </InstanceList>
                    </VITIS_LOOP_563_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_563_1>
                            <Name>VITIS_LOOP_563_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563</SourceLocation>
                        </VITIS_LOOP_563_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>6145</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>6030</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp2_i_fu_910_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i10_i267_fu_915_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i10_i267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i_cast_cast_fu_923_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i_cast_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i10_i270_fu_931_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i10_i270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i271_cast_cast_fu_939_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i271_cast_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i10_i285_cast_cast_cast_cast_fu_947_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i10_i285_cast_cast_cast_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i286_fu_955_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i299_fu_963_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i313_fu_971_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_fu_982_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add2_i_fu_997_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="barWidthMinSamples_fu_1012_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="barWidthMinSamples" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add5_i_fu_741_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_757_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_i_fu_1024_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub35_i_fu_1030_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub35_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub10_i_fu_1036_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub10_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="outpix_10_fu_1046_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750" STORAGESUBTYPE="" URAM="0" VARIABLE="outpix_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp136_i_fu_1074_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp136_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln563_fu_1082_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_fu_1087_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="setlt" PRAGMA="" RTLNAME="ult_fu_1106_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="ult" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="xor" PRAGMA="" RTLNAME="rev_fu_1182_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="rev" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="setlt" PRAGMA="" RTLNAME="ult348_fu_1111_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="ult348" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="xor" PRAGMA="" RTLNAME="rev349_fu_1188_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="rev349" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="setne" PRAGMA="" RTLNAME="cmp12_i_fu_1120_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp12_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp11_i_fu_1126_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp11_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_563_1" OPTYPE="add" PRAGMA="" RTLNAME="add_i410_fu_1131_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i410" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln750_fu_1144_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln750" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tpgForeground_Pipeline_VITIS_LOOP_774_2</Name>
            <Loops>
                <VITIS_LOOP_774_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>5.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>32771</Average-caseLatency>
                    <Worst-caseLatency>65539</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 65536</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_774_2>
                        <Name>VITIS_LOOP_774_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65537</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_774_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_774_2>
                            <Name>VITIS_LOOP_774_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788</SourceLocation>
                        </VITIS_LOOP_774_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>298</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>812</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="tobool_fu_365_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tobool" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and26_i_fu_371_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="and26_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and10_i_fu_377_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="and10_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and4_i_fu_383_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="and4_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln774_fu_397_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln774" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_403_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1884_fu_413_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1884_fu_419_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1914_fu_462_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1914" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1912_fu_467_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1912" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1889_fu_472_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1889" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1894_fu_489_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1894" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1918_fu_516_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1918" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1916_fu_521_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1916" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1901_fu_526_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1901" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1906_fu_537_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1906" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="add" PRAGMA="" RTLNAME="boxRight_fu_617_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926" STORAGESUBTYPE="" URAM="0" VARIABLE="boxRight" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="add" PRAGMA="" RTLNAME="boxBottom_fu_622_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928" STORAGESUBTYPE="" URAM="0" VARIABLE="boxBottom" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1932_fu_627_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1932" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1932_fu_632_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1932" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1932_1_fu_638_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1932_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1937_fu_643_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1937" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1937_fu_648_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1937" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1937_1_fu_654_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1937_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1942_2_fu_659_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1942_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1942_1_fu_665_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1942_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1942_fu_671_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1942" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1947_fu_677_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1947" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_5_fu_681_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1963_fu_425_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1963" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1963_fu_431_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1963" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1975_fu_437_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1975" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_9_fu_687_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1989" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_10_fu_694_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1991" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_11_fu_701_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1993" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_12_fu_708_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_13_fu_715_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_774_2" OPTYPE="select" PRAGMA="" RTLNAME="pixOut_14_fu_722_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778" STORAGESUBTYPE="" URAM="0" VARIABLE="pixOut_14" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="whiYuv_2_U" SOURCE="" STORAGESIZE="10 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="whiYuv_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tpgForeground</Name>
            <Loops>
                <VITIS_LOOP_772_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>5.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1073905660</Average-caseLatency>
                    <Worst-caseLatency>4295294972</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.160 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.637 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4295294972</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_772_1>
                        <Name>VITIS_LOOP_772_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4295294970</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 28.637 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>65542</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 65542</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220</Instance>
                        </InstanceList>
                    </VITIS_LOOP_772_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_772_1>
                            <Name>VITIS_LOOP_772_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772</SourceLocation>
                        </VITIS_LOOP_772_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>592</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1171</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp31_i_fu_330_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp31_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="conv2_i_i_i129_fu_335_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2_i_i_i129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="hMax_fu_343_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="hMax" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="vMax_fu_347_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="vMax" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_301_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_772_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln772_fu_361_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln772" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_772_1" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_366_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772" STORAGESUBTYPE="" URAM="0" VARIABLE="y_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_772_1" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp2_i_fu_372_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2_i" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2</Name>
            <Loops>
                <VITIS_LOOP_981_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 4100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_981_2>
                        <Name>VITIS_LOOP_981_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4096</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 4097</Latency>
                        <AbsoluteTimeLatency>6.667 ns ~ 27.315 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_981_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_981_2>
                            <Name>VITIS_LOOP_981_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1036~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399</SourceLocation>
                        </VITIS_LOOP_981_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln981_fu_258_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln981" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_263_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="seteq" PRAGMA="" RTLNAME="axi_last_fu_269_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:994" STORAGESUBTYPE="" URAM="0" VARIABLE="axi_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="add" PRAGMA="" RTLNAME="counter" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1005" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1020_fu_339_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1020" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1020_1_fu_344_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1020_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_11_1_1_U316" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1029" STORAGESUBTYPE="" URAM="0" VARIABLE="axi_data_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_10_1_1_x_U317" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_981_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_10_1_1_x_U318" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_979_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8862481</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.667 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.086 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8862481</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_979_1>
                        <Name>VITIS_LOOP_979_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8862480</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 59.086 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>4103</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 4103</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_173</Instance>
                        </InstanceList>
                    </VITIS_LOOP_979_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_979_1>
                            <Name>VITIS_LOOP_979_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979~D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399</SourceLocation>
                        </VITIS_LOOP_979_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>251</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>593</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_207_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp104_i_fu_213_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp104_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp20177_i_fu_219_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp20177_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="switch_i_fu_225_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="switch_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln1038_fu_249_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1038" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln1038_1_fu_255_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1038_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln979_fu_288_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln979" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_293_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1038_fu_322_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln1038" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1038_fu_327_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln1038" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1053_fu_332_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1053" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln1053" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1051_fu_338_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1051" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1051" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_979_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1038_fu_344_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1038" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_tpgHlsDataFlow</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4296540138</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.138 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>3</min>
                            <max>4296540138</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3 ~ 4296540138</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:342</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>10752</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>11007</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>62</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="field_id_val11_c_U" SOURCE=":0" STORAGESIZE="16 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="field_id_val11_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fid_in_val12_c_U" SOURCE=":0" STORAGESIZE="1 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fid_in_val12_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="passthruStartX_val13_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="passthruStartX_val13_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="passthruStartY_val14_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="passthruStartY_val14_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="passthruEndX_val15_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="passthruEndX_val15_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="passthruEndY_val16_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="passthruEndY_val16_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bckgndId_val19_c_U" SOURCE=":0" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bckgndId_val19_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ovrlayId_val20_c_U" SOURCE=":0" STORAGESIZE="8 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ovrlayId_val20_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="maskId_val21_c_U" SOURCE=":0" STORAGESIZE="8 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="maskId_val21_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="motionSpeed_val23_c7_U" SOURCE=":0" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="motionSpeed_val23_c7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="crossHairX_val28_c_U" SOURCE=":0" STORAGESIZE="16 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="crossHairX_val28_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="crossHairY_val29_c_U" SOURCE=":0" STORAGESIZE="16 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="crossHairY_val29_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ZplateHorContStart_val30_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ZplateHorContStart_val30_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ZplateHorContDelta_val31_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ZplateHorContDelta_val31_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ZplateVerContStart_val32_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ZplateVerContStart_val32_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ZplateVerContDelta_val33_c_U" SOURCE=":0" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ZplateVerContDelta_val33_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boxSize_val34_c_U" SOURCE=":0" STORAGESIZE="16 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boxSize_val34_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boxColorR_val35_c_U" SOURCE=":0" STORAGESIZE="10 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boxColorR_val35_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boxColorG_val36_c_U" SOURCE=":0" STORAGESIZE="10 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boxColorG_val36_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boxColorB_val37_c_U" SOURCE=":0" STORAGESIZE="10 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boxColorB_val37_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dpDynamicRange_val38_c_U" SOURCE=":0" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dpDynamicRange_val38_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dpYUVCoef_val39_c_U" SOURCE=":0" STORAGESIZE="8 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dpYUVCoef_val39_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcYUV_U" SOURCE=":0" STORAGESIZE="30 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="srcYUV" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_val5_c4_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="height_val5_c4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_val10_c6_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="width_val10_c6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="enableInput_val18_c_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="enableInput_val18_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colorFormat_val27_c9_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colorFormat_val27_c9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bckgndYUV_U" SOURCE=":0" STORAGESIZE="30 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bckgndYUV" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_val5_c3_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="height_val5_c3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_val10_c5_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="width_val10_c5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="motionSpeed_val23_c_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="motionSpeed_val23_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colorFormat_val27_c8_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colorFormat_val27_c8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ovrlayYUV_U" SOURCE=":0" STORAGESIZE="30 16 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ovrlayYUV" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_val5_c_U" SOURCE=":0" STORAGESIZE="12 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="height_val5_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_val10_c_U" SOURCE=":0" STORAGESIZE="13 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="width_val10_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colorFormat_val27_c_U" SOURCE=":0" STORAGESIZE="8 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colorFormat_val27_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_tpg</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4296540143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.138 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 4296540144</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:409</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>11816</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>33</UTIL_FF>
                    <LUT>12092</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>68</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln500_fu_728_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln500" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_738_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln503_fu_744_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln503" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln505_fu_763_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln505" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln507_fu_769_p2" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln507" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln505_fu_775_p3" SOURCE="D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln505" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>srcYUV_U</Name>
            <ParentInst>grp_v_tpgHlsDataFlow_fu_505</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bckgndYUV_U</Name>
            <ParentInst>grp_v_tpgHlsDataFlow_fu_505</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ovrlayYUV_U</Name>
            <ParentInst>grp_v_tpgHlsDataFlow_fu_505</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export library="ip" vendor="xilinx.com" version="8.2"/>
        <config_rtl module_prefix="system_v_tpg_0_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;30&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="1" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="2" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="field_id" index="3" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="field_id" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fid_in" index="4" direction="in" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="fid_in" name="fid_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruStartX" index="5" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruStartX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruStartY" index="6" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruStartY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruEndX" index="7" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruEndX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruEndY" index="8" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruEndY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enableInput" index="9" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="enableInput" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bckgndId" index="10" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="bckgndId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ovrlayId" index="11" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ovrlayId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="maskId" index="12" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="maskId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="motionSpeed" index="13" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="motionSpeed" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colorFormat" index="14" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="colorFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="crossHairX" index="15" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="crossHairX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="crossHairY" index="16" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="crossHairY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateHorContStart" index="17" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateHorContStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateHorContDelta" index="18" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateHorContDelta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateVerContStart" index="19" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateVerContStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateVerContDelta" index="20" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateVerContDelta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxSize" index="21" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxSize" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorR" index="22" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorR" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorG" index="23" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorG" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorB" index="24" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorB" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dpDynamicRange" index="25" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="dpDynamicRange" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dpYUVCoef" index="26" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="dpYUVCoef" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bck_motion_en" index="27" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="bck_motion_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="28" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;30&gt;, 1, 1, 1, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fid" index="29" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="fid" name="fid" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="bckgndId" access="W" description="Data signal of bckgndId" range="32">
                    <fields>
                        <field offset="0" width="8" name="bckgndId" access="W" description="Bit 7 to 0 of bckgndId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="ovrlayId" access="W" description="Data signal of ovrlayId" range="32">
                    <fields>
                        <field offset="0" width="8" name="ovrlayId" access="W" description="Bit 7 to 0 of ovrlayId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="maskId" access="W" description="Data signal of maskId" range="32">
                    <fields>
                        <field offset="0" width="8" name="maskId" access="W" description="Bit 7 to 0 of maskId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="motionSpeed" access="W" description="Data signal of motionSpeed" range="32">
                    <fields>
                        <field offset="0" width="8" name="motionSpeed" access="W" description="Bit 7 to 0 of motionSpeed"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="colorFormat" access="W" description="Data signal of colorFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="colorFormat" access="W" description="Bit 7 to 0 of colorFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="crossHairX" access="W" description="Data signal of crossHairX" range="32">
                    <fields>
                        <field offset="0" width="16" name="crossHairX" access="W" description="Bit 15 to 0 of crossHairX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="crossHairY" access="W" description="Data signal of crossHairY" range="32">
                    <fields>
                        <field offset="0" width="16" name="crossHairY" access="W" description="Bit 15 to 0 of crossHairY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="ZplateHorContStart" access="W" description="Data signal of ZplateHorContStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateHorContStart" access="W" description="Bit 15 to 0 of ZplateHorContStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="ZplateHorContDelta" access="W" description="Data signal of ZplateHorContDelta" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateHorContDelta" access="W" description="Bit 15 to 0 of ZplateHorContDelta"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="ZplateVerContStart" access="W" description="Data signal of ZplateVerContStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateVerContStart" access="W" description="Bit 15 to 0 of ZplateVerContStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="ZplateVerContDelta" access="W" description="Data signal of ZplateVerContDelta" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateVerContDelta" access="W" description="Bit 15 to 0 of ZplateVerContDelta"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="boxSize" access="W" description="Data signal of boxSize" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxSize" access="W" description="Bit 15 to 0 of boxSize"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="boxColorR" access="W" description="Data signal of boxColorR" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorR" access="W" description="Bit 15 to 0 of boxColorR"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="boxColorG" access="W" description="Data signal of boxColorG" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorG" access="W" description="Bit 15 to 0 of boxColorG"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="boxColorB" access="W" description="Data signal of boxColorB" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorB" access="W" description="Bit 15 to 0 of boxColorB"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="enableInput" access="W" description="Data signal of enableInput" range="32">
                    <fields>
                        <field offset="0" width="8" name="enableInput" access="W" description="Bit 7 to 0 of enableInput"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="passthruStartX" access="W" description="Data signal of passthruStartX" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruStartX" access="W" description="Bit 15 to 0 of passthruStartX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="passthruStartY" access="W" description="Data signal of passthruStartY" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruStartY" access="W" description="Bit 15 to 0 of passthruStartY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="passthruEndX" access="W" description="Data signal of passthruEndX" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruEndX" access="W" description="Bit 15 to 0 of passthruEndX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="passthruEndY" access="W" description="Data signal of passthruEndY" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruEndY" access="W" description="Bit 15 to 0 of passthruEndY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="dpDynamicRange" access="W" description="Data signal of dpDynamicRange" range="32">
                    <fields>
                        <field offset="0" width="8" name="dpDynamicRange" access="W" description="Bit 7 to 0 of dpDynamicRange"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="dpYUVCoef" access="W" description="Data signal of dpYUVCoef" range="32">
                    <fields>
                        <field offset="0" width="8" name="dpYUVCoef" access="W" description="Bit 7 to 0 of dpYUVCoef"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="field_id" access="W" description="Data signal of field_id" range="32">
                    <fields>
                        <field offset="0" width="16" name="field_id" access="W" description="Bit 15 to 0 of field_id"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="bck_motion_en" access="W" description="Data signal of bck_motion_en" range="32">
                    <fields>
                        <field offset="0" width="16" name="bck_motion_en" access="W" description="Bit 15 to 0 of bck_motion_en"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="field_id"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="passthruStartX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="passthruStartY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="passthruEndX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="passthruEndY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="enableInput"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="bckgndId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ovrlayId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="maskId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="motionSpeed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="colorFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="crossHairX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="crossHairY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ZplateHorContStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="ZplateHorContDelta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="ZplateVerContStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="ZplateVerContDelta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="boxSize"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="boxColorR"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="boxColorG"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="boxColorB"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="dpDynamicRange"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="dpYUVCoef"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="bck_motion_en"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fid_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="fid_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>fid_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="fid_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fid" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="fid">DATA</portMap>
            </portMaps>
            <ports>
                <port>fid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="fid"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">height, 0x10, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">width, 0x18, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">bckgndId, 0x20, 32, W, Data signal of bckgndId, </column>
                    <column name="s_axi_CTRL">ovrlayId, 0x28, 32, W, Data signal of ovrlayId, </column>
                    <column name="s_axi_CTRL">maskId, 0x30, 32, W, Data signal of maskId, </column>
                    <column name="s_axi_CTRL">motionSpeed, 0x38, 32, W, Data signal of motionSpeed, </column>
                    <column name="s_axi_CTRL">colorFormat, 0x40, 32, W, Data signal of colorFormat, </column>
                    <column name="s_axi_CTRL">crossHairX, 0x48, 32, W, Data signal of crossHairX, </column>
                    <column name="s_axi_CTRL">crossHairY, 0x50, 32, W, Data signal of crossHairY, </column>
                    <column name="s_axi_CTRL">ZplateHorContStart, 0x58, 32, W, Data signal of ZplateHorContStart, </column>
                    <column name="s_axi_CTRL">ZplateHorContDelta, 0x60, 32, W, Data signal of ZplateHorContDelta, </column>
                    <column name="s_axi_CTRL">ZplateVerContStart, 0x68, 32, W, Data signal of ZplateVerContStart, </column>
                    <column name="s_axi_CTRL">ZplateVerContDelta, 0x70, 32, W, Data signal of ZplateVerContDelta, </column>
                    <column name="s_axi_CTRL">boxSize, 0x78, 32, W, Data signal of boxSize, </column>
                    <column name="s_axi_CTRL">boxColorR, 0x80, 32, W, Data signal of boxColorR, </column>
                    <column name="s_axi_CTRL">boxColorG, 0x88, 32, W, Data signal of boxColorG, </column>
                    <column name="s_axi_CTRL">boxColorB, 0x90, 32, W, Data signal of boxColorB, </column>
                    <column name="s_axi_CTRL">enableInput, 0x98, 32, W, Data signal of enableInput, </column>
                    <column name="s_axi_CTRL">passthruStartX, 0xa0, 32, W, Data signal of passthruStartX, </column>
                    <column name="s_axi_CTRL">passthruStartY, 0xa8, 32, W, Data signal of passthruStartY, </column>
                    <column name="s_axi_CTRL">passthruEndX, 0xb0, 32, W, Data signal of passthruEndX, </column>
                    <column name="s_axi_CTRL">passthruEndY, 0xb8, 32, W, Data signal of passthruEndY, </column>
                    <column name="s_axi_CTRL">dpDynamicRange, 0xc0, 32, W, Data signal of dpDynamicRange, </column>
                    <column name="s_axi_CTRL">dpYUVCoef, 0xc8, 32, W, Data signal of dpYUVCoef, </column>
                    <column name="s_axi_CTRL">field_id, 0xd0, 32, W, Data signal of field_id, </column>
                    <column name="s_axi_CTRL">bck_motion_en, 0xd8, 32, W, Data signal of bck_motion_en, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">out, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                    <column name="s_axis_video">in, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="fid">ap_none, out, 1</column>
                    <column name="fid_in">ap_none, in, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;30&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="height">in, unsigned short&amp;</column>
                    <column name="width">in, unsigned short&amp;</column>
                    <column name="field_id">in, unsigned short&amp;</column>
                    <column name="fid_in">in, bool&amp;</column>
                    <column name="passthruStartX">in, unsigned short&amp;</column>
                    <column name="passthruStartY">in, unsigned short&amp;</column>
                    <column name="passthruEndX">in, unsigned short&amp;</column>
                    <column name="passthruEndY">in, unsigned short&amp;</column>
                    <column name="enableInput">in, unsigned char&amp;</column>
                    <column name="bckgndId">in, unsigned char&amp;</column>
                    <column name="ovrlayId">in, unsigned char&amp;</column>
                    <column name="maskId">in, unsigned char&amp;</column>
                    <column name="motionSpeed">in, unsigned char&amp;</column>
                    <column name="colorFormat">in, unsigned char&amp;</column>
                    <column name="crossHairX">in, unsigned short&amp;</column>
                    <column name="crossHairY">in, unsigned short&amp;</column>
                    <column name="ZplateHorContStart">in, unsigned short&amp;</column>
                    <column name="ZplateHorContDelta">in, unsigned short&amp;</column>
                    <column name="ZplateVerContStart">in, unsigned short&amp;</column>
                    <column name="ZplateVerContDelta">in, unsigned short&amp;</column>
                    <column name="boxSize">in, unsigned short&amp;</column>
                    <column name="boxColorR">in, unsigned short&amp;</column>
                    <column name="boxColorG">in, unsigned short&amp;</column>
                    <column name="boxColorB">in, unsigned short&amp;</column>
                    <column name="dpDynamicRange">in, unsigned char&amp;</column>
                    <column name="dpYUVCoef">in, unsigned char&amp;</column>
                    <column name="bck_motion_en">in, unsigned short&amp;</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;30&gt; 1 1 1 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fid">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, </column>
                    <column name="height">s_axi_CTRL, register, name=height offset=0x10 range=32</column>
                    <column name="width">s_axi_CTRL, register, name=width offset=0x18 range=32</column>
                    <column name="field_id">s_axi_CTRL, register, name=field_id offset=0xd0 range=32</column>
                    <column name="fid_in">fid_in, port, </column>
                    <column name="passthruStartX">s_axi_CTRL, register, name=passthruStartX offset=0xa0 range=32</column>
                    <column name="passthruStartY">s_axi_CTRL, register, name=passthruStartY offset=0xa8 range=32</column>
                    <column name="passthruEndX">s_axi_CTRL, register, name=passthruEndX offset=0xb0 range=32</column>
                    <column name="passthruEndY">s_axi_CTRL, register, name=passthruEndY offset=0xb8 range=32</column>
                    <column name="enableInput">s_axi_CTRL, register, name=enableInput offset=0x98 range=32</column>
                    <column name="bckgndId">s_axi_CTRL, register, name=bckgndId offset=0x20 range=32</column>
                    <column name="ovrlayId">s_axi_CTRL, register, name=ovrlayId offset=0x28 range=32</column>
                    <column name="maskId">s_axi_CTRL, register, name=maskId offset=0x30 range=32</column>
                    <column name="motionSpeed">s_axi_CTRL, register, name=motionSpeed offset=0x38 range=32</column>
                    <column name="colorFormat">s_axi_CTRL, register, name=colorFormat offset=0x40 range=32</column>
                    <column name="crossHairX">s_axi_CTRL, register, name=crossHairX offset=0x48 range=32</column>
                    <column name="crossHairY">s_axi_CTRL, register, name=crossHairY offset=0x50 range=32</column>
                    <column name="ZplateHorContStart">s_axi_CTRL, register, name=ZplateHorContStart offset=0x58 range=32</column>
                    <column name="ZplateHorContDelta">s_axi_CTRL, register, name=ZplateHorContDelta offset=0x60 range=32</column>
                    <column name="ZplateVerContStart">s_axi_CTRL, register, name=ZplateVerContStart offset=0x68 range=32</column>
                    <column name="ZplateVerContDelta">s_axi_CTRL, register, name=ZplateVerContDelta offset=0x70 range=32</column>
                    <column name="boxSize">s_axi_CTRL, register, name=boxSize offset=0x78 range=32</column>
                    <column name="boxColorR">s_axi_CTRL, register, name=boxColorR offset=0x80 range=32</column>
                    <column name="boxColorG">s_axi_CTRL, register, name=boxColorG offset=0x88 range=32</column>
                    <column name="boxColorB">s_axi_CTRL, register, name=boxColorB offset=0x90 range=32</column>
                    <column name="dpDynamicRange">s_axi_CTRL, register, name=dpDynamicRange offset=0xc0 range=32</column>
                    <column name="dpYUVCoef">s_axi_CTRL, register, name=dpYUVCoef offset=0xc8 range=32</column>
                    <column name="bck_motion_en">s_axi_CTRL, register, name=bck_motion_en offset=0xd8 range=32</column>
                    <column name="m_axis_video">m_axis_video, interface, </column>
                    <column name="fid">fid, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:61" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:68" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:84" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:90" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:97" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:105" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_axi_io.h:113" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:131" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:145" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:159" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:171" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:177" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:189" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:198" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:207" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:216" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:230" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:241" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:252" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:263" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:276" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:288" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:304" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:334" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:343" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:370" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:371" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:402" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:403" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:442" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:443" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:474" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:475" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:506" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:507" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:538" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:545" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:546" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:570" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:579" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:580" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:602" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:603" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:610" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:615" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:616" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:719" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:739" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:943" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:955" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1026" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1102" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1103" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1122" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1138" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1156" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1233" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1248" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1249" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1276" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1292" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1293" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1328" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1343" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1344" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1393" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1409" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1410" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1505" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1506" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1546" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1547" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1573" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1574" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1604" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1605" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1637" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1638" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1673" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1674" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1706" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1707" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1739" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1740" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1775" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_arithm.h:1776" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:197" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:198" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:202" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:203" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:208" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:209" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:214" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:215" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:220" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:221" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:231" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:233" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:252" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:254" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:264" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:275" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:286" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:294" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:297" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:309" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:317" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:320" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:332" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:340" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:343" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:355" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:363" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:373" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:382" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:393" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:402" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:413" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:422" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:433" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:443" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:455" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:465" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:477" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:485" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:495" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:504" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:515" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:525" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:537" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:547" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:559" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:566" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:575" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:582" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:611" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:612" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:618" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:620" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:629" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:636" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:654" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:660" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:666" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:672" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:688" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:695" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:697" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:706" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:712" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:713" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:719" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:729" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:735" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:741" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:744" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:756" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:762" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_core.h:767" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:63" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:105" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:113" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:114" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:115" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:116" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:174" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:175" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:177" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:207" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:249" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:250" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:260" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:261" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:338" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:366" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:367" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:377" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:378" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:460" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:488" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_fast.h:489" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:73" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:84" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:99" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:188" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:205" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:206" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:241" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:298" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:299" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:300" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:303" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:412" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:476" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_haar.h:517" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:102" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:129" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:132" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:133" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:134" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:135" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:198" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:201" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:202" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:203" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:204" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:228" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:229" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:284" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_harris.h:325" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:78" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:94" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:95" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:96" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:112" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:157" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:168" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_histogram.h:192" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:118" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:119" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:125" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:126" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:131" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:149" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:150" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:192" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:193" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:194" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:195" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:196" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:212" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:213" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:214" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_hough.h:334" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h:129" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h:175" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h:202" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h:204" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgbase.h:206" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:166" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:192" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:294" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:330" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:387" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:410" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:427" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:428" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:429" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:430" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:431" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:461" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:462" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:463" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:541" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:603" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:612" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:613" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:614" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:615" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:642" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:643" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:730" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:731" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:732" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:733" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:776" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:777" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:778" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:864" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:865" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:866" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:867" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:868" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:869" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:925" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:926" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:927" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:993" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:994" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1016" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1048" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1049" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1050" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1051" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1052" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1053" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1074" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1075" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1144" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1171" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1173" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1177" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1188" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1210" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1255" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1282" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1507" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1523" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1532" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1569" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1580" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1721" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1786" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1797" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1836" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1919" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1930" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1985" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:1986" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2012" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2013" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2052" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2053" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2089" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2120" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2160" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2161" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2162" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2163" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2164" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2165" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2187" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2188" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2189" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2331" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2332" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2333" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2515" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2516" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2544" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2545" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2653" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2801" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2802" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2817" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2818" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2819" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2997" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2998" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:2999" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:3000" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:3001" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:3018" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:3019" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_imgproc.h:3020" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:80" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:81" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:88" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:89" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:111" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:112" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:141" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:142" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:190" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:191" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:197" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:256" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:257" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_io.h:262" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:66" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:67" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:138" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:140" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:166" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:176" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:178" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:204" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:214" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:242" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:252" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:254" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:279" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:311" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:321" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:346" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:377" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:408" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:418" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:443" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:474" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:505" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:514" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:546" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:556" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:566" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:576" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:586" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:596" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:606" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:616" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:638" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:639" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:640" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:641" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:692" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:703" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:732" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:743" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:771" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:803" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:835" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:839" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:848" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:857" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:867" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:877" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:887" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:897" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:926" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:927" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:928" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:980" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:991" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1020" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1031" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1059" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1091" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1123" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1127" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1136" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1145" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1155" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1165" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1175" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_mem.h:1185" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:167" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:169" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:181" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:182" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:232" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:245" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:268" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:285" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:310" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:311" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:339" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:340" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:351" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:352" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:390" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:392" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:395" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:397" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:414" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:415" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:419" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:422" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_stereobm.h:578" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:243" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:246" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:247" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:288" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:303" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:306" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:307" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/hls/hls_video_undistort.h:701" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_tpg.cpp:332" status="valid" parentFunction="v_tpghlsdataflow" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:334" status="valid" parentFunction="v_tpghlsdataflow" variable="bckgndYUV" isDirective="0" options="variable=bckgndYUV depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:335" status="valid" parentFunction="v_tpghlsdataflow" variable="ovrlayYUV" isDirective="0" options="variable=ovrlayYUV depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:338" status="valid" parentFunction="v_tpghlsdataflow" variable="srcYUV" isDirective="0" options="variable=srcYUV depth=16"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:428" status="warning" parentFunction="v_tpg" variable="&amp;s_axis_video" isDirective="0" options="axis port=&amp;s_axis_video register">
            <Msg msg_id="207-5543" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
        </Pragma>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:431" status="valid" parentFunction="v_tpg" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:433" status="valid" parentFunction="v_tpg" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x10"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:434" status="valid" parentFunction="v_tpg" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x18"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:437" status="valid" parentFunction="v_tpg" variable="passthruStartX" isDirective="0" options="s_axilite port=passthruStartX bundle=CTRL offset=0xa0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:438" status="valid" parentFunction="v_tpg" variable="passthruStartY" isDirective="0" options="s_axilite port=passthruStartY bundle=CTRL offset=0xa8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:439" status="valid" parentFunction="v_tpg" variable="passthruEndX" isDirective="0" options="s_axilite port=passthruEndX bundle=CTRL offset=0xb0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:440" status="valid" parentFunction="v_tpg" variable="passthruEndY" isDirective="0" options="s_axilite port=passthruEndY bundle=CTRL offset=0xb8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:441" status="valid" parentFunction="v_tpg" variable="enableInput" isDirective="0" options="s_axilite port=enableInput bundle=CTRL offset=0x98"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:444" status="valid" parentFunction="v_tpg" variable="bckgndId" isDirective="0" options="s_axilite port=bckgndId bundle=CTRL offset=0x20"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:445" status="valid" parentFunction="v_tpg" variable="ovrlayId" isDirective="0" options="s_axilite port=ovrlayId bundle=CTRL offset=0x28"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:446" status="valid" parentFunction="v_tpg" variable="maskId" isDirective="0" options="s_axilite port=maskId bundle=CTRL offset=0x30"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:447" status="valid" parentFunction="v_tpg" variable="motionSpeed" isDirective="0" options="s_axilite port=motionSpeed bundle=CTRL offset=0x38"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:448" status="valid" parentFunction="v_tpg" variable="colorFormat" isDirective="0" options="s_axilite port=colorFormat bundle=CTRL offset=0x40"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:449" status="valid" parentFunction="v_tpg" variable="crossHairX" isDirective="0" options="s_axilite port=crossHairX bundle=CTRL offset=0x48"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:450" status="valid" parentFunction="v_tpg" variable="crossHairY" isDirective="0" options="s_axilite port=crossHairY bundle=CTRL offset=0x50"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:451" status="valid" parentFunction="v_tpg" variable="ZplateHorContStart" isDirective="0" options="s_axilite port=ZplateHorContStart bundle=CTRL offset=0x58"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:452" status="valid" parentFunction="v_tpg" variable="ZplateHorContDelta" isDirective="0" options="s_axilite port=ZplateHorContDelta bundle=CTRL offset=0x60"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:453" status="valid" parentFunction="v_tpg" variable="ZplateVerContStart" isDirective="0" options="s_axilite port=ZplateVerContStart bundle=CTRL offset=0x68"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:454" status="valid" parentFunction="v_tpg" variable="ZplateVerContDelta" isDirective="0" options="s_axilite port=ZplateVerContDelta bundle=CTRL offset=0x70"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:455" status="valid" parentFunction="v_tpg" variable="boxSize" isDirective="0" options="s_axilite port=boxSize bundle=CTRL offset=0x78"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:456" status="valid" parentFunction="v_tpg" variable="boxColorR" isDirective="0" options="s_axilite port=boxColorR bundle=CTRL offset=0x80"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:457" status="valid" parentFunction="v_tpg" variable="boxColorG" isDirective="0" options="s_axilite port=boxColorG bundle=CTRL offset=0x88"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:458" status="valid" parentFunction="v_tpg" variable="boxColorB" isDirective="0" options="s_axilite port=boxColorB bundle=CTRL offset=0x90"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:459" status="valid" parentFunction="v_tpg" variable="dpDynamicRange" isDirective="0" options="s_axilite port=dpDynamicRange bundle=CTRL offset=0xc0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:460" status="valid" parentFunction="v_tpg" variable="dpYUVCoef" isDirective="0" options="s_axilite port=dpYUVCoef bundle=CTRL offset=0xc8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:461" status="valid" parentFunction="v_tpg" variable="field_id" isDirective="0" options="s_axilite port=field_id bundle=CTRL offset=0xd0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:462" status="valid" parentFunction="v_tpg" variable="bck_motion_en" isDirective="0" options="s_axilite port=bck_motion_en bundle=CTRL offset=0xd8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:463" status="valid" parentFunction="v_tpg" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:465" status="valid" parentFunction="v_tpg" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:466" status="valid" parentFunction="v_tpg" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:467" status="valid" parentFunction="v_tpg" variable="field_id" isDirective="0" options="variable=field_id"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:468" status="valid" parentFunction="v_tpg" variable="bck_motion_en" isDirective="0" options="variable=bck_motion_en"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:469" status="valid" parentFunction="v_tpg" variable="fid" isDirective="0" options="ap_none port=fid"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:470" status="valid" parentFunction="v_tpg" variable="fid_in" isDirective="0" options="variable=fid_in"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:473" status="valid" parentFunction="v_tpg" variable="passthruStartX" isDirective="0" options="variable=passthruStartX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:474" status="valid" parentFunction="v_tpg" variable="passthruStartY" isDirective="0" options="variable=passthruStartY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:475" status="valid" parentFunction="v_tpg" variable="passthruEndX" isDirective="0" options="variable=passthruEndX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:476" status="valid" parentFunction="v_tpg" variable="passthruEndY" isDirective="0" options="variable=passthruEndY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:477" status="valid" parentFunction="v_tpg" variable="enableInput" isDirective="0" options="variable=enableInput"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:480" status="valid" parentFunction="v_tpg" variable="bckgndId" isDirective="0" options="variable=bckgndId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:481" status="valid" parentFunction="v_tpg" variable="ovrlayId" isDirective="0" options="variable=ovrlayId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:482" status="valid" parentFunction="v_tpg" variable="maskId" isDirective="0" options="variable=maskId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:483" status="valid" parentFunction="v_tpg" variable="motionSpeed" isDirective="0" options="variable=motionSpeed"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:484" status="valid" parentFunction="v_tpg" variable="colorFormat" isDirective="0" options="variable=colorFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:485" status="valid" parentFunction="v_tpg" variable="crossHairX" isDirective="0" options="variable=crossHairX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:486" status="valid" parentFunction="v_tpg" variable="crossHairY" isDirective="0" options="variable=crossHairY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:487" status="valid" parentFunction="v_tpg" variable="ZplateHorContStart" isDirective="0" options="variable=ZplateHorContStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:488" status="valid" parentFunction="v_tpg" variable="ZplateHorContDelta" isDirective="0" options="variable=ZplateHorContDelta"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:489" status="valid" parentFunction="v_tpg" variable="ZplateVerContStart" isDirective="0" options="variable=ZplateVerContStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:490" status="valid" parentFunction="v_tpg" variable="ZplateVerContDelta" isDirective="0" options="variable=ZplateVerContDelta"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:491" status="valid" parentFunction="v_tpg" variable="boxSize" isDirective="0" options="variable=boxSize"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:492" status="valid" parentFunction="v_tpg" variable="boxColorR" isDirective="0" options="variable=boxColorR"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:493" status="valid" parentFunction="v_tpg" variable="boxColorG" isDirective="0" options="variable=boxColorG"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:494" status="valid" parentFunction="v_tpg" variable="boxColorB" isDirective="0" options="variable=boxColorB"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:495" status="valid" parentFunction="v_tpg" variable="dpDynamicRange" isDirective="0" options="variable=dpDynamicRange"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:496" status="valid" parentFunction="v_tpg" variable="dpYUVCoef" isDirective="0" options="variable=dpYUVCoef"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:567" status="valid" parentFunction="tpgbackground" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:568" status="valid" parentFunction="tpgbackground" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:776" status="valid" parentFunction="tpgforeground" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:777" status="valid" parentFunction="tpgforeground" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:839" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_tpg.cpp:840" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:852" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:853" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_tpg.cpp:876" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:899" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_tpg.cpp:900" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:983" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:984" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="v_tpg" options="dim=1 type=cyclic factor=3 variable=tpgSinTableArray_9bit" pragmaLocId="d:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_v_tpg_0_0/src/v_tpg_zoneplate.h:2110:0" srcPragmaType="pipeline" srcPragmaLoc="prj/sol/.autopilot/db/v_tpg.cpp:568:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="tpgSinTableArray_9bit" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="tpgforeground" options="dim=1 type=complete  variable=ref.tmp" pragmaLocId="prj/sol/.autopilot/db/v_tpg.cpp:1872:0" srcPragmaType="pipeline" srcPragmaLoc="prj/sol/.autopilot/db/v_tpg.cpp:777:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="ref.tmp" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="tpgforeground" options="dim=1 type=complete  variable=ref.tmp11" pragmaLocId="prj/sol/.autopilot/db/v_tpg.cpp:1959:0" srcPragmaType="pipeline" srcPragmaLoc="prj/sol/.autopilot/db/v_tpg.cpp:777:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="ref.tmp11" varLoc=""/>
    </AutoPragmaReport>
</profile>

