#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x134204bf0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x134248900_0 .var "clk", 0 0;
v0x134248990_0 .var "debug", 0 0;
v0x134248a20_0 .var "rst", 0 0;
S_0x134204d60 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x134204bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x1342481e0_0 .net "clk", 0 0, v0x134248900_0;  1 drivers
v0x134248270_0 .net "debug", 0 0, v0x134248990_0;  1 drivers
v0x134248300_0 .net "instr", 31 0, L_0x134250830;  1 drivers
v0x134248490_0 .net "instr_addr", 31 0, L_0x134248c10;  1 drivers
v0x134248520_0 .net "mem_addr", 31 0, L_0x13424b420;  1 drivers
v0x1342485b0_0 .net "mem_read_data", 31 0, L_0x134250d00;  1 drivers
v0x134248640_0 .net "mem_write_data", 31 0, L_0x134248c80;  1 drivers
v0x1342486d0_0 .net "ram_write", 0 0, L_0x13424dc50;  1 drivers
v0x134248760_0 .net "rst", 0 0, v0x134248a20_0;  1 drivers
v0x134248870_0 .net "write_type", 2 0, L_0x13424dd70;  1 drivers
S_0x134204f70 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x134204d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x134205130 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x134250830 .functor BUFZ 32, L_0x134250650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1342052c0_0 .net *"_ivl_0", 31 0, L_0x134250650;  1 drivers
v0x134215370_0 .net *"_ivl_2", 31 0, L_0x134250790;  1 drivers
v0x134215410_0 .net *"_ivl_4", 29 0, L_0x1342506f0;  1 drivers
L_0x138060f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1342154a0_0 .net *"_ivl_6", 1 0, L_0x138060f88;  1 drivers
v0x134215530_0 .net "addr", 31 0, L_0x134248c10;  alias, 1 drivers
v0x134215600_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342156a0_0 .net "data_out", 31 0, L_0x134250830;  alias, 1 drivers
v0x134215750_0 .var/i "i", 31 0;
v0x134215800 .array "mem_core", 65535 0, 31 0;
L_0x134250650 .array/port v0x134215800, L_0x134250790;
L_0x1342506f0 .part L_0x134248c10, 2, 30;
L_0x134250790 .concat [ 30 2 0 0], L_0x1342506f0, L_0x138060f88;
S_0x134215950 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x134204d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x134215b10 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x134250d00 .functor BUFZ 32, L_0x134250c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134215d10_0 .net *"_ivl_10", 31 0, L_0x134250c20;  1 drivers
v0x134215dd0_0 .net *"_ivl_2", 29 0, L_0x1342508e0;  1 drivers
L_0x138060fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134215e70_0 .net *"_ivl_4", 1 0, L_0x138060fd0;  1 drivers
v0x134215f00_0 .net "addr", 31 0, L_0x13424b420;  alias, 1 drivers
v0x134215f90_0 .net "base_index", 31 0, L_0x134250980;  1 drivers
v0x134216060_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342160f0_0 .net "data_in", 31 0, L_0x134248c80;  alias, 1 drivers
v0x134216190_0 .net "data_out", 31 0, L_0x134250d00;  alias, 1 drivers
v0x134216240_0 .net "debug", 0 0, v0x134248990_0;  alias, 1 drivers
v0x134216360_0 .var/i "i", 31 0;
v0x134216410 .array "mem_core", 65535 0, 31 0;
v0x1342164b0_0 .var/i "out_file", 31 0;
v0x134216560_0 .var/i "ram_index", 31 0;
v0x134216610_0 .net "sb_offset", 1 0, L_0x134250ac0;  1 drivers
v0x1342166c0_0 .net "sh_offset", 0 0, L_0x134250b60;  1 drivers
v0x134216760_0 .net "write_enable", 0 0, L_0x13424dc50;  alias, 1 drivers
v0x134216800_0 .net "write_type", 2 0, L_0x13424dd70;  alias, 1 drivers
E_0x1342155d0 .event posedge, v0x134215600_0;
L_0x1342508e0 .part L_0x13424b420, 2, 30;
L_0x134250980 .concat [ 30 2 0 0], L_0x1342508e0, L_0x138060fd0;
L_0x134250ac0 .part L_0x13424b420, 0, 2;
L_0x134250b60 .part L_0x13424b420, 1, 1;
L_0x134250c20 .array/port v0x134216410, L_0x134250980;
S_0x134216a20 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x134204d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x134248ba0 .functor BUFZ 32, L_0x134250830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134248c10 .functor BUFZ 32, v0x13423d580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134248c80 .functor BUFZ 32, L_0x13424d290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13424b420 .functor BUFZ 32, L_0x13424ce90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13424dc50 .functor BUFZ 1, L_0x13424d430, C4<0>, C4<0>, C4<0>;
L_0x13424dd70 .functor BUFZ 3, L_0x13424d850, C4<000>, C4<000>, C4<000>;
L_0x13424dee0 .functor BUFZ 3, L_0x13424d850, C4<000>, C4<000>, C4<000>;
v0x134244430_0 .net "alu_result_ex", 31 0, v0x13421ea00_0;  1 drivers
v0x134244540_0 .net "alu_result_mem", 31 0, L_0x13424ce90;  1 drivers
v0x134244650_0 .net "alu_result_wb", 31 0, L_0x13424e2a0;  1 drivers
v0x1342446e0_0 .net "alu_src1_ex", 0 0, L_0x13424c510;  1 drivers
v0x1342447f0_0 .net "alu_src1_id", 0 0, v0x134232d50_0;  1 drivers
v0x134244900_0 .net "alu_src2_ex", 0 0, L_0x13424c950;  1 drivers
v0x134244a10_0 .net "alu_src2_id", 0 0, v0x134232e40_0;  1 drivers
v0x134244b20_0 .net "alu_type_ex", 3 0, L_0x13424bcb0;  1 drivers
v0x134244c30_0 .net "alu_type_id", 3 0, v0x134232f10_0;  1 drivers
v0x134244dc0_0 .net "branch_id", 0 0, L_0x13424ad90;  1 drivers
v0x134244e50_0 .net "bubble_ex", 0 0, L_0x134250340;  1 drivers
v0x134244ee0_0 .net "bubble_id", 0 0, L_0x1342500f0;  1 drivers
v0x134244f70_0 .net "bubble_if", 0 0, L_0x134250250;  1 drivers
v0x134245000_0 .net "bubble_mem", 0 0, L_0x1342487f0;  1 drivers
v0x134245090_0 .net "bubble_wb", 0 0, L_0x134250540;  1 drivers
v0x134245120_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342451b0_0 .net "imm_ex", 31 0, L_0x13424b340;  1 drivers
v0x134245340_0 .net "imm_id", 31 0, v0x134235b50_0;  1 drivers
v0x1342453d0_0 .net "imm_mem", 31 0, L_0x13424d130;  1 drivers
v0x134245460_0 .net "imm_wb", 31 0, L_0x13424e440;  1 drivers
v0x1342454f0_0 .net "instr", 31 0, L_0x134250830;  alias, 1 drivers
v0x134245580_0 .net "instr_addr", 31 0, L_0x134248c10;  alias, 1 drivers
v0x134245610_0 .net "instr_funct3_ex", 2 0, L_0x13424be10;  1 drivers
v0x134245720_0 .net "instr_funct3_id", 2 0, L_0x13424aee0;  1 drivers
v0x1342457b0_0 .net "instr_funct3_mem", 2 0, L_0x13424d850;  1 drivers
v0x134245840_0 .net "instr_id", 31 0, L_0x134248de0;  1 drivers
v0x1342458d0_0 .net "instr_if", 31 0, L_0x134248ba0;  1 drivers
v0x134245960_0 .net "jal_id", 0 0, L_0x13424ae00;  1 drivers
v0x1342459f0_0 .net "jalr_id", 0 0, L_0x13424ae70;  1 drivers
v0x134245a80_0 .net "load_type_mem", 2 0, L_0x13424dee0;  1 drivers
v0x134245b10_0 .net "mem2reg_data", 31 0, v0x13423e500_0;  1 drivers
v0x134245ba0_0 .net "mem2reg_data_wb", 31 0, L_0x13424e120;  1 drivers
v0x134245c30_0 .net "mem_addr", 31 0, L_0x13424b420;  alias, 1 drivers
v0x134245240_0 .net "mem_read_data", 31 0, L_0x134250d00;  alias, 1 drivers
v0x134245ec0_0 .net "mem_read_ex", 0 0, L_0x13424c7f0;  1 drivers
v0x134245f50_0 .net "mem_read_id", 0 0, v0x134233da0_0;  1 drivers
v0x134246060_0 .net "mem_read_mem", 0 0, L_0x13424d6f0;  1 drivers
v0x134246170_0 .net "mem_write_data", 31 0, L_0x134248c80;  alias, 1 drivers
v0x134246200_0 .net "mem_write_ex", 0 0, L_0x13424c0d0;  1 drivers
v0x134246310_0 .net "mem_write_id", 0 0, v0x134233eb0_0;  1 drivers
v0x134246420_0 .net "mem_write_mem", 0 0, L_0x13424d430;  1 drivers
v0x1342464b0_0 .net "new_pc", 31 0, v0x134236830_0;  1 drivers
o0x138031850 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1342465c0_0 .net "nxpc_wb", 31 0, o0x138031850;  0 drivers
v0x134246650_0 .net "pc_ex", 31 0, L_0x13424b180;  1 drivers
v0x134246760_0 .net "pc_id", 31 0, L_0x134248f40;  1 drivers
v0x1342467f0_0 .net "pc_if", 31 0, v0x13423d580_0;  1 drivers
v0x134246880_0 .net "pc_plus4_ex", 31 0, L_0x13424b260;  1 drivers
v0x134246990_0 .net "pc_plus4_id", 31 0, L_0x1342490c0;  1 drivers
v0x134246a20_0 .net "pc_plus4_if", 31 0, L_0x134248ab0;  1 drivers
v0x134246ab0_0 .net "pc_plus4_mem", 31 0, L_0x13424cfd0;  1 drivers
v0x134246bc0_0 .net "pc_plus4_wb", 31 0, L_0x13424e5e0;  1 drivers
v0x134246c50_0 .net "pc_src", 0 0, v0x134236aa0_0;  1 drivers
v0x134246ce0_0 .net "ram_write", 0 0, L_0x13424dc50;  alias, 1 drivers
v0x134246d70_0 .net "rd_ex", 4 0, L_0x13424b810;  1 drivers
v0x134246e00_0 .net "rd_id", 4 0, L_0x134249170;  1 drivers
v0x134246e90_0 .net "rd_mem", 4 0, L_0x13424d9b0;  1 drivers
v0x134246f20_0 .net "rd_wb", 4 0, L_0x13424e780;  1 drivers
v0x134246fb0_0 .net "reg_src_ex", 1 0, L_0x13424bf70;  1 drivers
v0x1342470c0_0 .net "reg_src_id", 1 0, v0x134234010_0;  1 drivers
v0x1342471d0_0 .net "reg_src_mem", 1 0, L_0x13424dba0;  1 drivers
v0x1342472e0_0 .net "reg_src_wb", 1 0, L_0x13424dfc0;  1 drivers
v0x134247370_0 .net "reg_write_data_mem", 31 0, v0x13423e6e0_0;  1 drivers
v0x134247400_0 .net "reg_write_data_wb", 31 0, v0x134244320_0;  1 drivers
v0x134247490_0 .net "reg_write_ex", 0 0, L_0x13424c230;  1 drivers
v0x1342475a0_0 .net "reg_write_id", 0 0, L_0x13424b020;  1 drivers
v0x134245cc0_0 .net "reg_write_mem", 0 0, L_0x13424d590;  1 drivers
v0x134245d50_0 .net "reg_write_wb", 0 0, L_0x13424e920;  1 drivers
v0x134245de0_0 .net "rs1_data_ex", 31 0, L_0x13424b520;  1 drivers
v0x134247630_0 .net "rs1_data_id", 31 0, L_0x13424abb0;  1 drivers
v0x1342476c0_0 .net "rs1_ex", 4 0, L_0x13424b970;  1 drivers
v0x134247750_0 .net "rs1_fwd_ex", 1 0, v0x134221ed0_0;  1 drivers
v0x134247860_0 .net "rs1_fwd_id", 1 0, v0x1342227e0_0;  1 drivers
v0x1342478f0_0 .net "rs1_id", 4 0, L_0x134249260;  1 drivers
v0x134247980_0 .net "rs2_data_ex", 31 0, L_0x13424b620;  1 drivers
v0x134247a10_0 .net "rs2_data_id", 31 0, L_0x13424aca0;  1 drivers
v0x134247aa0_0 .net "rs2_data_mem", 31 0, L_0x13424d290;  1 drivers
v0x134247b30_0 .net "rs2_ex", 4 0, L_0x13424bb10;  1 drivers
v0x134247bc0_0 .net "rs2_fwd_ex", 1 0, v0x134222010_0;  1 drivers
v0x134247cd0_0 .net "rs2_fwd_id", 1 0, v0x134222930_0;  1 drivers
v0x134247d60_0 .net "rs2_id", 4 0, L_0x1342492e0;  1 drivers
v0x134247df0_0 .net "rst", 0 0, v0x134248a20_0;  alias, 1 drivers
L_0x138060eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134247e80_0 .net "stall_ex", 0 0, L_0x138060eb0;  1 drivers
v0x134247f10_0 .net "stall_id", 0 0, L_0x134250160;  1 drivers
v0x134247fa0_0 .net "stall_if", 0 0, L_0x134250000;  1 drivers
L_0x138060ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134248030_0 .net "stall_mem", 0 0, L_0x138060ef8;  1 drivers
L_0x138060f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1342480c0_0 .net "stall_wb", 0 0, L_0x138060f40;  1 drivers
v0x134248150_0 .net "write_type", 2 0, L_0x13424dd70;  alias, 1 drivers
S_0x134216cc0 .scope module, "ex_mem" "EX_MEM" 6 146, 7 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x13421ce10_0 .net "alu_result_ex", 31 0, v0x13421ea00_0;  alias, 1 drivers
v0x13421cec0_0 .net "alu_result_mem", 31 0, L_0x13424ce90;  alias, 1 drivers
v0x13421cf50_0 .net "bubble_mem", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421d000_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421d090_0 .net "imm_ex", 31 0, L_0x13424b340;  alias, 1 drivers
v0x13421d160_0 .net "imm_mem", 31 0, L_0x13424d130;  alias, 1 drivers
v0x13421d210_0 .net "instr_funct3_ex", 2 0, L_0x13424be10;  alias, 1 drivers
v0x13421d2c0_0 .net "instr_funct3_mem", 2 0, L_0x13424d850;  alias, 1 drivers
v0x13421d370_0 .net "mem_addr", 31 0, L_0x13424b420;  alias, 1 drivers
v0x13421d4a0_0 .net "mem_read_ex", 0 0, L_0x13424c7f0;  alias, 1 drivers
v0x13421d530_0 .net "mem_read_mem", 0 0, L_0x13424d6f0;  alias, 1 drivers
o0x138029b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x13421d5c0_0 .net "mem_write", 0 0, o0x138029b40;  0 drivers
v0x13421d650_0 .net "mem_write_ex", 0 0, L_0x13424c0d0;  alias, 1 drivers
v0x13421d700_0 .net "mem_write_mem", 0 0, L_0x13424d430;  alias, 1 drivers
v0x13421d7b0_0 .net "pc_plus4_ex", 31 0, L_0x13424b260;  alias, 1 drivers
v0x13421d860_0 .net "pc_plus4_mem", 31 0, L_0x13424cfd0;  alias, 1 drivers
v0x13421d910_0 .net "rd_ex", 4 0, L_0x13424b810;  alias, 1 drivers
v0x13421dac0_0 .net "rd_mem", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x13421db50_0 .net "reg_src_ex", 1 0, L_0x13424bf70;  alias, 1 drivers
v0x13421dbe0_0 .net "reg_src_mem", 1 0, L_0x13424dba0;  alias, 1 drivers
v0x13421dc70_0 .net "reg_write_ex", 0 0, L_0x13424c230;  alias, 1 drivers
v0x13421dd00_0 .net "reg_write_mem", 0 0, L_0x13424d590;  alias, 1 drivers
v0x13421ddb0_0 .net "rs2_data_ex", 31 0, L_0x13424b620;  alias, 1 drivers
v0x13421de60_0 .net "rs2_data_mem", 31 0, L_0x13424d290;  alias, 1 drivers
v0x13421df10_0 .net "stall_mem", 0 0, L_0x138060ef8;  alias, 1 drivers
v0x13421dfa0_0 .net "write_data", 31 0, L_0x134248c80;  alias, 1 drivers
v0x13421e050_0 .net "write_type", 2 0, L_0x13424dd70;  alias, 1 drivers
S_0x1342171f0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x134215c10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424ce90 .functor BUFZ 32, v0x134217890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134217550_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134217600_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342176a0_0 .net "data_in", 31 0, v0x13421ea00_0;  alias, 1 drivers
v0x134217730_0 .net "data_out", 31 0, L_0x13424ce90;  alias, 1 drivers
v0x1342177c0_0 .net "data_out_wire", 31 0, v0x134217890_0;  1 drivers
v0x134217890_0 .var "data_reg", 31 0;
L_0x138060958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134217940_0 .net "default_val", 31 0, L_0x138060958;  1 drivers
v0x1342179f0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x134217b20 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x134217ce0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424d130 .functor BUFZ 32, v0x134218190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134217ea0_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134217f50_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134217fe0_0 .net "data_in", 31 0, L_0x13424b340;  alias, 1 drivers
v0x134218070_0 .net "data_out", 31 0, L_0x13424d130;  alias, 1 drivers
v0x134218100_0 .net "data_out_wire", 31 0, v0x134218190_0;  1 drivers
v0x134218190_0 .var "data_reg", 31 0;
L_0x1380609e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134218240_0 .net "default_val", 31 0, L_0x1380609e8;  1 drivers
v0x1342182f0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x134218400 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1342185e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x13424d850 .functor BUFZ 3, v0x134218af0_0, C4<000>, C4<000>, C4<000>;
v0x1342187a0_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134218870_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134218900_0 .net "data_in", 2 0, L_0x13424be10;  alias, 1 drivers
v0x134218990_0 .net "data_out", 2 0, L_0x13424d850;  alias, 1 drivers
v0x134218a20_0 .net "data_out_wire", 2 0, v0x134218af0_0;  1 drivers
v0x134218af0_0 .var "data_reg", 2 0;
L_0x138060b50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x134218ba0_0 .net "default_val", 2 0, L_0x138060b50;  1 drivers
v0x134218c50_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x134218d90 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134218f50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424d6f0 .functor BUFZ 1, v0x1342193f0_0, C4<0>, C4<0>, C4<0>;
v0x1342190e0_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134219180_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134219220_0 .net "data_in", 0 0, L_0x13424c7f0;  alias, 1 drivers
v0x1342192b0_0 .net "data_out", 0 0, L_0x13424d6f0;  alias, 1 drivers
v0x134219340_0 .net "data_out_wire", 0 0, v0x1342193f0_0;  1 drivers
v0x1342193f0_0 .var "data_reg", 0 0;
L_0x138060b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1342194a0_0 .net "default_val", 0 0, L_0x138060b08;  1 drivers
v0x134219550_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x134219670 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134219870 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424d430 .functor BUFZ 1, v0x134219d30_0, C4<0>, C4<0>, C4<0>;
v0x134219a00_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134219a90_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134219b20_0 .net "data_in", 0 0, L_0x13424c0d0;  alias, 1 drivers
v0x134219bb0_0 .net "data_out", 0 0, L_0x13424d430;  alias, 1 drivers
v0x134219c40_0 .net "data_out_wire", 0 0, v0x134219d30_0;  1 drivers
v0x134219d30_0 .var "data_reg", 0 0;
L_0x138060a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134219de0_0 .net "default_val", 0 0, L_0x138060a78;  1 drivers
v0x134219e90_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421a010 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x134218ce0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424cfd0 .functor BUFZ 32, v0x13421a650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13421a340_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421a3e0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421a480_0 .net "data_in", 31 0, L_0x13424b260;  alias, 1 drivers
v0x13421a510_0 .net "data_out", 31 0, L_0x13424cfd0;  alias, 1 drivers
v0x13421a5a0_0 .net "data_out_wire", 31 0, v0x13421a650_0;  1 drivers
v0x13421a650_0 .var "data_reg", 31 0;
L_0x1380609a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13421a700_0 .net "default_val", 31 0, L_0x1380609a0;  1 drivers
v0x13421a7b0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421a8d0 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13421aa90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x13424d9b0 .functor BUFZ 5, v0x13421b010_0, C4<00000>, C4<00000>, C4<00000>;
v0x13421ac20_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421acc0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421ae60_0 .net "data_in", 4 0, L_0x13424b810;  alias, 1 drivers
v0x13421aef0_0 .net "data_out", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x13421af80_0 .net "data_out_wire", 4 0, v0x13421b010_0;  1 drivers
v0x13421b010_0 .var "data_reg", 4 0;
L_0x138060b98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13421b0a0_0 .net "default_val", 4 0, L_0x138060b98;  1 drivers
v0x13421b130_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421b230 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13421b3f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x13424dba0 .functor BUFZ 2, v0x13421b890_0, C4<00>, C4<00>, C4<00>;
v0x13421b580_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421b620_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421b6c0_0 .net "data_in", 1 0, L_0x13424bf70;  alias, 1 drivers
v0x13421b750_0 .net "data_out", 1 0, L_0x13424dba0;  alias, 1 drivers
v0x13421b7e0_0 .net "data_out_wire", 1 0, v0x13421b890_0;  1 drivers
v0x13421b890_0 .var "data_reg", 1 0;
L_0x138060be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13421b940_0 .net "default_val", 1 0, L_0x138060be0;  1 drivers
v0x13421b9f0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421bb10 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134219830 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424d590 .functor BUFZ 1, v0x13421c280_0, C4<0>, C4<0>, C4<0>;
v0x13421bea0_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421c040_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421c0d0_0 .net "data_in", 0 0, L_0x13424c230;  alias, 1 drivers
v0x13421c160_0 .net "data_out", 0 0, L_0x13424d590;  alias, 1 drivers
v0x13421c1f0_0 .net "data_out_wire", 0 0, v0x13421c280_0;  1 drivers
v0x13421c280_0 .var "data_reg", 0 0;
L_0x138060ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13421c310_0 .net "default_val", 0 0, L_0x138060ac0;  1 drivers
v0x13421c3a0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421c590 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x134216cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13421c700 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424d290 .functor BUFZ 32, v0x13421cb90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13421c890_0 .net "bubble", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x13421c920_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421c9c0_0 .net "data_in", 31 0, L_0x13424b620;  alias, 1 drivers
v0x13421ca50_0 .net "data_out", 31 0, L_0x13424d290;  alias, 1 drivers
v0x13421cae0_0 .net "data_out_wire", 31 0, v0x13421cb90_0;  1 drivers
v0x13421cb90_0 .var "data_reg", 31 0;
L_0x138060a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13421cc40_0 .net "default_val", 31 0, L_0x138060a30;  1 drivers
v0x13421ccf0_0 .net "stall", 0 0, L_0x138060ef8;  alias, 1 drivers
S_0x13421e310 .scope module, "ex_module" "EX_MODULE" 6 120, 9 3 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 1 "pc_src";
L_0x13424b3b0 .functor BUFZ 32, v0x13421ea00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1342209f0_0 .net "alu_result", 31 0, v0x13421ea00_0;  alias, 1 drivers
v0x134220aa0_0 .net "alu_result_wire", 31 0, L_0x13424b3b0;  1 drivers
v0x134220b40_0 .net "alu_src1", 0 0, L_0x13424c510;  alias, 1 drivers
v0x134220bd0_0 .net "alu_src2", 0 0, L_0x13424c950;  alias, 1 drivers
v0x134220c80_0 .net "alu_type", 3 0, L_0x13424bcb0;  alias, 1 drivers
v0x134220d50_0 .net "imm", 31 0, L_0x13424b340;  alias, 1 drivers
v0x134220de0_0 .net "less_than", 0 0, v0x13421eba0_0;  1 drivers
v0x134220e70_0 .net "op1", 31 0, v0x1342203e0_0;  1 drivers
v0x134220f40_0 .net "op2", 31 0, v0x134220470_0;  1 drivers
v0x134221050_0 .net "pc", 31 0, L_0x13424b180;  alias, 1 drivers
o0x13802a8c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1342210e0_0 .net "pc_src", 0 0, o0x13802a8c0;  0 drivers
v0x134221170_0 .net "reg_write_data_mem", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x134221200_0 .net "reg_write_data_wb", 31 0, v0x134244320_0;  alias, 1 drivers
v0x1342212a0_0 .net "rs1_data", 31 0, L_0x13424b520;  alias, 1 drivers
v0x134221380_0 .net "rs1_fwd_ex", 1 0, v0x134221ed0_0;  alias, 1 drivers
v0x134221460_0 .net "rs2_data", 31 0, L_0x13424b620;  alias, 1 drivers
v0x134221570_0 .net "rs2_fwd_ex", 1 0, v0x134222010_0;  alias, 1 drivers
v0x134221700_0 .net "zero", 0 0, v0x13421ec70_0;  1 drivers
S_0x13421e620 .scope module, "EX_ALU" "ALU" 9 36, 10 2 0, S_0x13421e310;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x13421e8a0_0 .net "alu_in1", 31 0, v0x1342203e0_0;  alias, 1 drivers
v0x13421e950_0 .net "alu_in2", 31 0, v0x134220470_0;  alias, 1 drivers
v0x13421ea00_0 .var "alu_result", 31 0;
v0x13421eaf0_0 .net "alu_type", 3 0, L_0x13424bcb0;  alias, 1 drivers
v0x13421eba0_0 .var "less_than", 0 0;
v0x13421ec70_0 .var "zero", 0 0;
E_0x13421e850 .event edge, v0x13421eaf0_0, v0x13421e8a0_0, v0x13421e950_0, v0x1342176a0_0;
S_0x13421ed90 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 22, 11 3 0, S_0x13421e310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
v0x13421ff00_0 .net "alu_src1", 0 0, L_0x13424c510;  alias, 1 drivers
v0x13421ff90_0 .net "alu_src2", 0 0, L_0x13424c950;  alias, 1 drivers
v0x134220030_0 .net "data_op1", 31 0, v0x13421f600_0;  1 drivers
v0x1342200e0_0 .net "data_op2", 31 0, v0x13421fd00_0;  1 drivers
v0x134220190_0 .net "fwd_ex1", 1 0, v0x134221ed0_0;  alias, 1 drivers
v0x134220260_0 .net "fwd_ex2", 1 0, v0x134222010_0;  alias, 1 drivers
v0x134220310_0 .net "imm", 31 0, L_0x13424b340;  alias, 1 drivers
v0x1342203e0_0 .var "op1", 31 0;
v0x134220470_0 .var "op2", 31 0;
v0x1342205a0_0 .net "pc", 31 0, L_0x13424b180;  alias, 1 drivers
v0x134220630_0 .net "reg_write_data_mem", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x134220700_0 .net "reg_write_data_wb", 31 0, v0x134244320_0;  alias, 1 drivers
v0x1342207d0_0 .net "rs1_data", 31 0, L_0x13424b520;  alias, 1 drivers
v0x134220860_0 .net "rs2_data", 31 0, L_0x13424b620;  alias, 1 drivers
E_0x13421e790/0 .event edge, v0x13421ff00_0, v0x13421f600_0, v0x1342205a0_0, v0x13421ff90_0;
E_0x13421e790/1 .event edge, v0x13421fd00_0, v0x134217fe0_0;
E_0x13421e790 .event/or E_0x13421e790/0, E_0x13421e790/1;
S_0x13421f100 .scope module, "FWD_MUX_1" "FWD_MUX" 11 12, 12 2 0, S_0x13421ed90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x13421f3d0_0 .net "Data_EX", 31 0, L_0x13424b520;  alias, 1 drivers
v0x13421f490_0 .net "Data_MEM", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x13421f540_0 .net "Data_WB", 31 0, v0x134244320_0;  alias, 1 drivers
v0x13421f600_0 .var "Data_out", 31 0;
v0x13421f6b0_0 .net "fwd_ex", 1 0, v0x134221ed0_0;  alias, 1 drivers
E_0x13421f370 .event edge, v0x13421f6b0_0, v0x13421f3d0_0, v0x13421f490_0, v0x13421f540_0;
S_0x13421f820 .scope module, "FWD_MUX_2" "FWD_MUX" 11 13, 12 2 0, S_0x13421ed90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x13421fab0_0 .net "Data_EX", 31 0, L_0x13424b620;  alias, 1 drivers
v0x13421fb90_0 .net "Data_MEM", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x13421fc30_0 .net "Data_WB", 31 0, v0x134244320_0;  alias, 1 drivers
v0x13421fd00_0 .var "Data_out", 31 0;
v0x13421fd90_0 .net "fwd_ex", 1 0, v0x134222010_0;  alias, 1 drivers
E_0x13421fa60 .event edge, v0x13421fd90_0, v0x13421c9c0_0, v0x13421f490_0, v0x13421f540_0;
S_0x134221820 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 243, 13 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x134221af0_0 .net "rd_mem", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x134221be0_0 .net "rd_wb", 4 0, L_0x13424e780;  alias, 1 drivers
v0x134221c80_0 .net "reg_write_mem", 0 0, L_0x13424d590;  alias, 1 drivers
v0x134221d70_0 .net "reg_write_wb", 0 0, L_0x13424e920;  alias, 1 drivers
v0x134221e00_0 .net "rs1_ex", 4 0, L_0x13424b970;  alias, 1 drivers
v0x134221ed0_0 .var "rs1_fwd_ex", 1 0;
v0x134221f60_0 .net "rs2_ex", 4 0, L_0x13424bb10;  alias, 1 drivers
v0x134222010_0 .var "rs2_fwd_ex", 1 0;
E_0x134216ec0/0 .event edge, v0x13421c160_0, v0x13421aef0_0, v0x134221e00_0, v0x134221d70_0;
E_0x134216ec0/1 .event edge, v0x134221be0_0, v0x134221f60_0;
E_0x134216ec0 .event/or E_0x134216ec0/0, E_0x134216ec0/1;
S_0x134222170 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 234, 14 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x1342224b0_0 .net "branch_id", 0 0, L_0x13424ad90;  alias, 1 drivers
v0x134222550_0 .net "jal_id", 0 0, L_0x13424ae00;  alias, 1 drivers
v0x1342225f0_0 .net "jalr_id", 0 0, L_0x13424ae70;  alias, 1 drivers
v0x134222680_0 .net "rd_mem", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x134222710_0 .net "reg_write_mem", 0 0, L_0x13424d590;  alias, 1 drivers
v0x1342227e0_0 .var "rs1_fwd_id", 1 0;
v0x134222880_0 .net "rs1_id", 4 0, L_0x134249260;  alias, 1 drivers
v0x134222930_0 .var "rs2_fwd_id", 1 0;
v0x1342229e0_0 .net "rs2_id", 4 0, L_0x1342492e0;  alias, 1 drivers
E_0x134222460 .event edge, v0x13421aef0_0, v0x134222880_0, v0x1342225f0_0, v0x1342229e0_0;
S_0x134222bd0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 219, 15 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /OUTPUT 1 "stall_if";
    .port_info 12 /OUTPUT 1 "bubble_if";
    .port_info 13 /OUTPUT 1 "stall_id";
    .port_info 14 /OUTPUT 1 "bubble_id";
    .port_info 15 /OUTPUT 1 "stall_ex";
    .port_info 16 /OUTPUT 1 "bubble_ex";
    .port_info 17 /OUTPUT 1 "stall_mem";
    .port_info 18 /OUTPUT 1 "bubble_mem";
    .port_info 19 /OUTPUT 1 "stall_wb";
    .port_info 20 /OUTPUT 1 "bubble_wb";
L_0x13424ec90 .functor OR 1, L_0x13424ea10, L_0x13424ead0, C4<0>, C4<0>;
L_0x13424ed40 .functor AND 1, L_0x13424c7f0, L_0x13424ec90, C4<1>, C4<1>;
L_0x13424f150 .functor OR 1, L_0x13424edf0, L_0x13424efb0, C4<0>, C4<0>;
L_0x13424f260 .functor OR 1, L_0x13424f150, L_0x13424f1c0, C4<0>, C4<0>;
L_0x13424f410 .functor OR 1, L_0x13424f260, L_0x13424f370, C4<0>, C4<0>;
L_0x13424f550 .functor AND 1, L_0x13424ad90, L_0x13424f410, C4<1>, C4<1>;
L_0x13424f600 .functor OR 1, L_0x13424ed40, L_0x13424f550, C4<0>, C4<0>;
L_0x13424f870 .functor OR 1, L_0x13424f730, L_0x13424f7d0, C4<0>, C4<0>;
L_0x13424f960 .functor AND 1, L_0x13424ae70, L_0x13424f870, C4<1>, C4<1>;
L_0x13424fc90 .functor AND 1, L_0x13424f960, L_0x13424fb70, C4<1>, C4<1>;
L_0x13424fd40 .functor OR 1, L_0x13424f600, L_0x13424fc90, C4<0>, C4<0>;
L_0x13424ff90 .functor AND 1, L_0x13424fe90, v0x134236aa0_0, C4<1>, C4<1>;
L_0x134250000 .functor BUFZ 1, L_0x13424fd40, C4<0>, C4<0>, C4<0>;
L_0x134250160 .functor BUFZ 1, L_0x13424fd40, C4<0>, C4<0>, C4<0>;
L_0x134250250 .functor BUFZ 1, v0x134248a20_0, C4<0>, C4<0>, C4<0>;
L_0x1342500f0 .functor OR 1, v0x134248a20_0, L_0x13424ff90, C4<0>, C4<0>;
L_0x134250340 .functor OR 1, v0x134248a20_0, L_0x13424fd40, C4<0>, C4<0>;
L_0x1342487f0 .functor BUFZ 1, v0x134248a20_0, C4<0>, C4<0>, C4<0>;
L_0x134250540 .functor BUFZ 1, v0x134248a20_0, C4<0>, C4<0>, C4<0>;
v0x134222ff0_0 .net *"_ivl_0", 0 0, L_0x13424ea10;  1 drivers
v0x1342230a0_0 .net *"_ivl_10", 0 0, L_0x13424efb0;  1 drivers
v0x134223140_0 .net *"_ivl_13", 0 0, L_0x13424f150;  1 drivers
v0x1342231d0_0 .net *"_ivl_14", 0 0, L_0x13424f1c0;  1 drivers
v0x134223270_0 .net *"_ivl_17", 0 0, L_0x13424f260;  1 drivers
v0x134223350_0 .net *"_ivl_18", 0 0, L_0x13424f370;  1 drivers
v0x1342233f0_0 .net *"_ivl_2", 0 0, L_0x13424ead0;  1 drivers
v0x134223490_0 .net *"_ivl_21", 0 0, L_0x13424f410;  1 drivers
v0x134223530_0 .net *"_ivl_23", 0 0, L_0x13424f550;  1 drivers
v0x134223640_0 .net *"_ivl_25", 0 0, L_0x13424f600;  1 drivers
v0x1342236d0_0 .net *"_ivl_26", 0 0, L_0x13424f730;  1 drivers
v0x134223770_0 .net *"_ivl_28", 0 0, L_0x13424f7d0;  1 drivers
v0x134223810_0 .net *"_ivl_31", 0 0, L_0x13424f870;  1 drivers
v0x1342238b0_0 .net *"_ivl_33", 0 0, L_0x13424f960;  1 drivers
v0x134223950_0 .net *"_ivl_34", 31 0, L_0x13424fa60;  1 drivers
L_0x138060e20 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134223a00_0 .net *"_ivl_37", 26 0, L_0x138060e20;  1 drivers
L_0x138060e68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134223ab0_0 .net/2u *"_ivl_38", 31 0, L_0x138060e68;  1 drivers
v0x134223c40_0 .net *"_ivl_40", 0 0, L_0x13424fb70;  1 drivers
v0x134223cd0_0 .net *"_ivl_43", 0 0, L_0x13424fc90;  1 drivers
v0x134223d60_0 .net *"_ivl_47", 0 0, L_0x13424fe90;  1 drivers
v0x134223e00_0 .net *"_ivl_5", 0 0, L_0x13424ec90;  1 drivers
v0x134223ea0_0 .net *"_ivl_7", 0 0, L_0x13424ed40;  1 drivers
v0x134223f40_0 .net *"_ivl_8", 0 0, L_0x13424edf0;  1 drivers
v0x134223fe0_0 .net "branch_id", 0 0, L_0x13424ad90;  alias, 1 drivers
v0x134224090_0 .net "bubble", 0 0, L_0x13424ff90;  1 drivers
v0x134224120_0 .net "bubble_ex", 0 0, L_0x134250340;  alias, 1 drivers
v0x1342241b0_0 .net "bubble_id", 0 0, L_0x1342500f0;  alias, 1 drivers
v0x134224240_0 .net "bubble_if", 0 0, L_0x134250250;  alias, 1 drivers
v0x1342242d0_0 .net "bubble_mem", 0 0, L_0x1342487f0;  alias, 1 drivers
v0x134224360_0 .net "bubble_wb", 0 0, L_0x134250540;  alias, 1 drivers
v0x1342243f0_0 .net "jal_id", 0 0, L_0x13424ae00;  alias, 1 drivers
v0x134224480_0 .net "jalr_id", 0 0, L_0x13424ae70;  alias, 1 drivers
v0x134224510_0 .net "mem_read_ex", 0 0, L_0x13424c7f0;  alias, 1 drivers
v0x134223b80_0 .net "mem_read_mem", 0 0, L_0x13424d6f0;  alias, 1 drivers
v0x1342247e0_0 .net "pc_src_id", 0 0, v0x134236aa0_0;  alias, 1 drivers
v0x134224870_0 .net "rd_ex", 4 0, L_0x13424b810;  alias, 1 drivers
v0x134224940_0 .net "rd_mem", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x134224a50_0 .net "rs1_id", 4 0, L_0x134249260;  alias, 1 drivers
v0x134224ae0_0 .net "rs2_id", 4 0, L_0x1342492e0;  alias, 1 drivers
v0x134224b70_0 .net "rst", 0 0, v0x134248a20_0;  alias, 1 drivers
v0x134224c00_0 .net "stall", 0 0, L_0x13424fd40;  1 drivers
v0x134224c90_0 .net "stall_ex", 0 0, L_0x138060eb0;  alias, 1 drivers
v0x134224d20_0 .net "stall_id", 0 0, L_0x134250160;  alias, 1 drivers
v0x134224db0_0 .net "stall_if", 0 0, L_0x134250000;  alias, 1 drivers
v0x134224e40_0 .net "stall_mem", 0 0, L_0x138060ef8;  alias, 1 drivers
v0x134224ed0_0 .net "stall_wb", 0 0, L_0x138060f40;  alias, 1 drivers
L_0x13424ea10 .cmp/eq 5, L_0x13424b810, L_0x134249260;
L_0x13424ead0 .cmp/eq 5, L_0x13424b810, L_0x1342492e0;
L_0x13424edf0 .cmp/eq 5, L_0x13424d9b0, L_0x134249260;
L_0x13424efb0 .cmp/eq 5, L_0x13424d9b0, L_0x1342492e0;
L_0x13424f1c0 .cmp/eq 5, L_0x13424b810, L_0x134249260;
L_0x13424f370 .cmp/eq 5, L_0x13424b810, L_0x1342492e0;
L_0x13424f730 .cmp/eq 5, L_0x13424d9b0, L_0x134249260;
L_0x13424f7d0 .cmp/eq 5, L_0x13424b810, L_0x134249260;
L_0x13424fa60 .concat [ 5 27 0 0], L_0x134249260, L_0x138060e20;
L_0x13424fb70 .cmp/ne 32, L_0x13424fa60, L_0x138060e68;
L_0x13424fe90 .reduce/nor L_0x13424fd40;
S_0x134225140 .scope module, "id_ex" "ID_EX" 6 95, 16 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x1342306b0_0 .net "alu_src1_ex", 0 0, L_0x13424c510;  alias, 1 drivers
v0x134230740_0 .net "alu_src1_id", 0 0, v0x134232d50_0;  alias, 1 drivers
v0x1342307d0_0 .net "alu_src2_ex", 0 0, L_0x13424c950;  alias, 1 drivers
v0x134230880_0 .net "alu_src2_id", 0 0, v0x134232e40_0;  alias, 1 drivers
v0x134230930_0 .net "alu_type_ex", 3 0, L_0x13424bcb0;  alias, 1 drivers
v0x134230a00_0 .net "alu_type_id", 3 0, v0x134232f10_0;  alias, 1 drivers
v0x134230a90_0 .net "branch_ex", 0 0, L_0x13424c670;  1 drivers
v0x134230b20_0 .net "branch_id", 0 0, L_0x13424ad90;  alias, 1 drivers
v0x134230bb0_0 .net "bubble_ex", 0 0, L_0x134250340;  alias, 1 drivers
v0x134230cc0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134227740_0 .net "imm_ex", 31 0, L_0x13424b340;  alias, 1 drivers
v0x1342277d0_0 .net "imm_id", 31 0, v0x134235b50_0;  alias, 1 drivers
v0x134227880_0 .net "instr_funct3_ex", 2 0, L_0x13424be10;  alias, 1 drivers
v0x134230d50_0 .net "instr_funct3_id", 2 0, L_0x13424aee0;  alias, 1 drivers
v0x134230de0_0 .net "jal_ex", 0 0, L_0x13424cab0;  1 drivers
v0x134230e70_0 .net "jal_id", 0 0, L_0x13424ae00;  alias, 1 drivers
v0x134230f00_0 .net "jalr_ex", 0 0, L_0x13424c390;  1 drivers
v0x134231090_0 .net "jalr_id", 0 0, L_0x13424ae70;  alias, 1 drivers
v0x134231120_0 .net "mem_read_ex", 0 0, L_0x13424c7f0;  alias, 1 drivers
v0x1342311b0_0 .net "mem_read_id", 0 0, v0x134233da0_0;  alias, 1 drivers
v0x134231260_0 .net "mem_write_ex", 0 0, L_0x13424c0d0;  alias, 1 drivers
v0x1342312f0_0 .net "mem_write_id", 0 0, v0x134233eb0_0;  alias, 1 drivers
v0x134231380_0 .net "pc_ex", 31 0, L_0x13424b180;  alias, 1 drivers
v0x134231410_0 .net "pc_id", 31 0, L_0x134248f40;  alias, 1 drivers
v0x1342314a0_0 .net "pc_plus4_ex", 31 0, L_0x13424b260;  alias, 1 drivers
v0x134231530_0 .net "pc_plus4_id", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x1342315e0_0 .net "rd_ex", 4 0, L_0x13424b810;  alias, 1 drivers
v0x1342316f0_0 .net "rd_id", 4 0, L_0x134249170;  alias, 1 drivers
v0x1342317a0_0 .net "reg_src_ex", 1 0, L_0x13424bf70;  alias, 1 drivers
v0x134231830_0 .net "reg_src_id", 1 0, v0x134234010_0;  alias, 1 drivers
v0x1342318c0_0 .net "reg_write_ex", 0 0, L_0x13424c230;  alias, 1 drivers
v0x134231950_0 .net "reg_write_id", 0 0, L_0x13424b020;  alias, 1 drivers
v0x1342319e0_0 .net "rs1_data_ex", 31 0, L_0x13424b520;  alias, 1 drivers
v0x134231c70_0 .net "rs1_data_id", 31 0, L_0x13424abb0;  alias, 1 drivers
v0x134231d00_0 .net "rs1_ex", 4 0, L_0x13424b970;  alias, 1 drivers
v0x134231d90_0 .net "rs1_id", 4 0, L_0x134249260;  alias, 1 drivers
v0x134231e20_0 .net "rs2_data_ex", 31 0, L_0x13424b620;  alias, 1 drivers
v0x134231eb0_0 .net "rs2_data_id", 31 0, L_0x13424aca0;  alias, 1 drivers
v0x134231f40_0 .net "rs2_ex", 4 0, L_0x13424bb10;  alias, 1 drivers
v0x134231fd0_0 .net "rs2_id", 4 0, L_0x1342492e0;  alias, 1 drivers
v0x134232070_0 .net "stall_ex", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x1342257c0 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134225990 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c510 .functor BUFZ 1, v0x134225e10_0, C4<0>, C4<0>, C4<0>;
v0x134225b40_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134225bd0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134225c60_0 .net "data_in", 0 0, v0x134232d50_0;  alias, 1 drivers
v0x134225cf0_0 .net "data_out", 0 0, L_0x13424c510;  alias, 1 drivers
v0x134225d80_0 .net "data_out_wire", 0 0, v0x134225e10_0;  1 drivers
v0x134225e10_0 .var "data_reg", 0 0;
L_0x1380607f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134225ea0_0 .net "default_val", 0 0, L_0x1380607f0;  1 drivers
v0x134225f50_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134226060 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134226230 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c950 .functor BUFZ 1, v0x134226740_0, C4<0>, C4<0>, C4<0>;
v0x1342263f0_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x1342264c0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134226550_0 .net "data_in", 0 0, v0x134232e40_0;  alias, 1 drivers
v0x1342265e0_0 .net "data_out", 0 0, L_0x13424c950;  alias, 1 drivers
v0x134226670_0 .net "data_out_wire", 0 0, v0x134226740_0;  1 drivers
v0x134226740_0 .var "data_reg", 0 0;
L_0x1380608c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1342267d0_0 .net "default_val", 0 0, L_0x1380608c8;  1 drivers
v0x134226870_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x1342269b0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x134226b70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x13424bcb0 .functor BUFZ 4, v0x134227040_0, C4<0000>, C4<0000>, C4<0000>;
v0x134226d30_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134226dc0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134226e50_0 .net "data_in", 3 0, v0x134232f10_0;  alias, 1 drivers
v0x134226ee0_0 .net "data_out", 3 0, L_0x13424bcb0;  alias, 1 drivers
v0x134226f70_0 .net "data_out_wire", 3 0, v0x134227040_0;  1 drivers
v0x134227040_0 .var "data_reg", 3 0;
L_0x138060640 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1342270e0_0 .net "default_val", 3 0, L_0x138060640;  1 drivers
v0x134227190_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x1342272b0 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134227470 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c670 .functor BUFZ 1, v0x134227aa0_0, C4<0>, C4<0>, C4<0>;
v0x134227600_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x1342276a0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13421ad60_0 .net "data_in", 0 0, L_0x13424ad90;  alias, 1 drivers
v0x134227940_0 .net "data_out", 0 0, L_0x13424c670;  alias, 1 drivers
v0x1342279d0_0 .net "data_out_wire", 0 0, v0x134227aa0_0;  1 drivers
v0x134227aa0_0 .var "data_reg", 0 0;
L_0x138060838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134227b30_0 .net "default_val", 0 0, L_0x138060838;  1 drivers
v0x134227bc0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134227d40 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x134227f00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424b340 .functor BUFZ 32, v0x134228400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134228090_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134228130_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342281d0_0 .net "data_in", 31 0, v0x134235b50_0;  alias, 1 drivers
v0x134228260_0 .net "data_out", 31 0, L_0x13424b340;  alias, 1 drivers
v0x134228370_0 .net "data_out_wire", 31 0, v0x134228400_0;  1 drivers
v0x134228400_0 .var "data_reg", 31 0;
L_0x138060490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134228490_0 .net "default_val", 31 0, L_0x138060490;  1 drivers
v0x134228530_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134228650 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x134228810 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x13424be10 .functor BUFZ 3, v0x134228cd0_0, C4<000>, C4<000>, C4<000>;
v0x1342289a0_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134228a40_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134228ae0_0 .net "data_in", 2 0, L_0x13424aee0;  alias, 1 drivers
v0x134228b70_0 .net "data_out", 2 0, L_0x13424be10;  alias, 1 drivers
v0x134228c00_0 .net "data_out_wire", 2 0, v0x134228cd0_0;  1 drivers
v0x134228cd0_0 .var "data_reg", 2 0;
L_0x138060688 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x134228d70_0 .net "default_val", 2 0, L_0x138060688;  1 drivers
v0x134228e20_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134228f40 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134229100 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424cab0 .functor BUFZ 1, v0x1342295c0_0, C4<0>, C4<0>, C4<0>;
v0x134229290_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134229330_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342293d0_0 .net "data_in", 0 0, L_0x13424ae00;  alias, 1 drivers
v0x134229460_0 .net "data_out", 0 0, L_0x13424cab0;  alias, 1 drivers
v0x1342294f0_0 .net "data_out_wire", 0 0, v0x1342295c0_0;  1 drivers
v0x1342295c0_0 .var "data_reg", 0 0;
L_0x138060910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134229660_0 .net "default_val", 0 0, L_0x138060910;  1 drivers
v0x134229710_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134229830 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1342299f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c390 .functor BUFZ 1, v0x134229f60_0, C4<0>, C4<0>, C4<0>;
v0x134229b80_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134229d20_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134229db0_0 .net "data_in", 0 0, L_0x13424ae70;  alias, 1 drivers
v0x134229e40_0 .net "data_out", 0 0, L_0x13424c390;  alias, 1 drivers
v0x134229ed0_0 .net "data_out_wire", 0 0, v0x134229f60_0;  1 drivers
v0x134229f60_0 .var "data_reg", 0 0;
L_0x1380607a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134229ff0_0 .net "default_val", 0 0, L_0x1380607a8;  1 drivers
v0x13422a080_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422a280 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134226900 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c7f0 .functor BUFZ 1, v0x13422a8b0_0, C4<0>, C4<0>, C4<0>;
v0x13422a5c0_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422a650_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422a6f0_0 .net "data_in", 0 0, v0x134233da0_0;  alias, 1 drivers
v0x13422a780_0 .net "data_out", 0 0, L_0x13424c7f0;  alias, 1 drivers
v0x13422a810_0 .net "data_out_wire", 0 0, v0x13422a8b0_0;  1 drivers
v0x13422a8b0_0 .var "data_reg", 0 0;
L_0x138060880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13422a960_0 .net "default_val", 0 0, L_0x138060880;  1 drivers
v0x13422aa10_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422ab30 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13422acf0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c0d0 .functor BUFZ 1, v0x13422b1b0_0, C4<0>, C4<0>, C4<0>;
v0x13422ae80_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422af20_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422afc0_0 .net "data_in", 0 0, v0x134233eb0_0;  alias, 1 drivers
v0x13422b050_0 .net "data_out", 0 0, L_0x13424c0d0;  alias, 1 drivers
v0x13422b0e0_0 .net "data_out_wire", 0 0, v0x13422b1b0_0;  1 drivers
v0x13422b1b0_0 .var "data_reg", 0 0;
L_0x138060718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13422b250_0 .net "default_val", 0 0, L_0x138060718;  1 drivers
v0x13422b300_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422b420 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13422b5e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424b180 .functor BUFZ 32, v0x13422baa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13422b770_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422b810_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422b8b0_0 .net "data_in", 31 0, L_0x134248f40;  alias, 1 drivers
v0x13422b940_0 .net "data_out", 31 0, L_0x13424b180;  alias, 1 drivers
v0x13422b9d0_0 .net "data_out_wire", 31 0, v0x13422baa0_0;  1 drivers
v0x13422baa0_0 .var "data_reg", 31 0;
L_0x138060400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13422bb40_0 .net "default_val", 31 0, L_0x138060400;  1 drivers
v0x13422bbf0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422bd10 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13422bed0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424b260 .functor BUFZ 32, v0x13422c390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13422c060_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422c100_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422c1a0_0 .net "data_in", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x13422c230_0 .net "data_out", 31 0, L_0x13424b260;  alias, 1 drivers
v0x13422c2c0_0 .net "data_out_wire", 31 0, v0x13422c390_0;  1 drivers
v0x13422c390_0 .var "data_reg", 31 0;
L_0x138060448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13422c430_0 .net "default_val", 31 0, L_0x138060448;  1 drivers
v0x13422c4e0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422c600 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13422c7c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x13424b810 .functor BUFZ 5, v0x13422cc50_0, C4<00000>, C4<00000>, C4<00000>;
v0x13422c950_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422c9f0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422ca90_0 .net "data_in", 4 0, L_0x134249170;  alias, 1 drivers
v0x13422cb20_0 .net "data_out", 4 0, L_0x13424b810;  alias, 1 drivers
v0x13422cbb0_0 .net "data_out_wire", 4 0, v0x13422cc50_0;  1 drivers
v0x13422cc50_0 .var "data_reg", 4 0;
L_0x138060568 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13422cd00_0 .net "default_val", 4 0, L_0x138060568;  1 drivers
v0x13422cdb0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422ced0 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13422d090 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x13424bf70 .functor BUFZ 2, v0x13422d550_0, C4<00>, C4<00>, C4<00>;
v0x13422d220_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422d2c0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422d360_0 .net "data_in", 1 0, v0x134234010_0;  alias, 1 drivers
v0x13422d3f0_0 .net "data_out", 1 0, L_0x13424bf70;  alias, 1 drivers
v0x13422d480_0 .net "data_out_wire", 1 0, v0x13422d550_0;  1 drivers
v0x13422d550_0 .var "data_reg", 1 0;
L_0x1380606d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13422d5f0_0 .net "default_val", 1 0, L_0x1380606d0;  1 drivers
v0x13422d6a0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422d7c0 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13422d980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424c230 .functor BUFZ 1, v0x13422de40_0, C4<0>, C4<0>, C4<0>;
v0x13422db10_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422dbb0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422dc50_0 .net "data_in", 0 0, L_0x13424b020;  alias, 1 drivers
v0x13422dce0_0 .net "data_out", 0 0, L_0x13424c230;  alias, 1 drivers
v0x13422dd70_0 .net "data_out_wire", 0 0, v0x13422de40_0;  1 drivers
v0x13422de40_0 .var "data_reg", 0 0;
L_0x138060760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13422dee0_0 .net "default_val", 0 0, L_0x138060760;  1 drivers
v0x13422df90_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422e0b0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13422e270 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x13424b970 .functor BUFZ 5, v0x13422e850_0, C4<00000>, C4<00000>, C4<00000>;
v0x13422e400_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x134229c20_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422e6a0_0 .net "data_in", 4 0, L_0x134249260;  alias, 1 drivers
v0x13422e730_0 .net "data_out", 4 0, L_0x13424b970;  alias, 1 drivers
v0x13422e7c0_0 .net "data_out_wire", 4 0, v0x13422e850_0;  1 drivers
v0x13422e850_0 .var "data_reg", 4 0;
L_0x1380605b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13422e8e0_0 .net "default_val", 4 0, L_0x1380605b0;  1 drivers
v0x13422e980_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422ec10 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13422ee80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424b520 .functor BUFZ 32, v0x13422f270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13422ef90_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422f020_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422f0b0_0 .net "data_in", 31 0, L_0x13424abb0;  alias, 1 drivers
v0x13422f140_0 .net "data_out", 31 0, L_0x13424b520;  alias, 1 drivers
v0x13422f1d0_0 .net "data_out_wire", 31 0, v0x13422f270_0;  1 drivers
v0x13422f270_0 .var "data_reg", 31 0;
L_0x1380604d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13422f320_0 .net "default_val", 31 0, L_0x1380604d8;  1 drivers
v0x13422f3d0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422f4f0 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13422f6b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x13424bb10 .functor BUFZ 5, v0x13422fb70_0, C4<00000>, C4<00000>, C4<00000>;
v0x13422f840_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x13422f8e0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13422f980_0 .net "data_in", 4 0, L_0x1342492e0;  alias, 1 drivers
v0x13422fa10_0 .net "data_out", 4 0, L_0x13424bb10;  alias, 1 drivers
v0x13422faa0_0 .net "data_out_wire", 4 0, v0x13422fb70_0;  1 drivers
v0x13422fb70_0 .var "data_reg", 4 0;
L_0x1380605f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13422fc10_0 .net "default_val", 4 0, L_0x1380605f8;  1 drivers
v0x13422fcc0_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x13422fde0 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x134225140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13422ffa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424b620 .functor BUFZ 32, v0x134230430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134230130_0 .net "bubble", 0 0, L_0x134250340;  alias, 1 drivers
v0x1342301d0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134230270_0 .net "data_in", 31 0, L_0x13424aca0;  alias, 1 drivers
v0x134230300_0 .net "data_out", 31 0, L_0x13424b620;  alias, 1 drivers
v0x134230390_0 .net "data_out_wire", 31 0, v0x134230430_0;  1 drivers
v0x134230430_0 .var "data_reg", 31 0;
L_0x138060520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1342304e0_0 .net "default_val", 31 0, L_0x138060520;  1 drivers
v0x134230590_0 .net "stall", 0 0, L_0x138060eb0;  alias, 1 drivers
S_0x134232490 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "rs1_fwd_id";
    .port_info 7 /INPUT 2 "rs2_fwd_id";
    .port_info 8 /OUTPUT 1 "pc_src";
    .port_info 9 /OUTPUT 2 "reg_src";
    .port_info 10 /OUTPUT 1 "alu_src1";
    .port_info 11 /OUTPUT 1 "alu_src2";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "rs1_data";
    .port_info 16 /OUTPUT 32 "rs2_data";
    .port_info 17 /OUTPUT 32 "imm";
    .port_info 18 /OUTPUT 32 "new_pc";
    .port_info 19 /OUTPUT 3 "branch_type";
    .port_info 20 /OUTPUT 3 "load_type";
    .port_info 21 /OUTPUT 3 "store_type";
    .port_info 22 /OUTPUT 3 "instr_funct3";
    .port_info 23 /OUTPUT 4 "alu_type";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 5 "rs1";
    .port_info 26 /OUTPUT 5 "rs2";
    .port_info 27 /OUTPUT 1 "branch";
    .port_info 28 /OUTPUT 1 "jal";
    .port_info 29 /OUTPUT 1 "jalr";
L_0x134249170 .functor BUFZ 5, v0x1342340e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x134249260 .functor BUFZ 5, v0x134234200_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1342492e0 .functor BUFZ 5, v0x1342342b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x13424abb0 .functor BUFZ 32, L_0x13424a060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13424aca0 .functor BUFZ 32, L_0x13424a3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13424ad90 .functor BUFZ 1, v0x1342337f0_0, C4<0>, C4<0>, C4<0>;
L_0x13424ae00 .functor BUFZ 1, v0x134233bb0_0, C4<0>, C4<0>, C4<0>;
L_0x13424ae70 .functor BUFZ 1, v0x134233c50_0, C4<0>, C4<0>, C4<0>;
L_0x13424aee0 .functor BUFZ 3, v0x134233ae0_0, C4<000>, C4<000>, C4<000>;
L_0x13424b020 .functor BUFZ 1, v0x134234170_0, C4<0>, C4<0>, C4<0>;
v0x134238080_0 .net "R_Addr1", 4 0, v0x134234200_0;  1 drivers
v0x134238130_0 .net "R_Addr2", 4 0, v0x1342342b0_0;  1 drivers
v0x134238210_0 .net "W_Addr", 4 0, v0x1342340e0_0;  1 drivers
v0x1342382e0_0 .net "alu_src1", 0 0, v0x134232d50_0;  alias, 1 drivers
v0x134238370_0 .net "alu_src2", 0 0, v0x134232e40_0;  alias, 1 drivers
v0x134238440_0 .net "alu_type", 3 0, v0x134232f10_0;  alias, 1 drivers
v0x1342384d0_0 .net "branch", 0 0, L_0x13424ad90;  alias, 1 drivers
v0x1342385e0_0 .net "branch_inn", 0 0, v0x1342337f0_0;  1 drivers
v0x134238670_0 .net "branch_type", 2 0, L_0x134249380;  1 drivers
v0x134238780_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134238810_0 .net "funct3_inn", 2 0, v0x134233ae0_0;  1 drivers
v0x1342388e0_0 .net "imm", 31 0, v0x134235b50_0;  alias, 1 drivers
v0x134238970_0 .net "instr", 31 0, L_0x134250830;  alias, 1 drivers
v0x134238a80_0 .net "instr_funct3", 2 0, L_0x13424aee0;  alias, 1 drivers
v0x134238b10_0 .net "jal", 0 0, L_0x13424ae00;  alias, 1 drivers
v0x134238c20_0 .net "jal_inn", 0 0, v0x134233bb0_0;  1 drivers
v0x134238cb0_0 .net "jalr", 0 0, L_0x13424ae70;  alias, 1 drivers
v0x134238e40_0 .net "jalr_inn", 0 0, v0x134233c50_0;  1 drivers
v0x134238ed0_0 .net "less_than", 0 0, L_0x13424aad0;  1 drivers
v0x134238fa0_0 .net "load_type", 2 0, L_0x1342493f0;  1 drivers
v0x134239030_0 .net "mem_read", 0 0, v0x134233da0_0;  alias, 1 drivers
v0x1342390c0_0 .net "mem_write", 0 0, v0x134233eb0_0;  alias, 1 drivers
v0x134239150_0 .net "new_pc", 31 0, v0x134236830_0;  alias, 1 drivers
v0x1342391e0_0 .net "pc", 31 0, L_0x134248f40;  alias, 1 drivers
v0x134239270_0 .net "pc_plus4", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x134239300_0 .net "pc_src", 0 0, v0x134236aa0_0;  alias, 1 drivers
v0x1342393d0_0 .net "rd", 4 0, L_0x134249170;  alias, 1 drivers
v0x1342394a0_0 .net "reg_src", 1 0, v0x134234010_0;  alias, 1 drivers
v0x134239530_0 .net "reg_write", 0 0, L_0x13424b020;  alias, 1 drivers
v0x134239600_0 .net "reg_write_data_mem", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x134239690_0 .net "reg_write_data_wb", 31 0, v0x134244320_0;  alias, 1 drivers
v0x134239720_0 .net "reg_write_enable", 0 0, v0x134234170_0;  1 drivers
v0x1342397f0_0 .net "rs1", 4 0, L_0x134249260;  alias, 1 drivers
v0x134239a80_0 .net "rs1_data", 31 0, L_0x13424abb0;  alias, 1 drivers
v0x134239b10_0 .net "rs1_data_new", 31 0, L_0x13424a060;  1 drivers
v0x134239ba0_0 .net "rs1_data_old", 31 0, L_0x1342498f0;  1 drivers
v0x134239c30_0 .net "rs1_fwd_id", 1 0, v0x1342227e0_0;  alias, 1 drivers
v0x134239cc0_0 .net "rs2", 4 0, L_0x1342492e0;  alias, 1 drivers
v0x134239dd0_0 .net "rs2_data", 31 0, L_0x13424aca0;  alias, 1 drivers
v0x134239e60_0 .net "rs2_data_new", 31 0, L_0x13424a3a0;  1 drivers
v0x134239ef0_0 .net "rs2_data_old", 31 0, L_0x134249e20;  1 drivers
v0x134239fc0_0 .net "rs2_fwd_id", 1 0, v0x134222930_0;  alias, 1 drivers
v0x13423a090_0 .net "store_type", 2 0, L_0x1342494e0;  1 drivers
v0x13423a120_0 .net "zero", 0 0, L_0x13424a4c0;  1 drivers
S_0x1342329c0 .scope module, "ID_ALU_Control" "ALUControl" 17 59, 18 3 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x134232be0_0 .net "R_Data1", 31 0, L_0x13424a060;  alias, 1 drivers
v0x134232ca0_0 .net "R_Data2", 31 0, L_0x13424a3a0;  alias, 1 drivers
v0x134232d50_0 .var "alu_src1", 0 0;
v0x134232e40_0 .var "alu_src2", 0 0;
v0x134232f10_0 .var "alu_type", 3 0;
v0x134233020_0 .var "funct3", 2 0;
v0x1342330b0_0 .var "funct7", 6 0;
v0x134233140_0 .net "imm", 31 0, v0x134235b50_0;  alias, 1 drivers
v0x134233210_0 .net "instr", 31 0, L_0x134250830;  alias, 1 drivers
v0x134233320_0 .var "opcode", 6 0;
E_0x1342253f0 .event edge, v0x1342156a0_0, v0x134233320_0, v0x134233020_0, v0x1342330b0_0;
S_0x134233410 .scope module, "ID_Control_Unit" "ControlUnit" 17 41, 19 3 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x134249380 .functor BUFZ 3, v0x134233940_0, C4<000>, C4<000>, C4<000>;
L_0x1342493f0 .functor BUFZ 3, v0x134233940_0, C4<000>, C4<000>, C4<000>;
L_0x1342494e0 .functor BUFZ 3, v0x134233940_0, C4<000>, C4<000>, C4<000>;
v0x1342337f0_0 .var "branch", 0 0;
v0x134233890_0 .net "branch_type", 2 0, L_0x134249380;  alias, 1 drivers
v0x134233940_0 .var "funct3", 2 0;
v0x134233a00_0 .net "instr", 31 0, L_0x134250830;  alias, 1 drivers
v0x134233ae0_0 .var "instr_funct3", 2 0;
v0x134233bb0_0 .var "jal", 0 0;
v0x134233c50_0 .var "jalr", 0 0;
v0x134233cf0_0 .net "load_type", 2 0, L_0x1342493f0;  alias, 1 drivers
v0x134233da0_0 .var "mem_read", 0 0;
v0x134233eb0_0 .var "mem_write", 0 0;
v0x134233f80_0 .var "opcode", 6 0;
v0x134234010_0 .var "reg_src", 1 0;
v0x1342340e0_0 .var "reg_write_addr", 4 0;
v0x134234170_0 .var "reg_write_enable", 0 0;
v0x134234200_0 .var "rs1_read_addr", 4 0;
v0x1342342b0_0 .var "rs2_read_addr", 4 0;
v0x134234360_0 .net "store_type", 2 0, L_0x1342494e0;  alias, 1 drivers
E_0x1342253b0 .event edge, v0x1342156a0_0, v0x134233940_0, v0x134233f80_0;
S_0x1342345e0 .scope module, "ID_ID_Control" "ID_Control" 17 79, 20 2 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x13424a7a0 .functor OR 1, L_0x13424a5e0, L_0x13424a680, C4<0>, C4<0>;
L_0x1380602e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1342348b0_0 .net/2u *"_ivl_0", 1 0, L_0x1380602e0;  1 drivers
L_0x138060370 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x134234940_0 .net/2u *"_ivl_14", 2 0, L_0x138060370;  1 drivers
v0x1342349e0_0 .net *"_ivl_16", 0 0, L_0x13424a5e0;  1 drivers
L_0x1380603b8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x134234a90_0 .net/2u *"_ivl_18", 2 0, L_0x1380603b8;  1 drivers
v0x134234b40_0 .net *"_ivl_2", 0 0, L_0x134249f40;  1 drivers
v0x134234c20_0 .net *"_ivl_20", 0 0, L_0x13424a680;  1 drivers
v0x134234cc0_0 .net *"_ivl_23", 0 0, L_0x13424a7a0;  1 drivers
v0x134234d60_0 .net *"_ivl_24", 0 0, L_0x13424a890;  1 drivers
v0x134234e00_0 .net *"_ivl_26", 0 0, L_0x13424a930;  1 drivers
L_0x138060328 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x134234f10_0 .net/2u *"_ivl_6", 1 0, L_0x138060328;  1 drivers
v0x134234fb0_0 .net *"_ivl_8", 0 0, L_0x13424a300;  1 drivers
v0x134235050_0 .net "funct3", 2 0, v0x134233ae0_0;  alias, 1 drivers
v0x134235110_0 .net "less_than", 0 0, L_0x13424aad0;  alias, 1 drivers
v0x1342351a0_0 .net "reg_write_data_mem", 31 0, v0x13423e6e0_0;  alias, 1 drivers
v0x1342352b0_0 .net "rs1_data", 31 0, L_0x1342498f0;  alias, 1 drivers
v0x134235340_0 .net "rs1_data_update", 31 0, L_0x13424a060;  alias, 1 drivers
v0x1342353f0_0 .net "rs1_fwd_id", 1 0, v0x1342227e0_0;  alias, 1 drivers
v0x134235580_0 .net "rs2_data", 31 0, L_0x134249e20;  alias, 1 drivers
v0x134235610_0 .net "rs2_data_update", 31 0, L_0x13424a3a0;  alias, 1 drivers
v0x1342356a0_0 .net "rs2_fwd_id", 1 0, v0x134222930_0;  alias, 1 drivers
v0x134235730_0 .net "zero", 0 0, L_0x13424a4c0;  alias, 1 drivers
L_0x134249f40 .cmp/eq 2, v0x1342227e0_0, L_0x1380602e0;
L_0x13424a060 .functor MUXZ 32, L_0x1342498f0, v0x13423e6e0_0, L_0x134249f40, C4<>;
L_0x13424a300 .cmp/eq 2, v0x134222930_0, L_0x138060328;
L_0x13424a3a0 .functor MUXZ 32, L_0x134249e20, v0x13423e6e0_0, L_0x13424a300, C4<>;
L_0x13424a4c0 .cmp/eq 32, L_0x13424a060, L_0x13424a3a0;
L_0x13424a5e0 .cmp/eq 3, v0x134233ae0_0, L_0x138060370;
L_0x13424a680 .cmp/eq 3, v0x134233ae0_0, L_0x1380603b8;
L_0x13424a890 .cmp/gt 32, L_0x13424a3a0, L_0x13424a060;
L_0x13424a930 .cmp/gt.s 32, L_0x13424a060, L_0x13424a060;
L_0x13424aad0 .functor MUXZ 1, L_0x13424a930, L_0x13424a890, L_0x13424a7a0, C4<>;
S_0x134235870 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x134235a90_0 .var "funct3", 2 0;
v0x134235b50_0 .var "imm", 31 0;
v0x134235bf0_0 .var "imm12", 11 0;
v0x134235cb0_0 .var "imm20", 20 0;
v0x134235d60_0 .var "immtemp", 31 0;
v0x134235e50_0 .net "instr", 31 0, L_0x134250830;  alias, 1 drivers
v0x134235ef0_0 .var "opcode", 6 0;
E_0x134235a20/0 .event edge, v0x1342156a0_0, v0x134235ef0_0, v0x134235a90_0, v0x134235d60_0;
E_0x134235a20/1 .event edge, v0x134235bf0_0, v0x134235cb0_0;
E_0x134235a20 .event/or E_0x134235a20/0, E_0x134235a20/1;
S_0x134235fd0 .scope module, "ID_PC_EX" "PC_EX" 17 87, 22 2 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x1342363d0_0 .net "branch", 0 0, v0x1342337f0_0;  alias, 1 drivers
v0x134236460_0 .net "branch_type", 2 0, L_0x134249380;  alias, 1 drivers
v0x134236510_0 .net "imm", 31 0, v0x134235b50_0;  alias, 1 drivers
v0x134236640_0 .net "jal", 0 0, v0x134233bb0_0;  alias, 1 drivers
v0x1342366f0_0 .net "jalr", 0 0, v0x134233c50_0;  alias, 1 drivers
v0x134236780_0 .net "less_than", 0 0, L_0x13424aad0;  alias, 1 drivers
v0x134236830_0 .var "new_pc", 31 0;
v0x1342368c0_0 .net "pc", 31 0, L_0x134248f40;  alias, 1 drivers
v0x134236990_0 .net "pc_plus4", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x134236aa0_0 .var "pc_src", 0 0;
v0x134236b30_0 .net "rs1_data", 31 0, L_0x13424a060;  alias, 1 drivers
v0x134236c00_0 .net "zero", 0 0, L_0x13424a4c0;  alias, 1 drivers
E_0x134236350/0 .event edge, v0x134233bb0_0, v0x13422b8b0_0, v0x1342281d0_0, v0x134233c50_0;
E_0x134236350/1 .event edge, v0x134232be0_0, v0x1342337f0_0, v0x134233890_0, v0x134235730_0;
E_0x134236350/2 .event edge, v0x134235110_0, v0x13422c1a0_0;
E_0x134236350 .event/or E_0x134236350/0, E_0x134236350/1, E_0x134236350/2;
S_0x134236d70 .scope module, "ID_RegFile" "RegFile" 17 69, 23 2 0, S_0x134232490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x138060130 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x134237030_0 .net/2u *"_ivl_0", 4 0, L_0x138060130;  1 drivers
L_0x1380601c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1342370f0_0 .net/2u *"_ivl_10", 31 0, L_0x1380601c0;  1 drivers
L_0x138060208 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x134237190_0 .net/2u *"_ivl_14", 4 0, L_0x138060208;  1 drivers
v0x134237220_0 .net *"_ivl_16", 0 0, L_0x134249a50;  1 drivers
v0x1342372b0_0 .net *"_ivl_18", 31 0, L_0x134249ba0;  1 drivers
v0x134237390_0 .net *"_ivl_2", 0 0, L_0x1342495d0;  1 drivers
v0x134237430_0 .net *"_ivl_20", 6 0, L_0x134249c40;  1 drivers
L_0x138060250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1342374e0_0 .net *"_ivl_23", 1 0, L_0x138060250;  1 drivers
L_0x138060298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134237590_0 .net/2u *"_ivl_24", 31 0, L_0x138060298;  1 drivers
v0x1342376a0_0 .net *"_ivl_4", 31 0, L_0x1342496f0;  1 drivers
v0x134237750_0 .net *"_ivl_6", 6 0, L_0x134249790;  1 drivers
L_0x138060178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134237800_0 .net *"_ivl_9", 1 0, L_0x138060178;  1 drivers
v0x1342378b0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134237940_0 .var/i "i", 31 0;
v0x1342379f0_0 .net "read_addr1", 4 0, v0x134234200_0;  alias, 1 drivers
v0x134237ab0_0 .net "read_addr2", 4 0, v0x1342342b0_0;  alias, 1 drivers
v0x134237b40_0 .net "read_data1", 31 0, L_0x1342498f0;  alias, 1 drivers
v0x134237cd0_0 .net "read_data2", 31 0, L_0x134249e20;  alias, 1 drivers
v0x134237d60_0 .net "reg_write_addr", 4 0, v0x1342340e0_0;  alias, 1 drivers
v0x134237df0_0 .net "reg_write_data", 31 0, v0x134244320_0;  alias, 1 drivers
v0x134237f00_0 .net "reg_write_enable", 0 0, v0x134234170_0;  alias, 1 drivers
v0x134237f90 .array "register_file", 31 0, 31 0;
L_0x1342495d0 .cmp/ne 5, v0x134234200_0, L_0x138060130;
L_0x1342496f0 .array/port v0x134237f90, L_0x134249790;
L_0x134249790 .concat [ 5 2 0 0], v0x134234200_0, L_0x138060178;
L_0x1342498f0 .functor MUXZ 32, L_0x1380601c0, L_0x1342496f0, L_0x1342495d0, C4<>;
L_0x134249a50 .cmp/ne 5, v0x1342342b0_0, L_0x138060208;
L_0x134249ba0 .array/port v0x134237f90, L_0x134249c40;
L_0x134249c40 .concat [ 5 2 0 0], v0x1342342b0_0, L_0x138060250;
L_0x134249e20 .functor MUXZ 32, L_0x138060298, L_0x134249ba0, L_0x134249a50, C4<>;
S_0x13423a420 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x13423c1c0_0 .net "bubble_id", 0 0, L_0x1342500f0;  alias, 1 drivers
v0x13423c2d0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423c360_0 .net "instr_id", 31 0, L_0x134248de0;  alias, 1 drivers
v0x13423c3f0_0 .net "instr_if", 31 0, L_0x134250830;  alias, 1 drivers
v0x13423c480_0 .net "pc_id", 31 0, L_0x134248f40;  alias, 1 drivers
v0x13423c550_0 .net "pc_if", 31 0, v0x13423d580_0;  alias, 1 drivers
v0x13423c5e0_0 .net "pc_plus4_id", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x13423c670_0 .net "pc_plus4_if", 31 0, L_0x134248ab0;  alias, 1 drivers
v0x13423c720_0 .net "stall_id", 0 0, L_0x134250160;  alias, 1 drivers
S_0x13423a710 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x13423a420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13423a8d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x134248de0 .functor BUFZ 32, v0x13423acc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423a9f0_0 .net "bubble", 0 0, L_0x1342500f0;  alias, 1 drivers
v0x13423aa80_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423ab10_0 .net "data_in", 31 0, L_0x134250830;  alias, 1 drivers
v0x13423aba0_0 .net "data_out", 31 0, L_0x134248de0;  alias, 1 drivers
v0x13423ac30_0 .net "data_out_wire", 31 0, v0x13423acc0_0;  1 drivers
v0x13423acc0_0 .var "data_reg", 31 0;
L_0x138060058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13423ad70_0 .net "default_val", 31 0, L_0x138060058;  1 drivers
v0x13423ae20_0 .net "stall", 0 0, L_0x134250160;  alias, 1 drivers
S_0x13423af30 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x13423a420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13423b100 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x134248f40 .functor BUFZ 32, v0x13423b650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423b2c0_0 .net "bubble", 0 0, L_0x1342500f0;  alias, 1 drivers
v0x13423b390_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423b420_0 .net "data_in", 31 0, v0x13423d580_0;  alias, 1 drivers
v0x13423b4b0_0 .net "data_out", 31 0, L_0x134248f40;  alias, 1 drivers
v0x13423b5c0_0 .net "data_out_wire", 31 0, v0x13423b650_0;  1 drivers
v0x13423b650_0 .var "data_reg", 31 0;
L_0x1380600a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13423b6e0_0 .net "default_val", 31 0, L_0x1380600a0;  1 drivers
v0x13423b770_0 .net "stall", 0 0, L_0x134250160;  alias, 1 drivers
S_0x13423b8a0 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x13423a420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13423ba60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1342490c0 .functor BUFZ 32, v0x13423bf70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423bc20_0 .net "bubble", 0 0, L_0x1342500f0;  alias, 1 drivers
v0x13423bcb0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423bd40_0 .net "data_in", 31 0, L_0x134248ab0;  alias, 1 drivers
v0x13423bdd0_0 .net "data_out", 31 0, L_0x1342490c0;  alias, 1 drivers
v0x13423bee0_0 .net "data_out_wire", 31 0, v0x13423bf70_0;  1 drivers
v0x13423bf70_0 .var "data_reg", 31 0;
L_0x1380600e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13423c000_0 .net "default_val", 31 0, L_0x1380600e8;  1 drivers
v0x13423c0a0_0 .net "stall", 0 0, L_0x134250160;  alias, 1 drivers
S_0x13423c930 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x134248ab0 .functor BUFZ 32, v0x13423d0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423d950_0 .net "bubble_if", 0 0, L_0x134250250;  alias, 1 drivers
v0x13423da10_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423daa0_0 .net "new_pc", 31 0, v0x134236830_0;  alias, 1 drivers
v0x13423db30_0 .net "pc", 31 0, v0x13423d580_0;  alias, 1 drivers
L_0x138060010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13423dc40_0 .net "pc_incre", 31 0, L_0x138060010;  1 drivers
v0x13423dcd0_0 .net "pc_plus4", 31 0, L_0x134248ab0;  alias, 1 drivers
v0x13423dda0_0 .net "pc_plus4_inn", 31 0, v0x13423d0d0_0;  1 drivers
v0x13423de70_0 .net "pc_src", 0 0, v0x134236aa0_0;  alias, 1 drivers
v0x13423df80_0 .net "rst", 0 0, v0x134248a20_0;  alias, 1 drivers
v0x13423e090_0 .net "stall_if", 0 0, L_0x134250000;  alias, 1 drivers
S_0x13423cbe0 .scope module, "IF_ADD" "Adder" 25 31, 26 1 0, S_0x13423c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x13423cda0 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x13423cf50_0 .net "op_num1", 31 0, v0x13423d580_0;  alias, 1 drivers
v0x13423d040_0 .net "op_num2", 31 0, L_0x138060010;  alias, 1 drivers
v0x13423d0d0_0 .var "res", 31 0;
E_0x13423cf10 .event edge, v0x13423b420_0, v0x13423d040_0;
S_0x13423d160 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x13423c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 32 "new_pc";
    .port_info 6 /OUTPUT 32 "pc";
v0x13423d420_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423d4b0_0 .net "new_pc", 31 0, v0x134236830_0;  alias, 1 drivers
v0x13423d580_0 .var "pc", 31 0;
v0x13423d610_0 .net "pc_plus4", 31 0, v0x13423d0d0_0;  alias, 1 drivers
v0x13423d6c0_0 .net "pc_src", 0 0, v0x134236aa0_0;  alias, 1 drivers
v0x13423d790_0 .net "rst", 0 0, v0x134248a20_0;  alias, 1 drivers
v0x13423d820_0 .net "stall_if", 0 0, L_0x134250000;  alias, 1 drivers
S_0x13423e180 .scope module, "mem_module" "MEM_MODULE" 6 176, 28 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
    .port_info 4 /OUTPUT 32 "reg_write_data_mem";
v0x13423e450_0 .net "load_type", 2 0, L_0x13424dee0;  alias, 1 drivers
v0x13423e500_0 .var "mem2reg_data", 31 0;
v0x13423e5a0_0 .net "mem_read", 0 0, L_0x13424d6f0;  alias, 1 drivers
v0x13423e630_0 .net "mem_read_data", 31 0, L_0x134250d00;  alias, 1 drivers
v0x13423e6e0_0 .var "reg_write_data_mem", 31 0;
v0x13423e7b0_0 .var "temp", 31 0;
E_0x13423e3f0/0 .event edge, v0x1342192b0_0, v0x13423e450_0, v0x134216190_0, v0x13423e7b0_0;
E_0x13423e3f0/1 .event edge, v0x13423e500_0;
E_0x13423e3f0 .event/or E_0x13423e3f0/0, E_0x13423e3f0/1;
S_0x13423e8d0 .scope module, "mem_wb" "MEM_WB" 6 192, 29 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x134242c70_0 .net "alu_result_mem", 31 0, L_0x13424ce90;  alias, 1 drivers
v0x134242d00_0 .net "alu_result_wb", 31 0, L_0x13424e2a0;  alias, 1 drivers
v0x134242da0_0 .net "bubble_wb", 0 0, L_0x134250540;  alias, 1 drivers
v0x134242f50_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134242fe0_0 .net "imm_mem", 31 0, L_0x13424d130;  alias, 1 drivers
v0x1342430b0_0 .net "imm_wb", 31 0, L_0x13424e440;  alias, 1 drivers
v0x134243140_0 .net "mem2reg_data_mem", 31 0, v0x13423e500_0;  alias, 1 drivers
v0x1342431d0_0 .net "mem2reg_data_wb", 31 0, L_0x13424e120;  alias, 1 drivers
v0x134243260_0 .net "nxpc_wb", 31 0, o0x138031850;  alias, 0 drivers
v0x134243370_0 .net "pc_plus4_mem", 31 0, L_0x13424cfd0;  alias, 1 drivers
v0x134243400_0 .net "pc_plus4_wb", 31 0, L_0x13424e5e0;  alias, 1 drivers
v0x1342434b0_0 .net "rd_mem", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x134243540_0 .net "rd_wb", 4 0, L_0x13424e780;  alias, 1 drivers
v0x1342435d0_0 .net "reg_src_mem", 1 0, L_0x13424dba0;  alias, 1 drivers
v0x134243670_0 .net "reg_src_wb", 1 0, L_0x13424dfc0;  alias, 1 drivers
v0x134243710_0 .net "reg_write_mem", 0 0, L_0x13424d590;  alias, 1 drivers
v0x1342437a0_0 .net "reg_write_wb", 0 0, L_0x13424e920;  alias, 1 drivers
v0x134243970_0 .net "stall_wb", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x13423ecd0 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13423ee90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424e2a0 .functor BUFZ 32, v0x13423f370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423f040_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x13423f0f0_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423f180_0 .net "data_in", 31 0, L_0x13424ce90;  alias, 1 drivers
v0x13423f210_0 .net "data_out", 31 0, L_0x13424e2a0;  alias, 1 drivers
v0x13423f2a0_0 .net "data_out_wire", 31 0, v0x13423f370_0;  1 drivers
v0x13423f370_0 .var "data_reg", 31 0;
L_0x138060cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13423f410_0 .net "default_val", 31 0, L_0x138060cb8;  1 drivers
v0x13423f4c0_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x13423f5d0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13423f7a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424e440 .functor BUFZ 32, v0x13423fcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13423f960_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x13423fa30_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x13423fac0_0 .net "data_in", 31 0, L_0x13424d130;  alias, 1 drivers
v0x13423fb50_0 .net "data_out", 31 0, L_0x13424e440;  alias, 1 drivers
v0x13423fbe0_0 .net "data_out_wire", 31 0, v0x13423fcb0_0;  1 drivers
v0x13423fcb0_0 .var "data_reg", 31 0;
L_0x138060d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13423fd40_0 .net "default_val", 31 0, L_0x138060d00;  1 drivers
v0x13423fde0_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x13423ff20 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1342400e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424e120 .functor BUFZ 32, v0x134240590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1342402a0_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x134240330_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342403c0_0 .net "data_in", 31 0, v0x13423e500_0;  alias, 1 drivers
v0x134240450_0 .net "data_out", 31 0, L_0x13424e120;  alias, 1 drivers
v0x1342404e0_0 .net "data_out_wire", 31 0, v0x134240590_0;  1 drivers
v0x134240590_0 .var "data_reg", 31 0;
L_0x138060c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134240640_0 .net "default_val", 31 0, L_0x138060c70;  1 drivers
v0x1342406f0_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x134240810 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1342409d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x13424e5e0 .functor BUFZ 32, v0x134240ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x134240b60_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x134240c00_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134240ca0_0 .net "data_in", 31 0, L_0x13424cfd0;  alias, 1 drivers
v0x134240d70_0 .net "data_out", 31 0, L_0x13424e5e0;  alias, 1 drivers
v0x134240e00_0 .net "data_out_wire", 31 0, v0x134240ed0_0;  1 drivers
v0x134240ed0_0 .var "data_reg", 31 0;
L_0x138060d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134240f70_0 .net "default_val", 31 0, L_0x138060d48;  1 drivers
v0x134241020_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x1342411a0 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x134241360 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x13424e780 .functor BUFZ 5, v0x1342417f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1342414f0_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x134241590_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134241630_0 .net "data_in", 4 0, L_0x13424d9b0;  alias, 1 drivers
v0x1342416c0_0 .net "data_out", 4 0, L_0x13424e780;  alias, 1 drivers
v0x134241750_0 .net "data_out_wire", 4 0, v0x1342417f0_0;  1 drivers
v0x1342417f0_0 .var "data_reg", 4 0;
L_0x138060d90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1342418a0_0 .net "default_val", 4 0, L_0x138060d90;  1 drivers
v0x134241950_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x134241a70 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x134241c30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x13424dfc0 .functor BUFZ 2, v0x1342420f0_0, C4<00>, C4<00>, C4<00>;
v0x134241dc0_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x134241e60_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x134241f00_0 .net "data_in", 1 0, L_0x13424dba0;  alias, 1 drivers
v0x134241f90_0 .net "data_out", 1 0, L_0x13424dfc0;  alias, 1 drivers
v0x134242020_0 .net "data_out_wire", 1 0, v0x1342420f0_0;  1 drivers
v0x1342420f0_0 .var "data_reg", 1 0;
L_0x138060c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134242190_0 .net "default_val", 1 0, L_0x138060c28;  1 drivers
v0x134242240_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x134242360 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x13423e8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x134242520 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x13424e920 .functor BUFZ 1, v0x134242a20_0, C4<0>, C4<0>, C4<0>;
v0x1342426b0_0 .net "bubble", 0 0, L_0x134250540;  alias, 1 drivers
v0x134242750_0 .net "clk", 0 0, v0x134248900_0;  alias, 1 drivers
v0x1342427f0_0 .net "data_in", 0 0, L_0x13424d590;  alias, 1 drivers
v0x134242900_0 .net "data_out", 0 0, L_0x13424e920;  alias, 1 drivers
v0x134242990_0 .net "data_out_wire", 0 0, v0x134242a20_0;  1 drivers
v0x134242a20_0 .var "data_reg", 0 0;
L_0x138060dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134242ab0_0 .net "default_val", 0 0, L_0x138060dd8;  1 drivers
v0x134242b50_0 .net "stall", 0 0, L_0x138060f40;  alias, 1 drivers
S_0x134243c00 .scope module, "wb_module" "WB_MODULE" 6 210, 30 2 0, S_0x134216a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x13423ea90_0 .net "alu_result", 31 0, L_0x13424e2a0;  alias, 1 drivers
v0x134243f00_0 .net "imm", 31 0, L_0x13424e440;  alias, 1 drivers
v0x134243fe0_0 .net "mem2reg_data", 31 0, L_0x13424e120;  alias, 1 drivers
v0x1342440b0_0 .net "nxpc", 31 0, o0x138031850;  alias, 0 drivers
v0x134244140_0 .net "pc_plus4", 31 0, L_0x13424e5e0;  alias, 1 drivers
v0x134244250_0 .net "reg_src", 1 0, L_0x13424dfc0;  alias, 1 drivers
v0x134244320_0 .var "reg_write_data", 31 0;
E_0x134241100/0 .event edge, v0x134241f90_0, v0x13423f210_0, v0x134240450_0, v0x13423fb50_0;
E_0x134241100/1 .event edge, v0x134240d70_0;
E_0x134241100 .event/or E_0x134241100/0, E_0x134241100/1;
    .scope S_0x13423d160;
T_0 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423d790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13423d580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13423d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13423d580_0;
    %assign/vec4 v0x13423d580_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13423d6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x13423d4b0_0;
    %assign/vec4 v0x13423d580_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13423d610_0;
    %assign/vec4 v0x13423d580_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13423cbe0;
T_1 ;
    %wait E_0x13423cf10;
    %load/vec4 v0x13423cf50_0;
    %load/vec4 v0x13423d040_0;
    %add;
    %store/vec4 v0x13423d0d0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13423a710;
T_2 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x13423ac30_0;
    %assign/vec4 v0x13423acc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13423a9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13423ad70_0;
    %assign/vec4 v0x13423acc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13423ab10_0;
    %assign/vec4 v0x13423acc0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13423af30;
T_3 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x13423b5c0_0;
    %assign/vec4 v0x13423b650_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13423b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13423b6e0_0;
    %assign/vec4 v0x13423b650_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x13423b420_0;
    %assign/vec4 v0x13423b650_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13423b8a0;
T_4 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13423bee0_0;
    %assign/vec4 v0x13423bf70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13423bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13423c000_0;
    %assign/vec4 v0x13423bf70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13423bd40_0;
    %assign/vec4 v0x13423bf70_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x134235870;
T_5 ;
    %wait E_0x134235a20;
    %load/vec4 v0x134235e50_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x134235a90_0, 0, 3;
    %load/vec4 v0x134235e50_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x134235ef0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134235d60_0, 0, 32;
    %load/vec4 v0x134235ef0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x134235a90_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x134235a90_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x134235e50_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 12;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 5;
    %load/vec4 v0x134235d60_0;
    %store/vec4 v0x134235b50_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 7;
    %load/vec4 v0x134235e50_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 5;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 12;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235bf0_0, 4, 1;
    %load/vec4 v0x134235e50_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235bf0_0, 4, 6;
    %load/vec4 v0x134235e50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235bf0_0, 4, 1;
    %load/vec4 v0x134235e50_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235bf0_0, 4, 4;
    %load/vec4 v0x134235bf0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 12;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 20;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 20;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235cb0_0, 4, 1;
    %load/vec4 v0x134235e50_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235cb0_0, 4, 8;
    %load/vec4 v0x134235e50_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235cb0_0, 4, 1;
    %load/vec4 v0x134235e50_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235cb0_0, 4, 10;
    %load/vec4 v0x134235cb0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 20;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x134235e50_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x134235d60_0, 4, 12;
    %load/vec4 v0x134235d60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x134235b50_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x134233410;
T_6 ;
    %wait E_0x1342253b0;
    %load/vec4 v0x134233a00_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x134233f80_0, 0, 7;
    %load/vec4 v0x134233a00_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x134233940_0, 0, 3;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x134234200_0, 0, 5;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x1342342b0_0, 0, 5;
    %load/vec4 v0x134233940_0;
    %store/vec4 v0x134233ae0_0, 0, 3;
    %load/vec4 v0x134233f80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x134233a00_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1342340e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1342337f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134233c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134233eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134234170_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x134234010_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1342329c0;
T_7 ;
    %wait E_0x1342253f0;
    %load/vec4 v0x134233210_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x134233320_0, 0, 7;
    %load/vec4 v0x134233210_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x134233020_0, 0, 3;
    %load/vec4 v0x134233210_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x1342330b0_0, 0, 7;
    %load/vec4 v0x134233320_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x134233210_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x1342330b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %load/vec4 v0x134233020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x1342330b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x1342330b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %load/vec4 v0x134233020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x1342330b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134232d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134232e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x134232f10_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x134236d70;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x134237940_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x134237940_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x134237940_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x134237f90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134237940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x134237940_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x134236d70;
T_9 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134237f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x134237df0_0;
    %load/vec4 v0x134237d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134237f90, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x134235fd0;
T_10 ;
    %wait E_0x134236350;
    %load/vec4 v0x134236640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1342368c0_0;
    %load/vec4 v0x134236510_0;
    %add;
    %store/vec4 v0x134236830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1342366f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x134236b30_0;
    %load/vec4 v0x134236510_0;
    %add;
    %store/vec4 v0x134236830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1342363d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1342368c0_0;
    %load/vec4 v0x134236510_0;
    %add;
    %store/vec4 v0x134236830_0, 0, 32;
    %load/vec4 v0x134236460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x134236c00_0;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x134236c00_0;
    %inv;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x134236780_0;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x134236780_0;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x134236780_0;
    %inv;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x134236780_0;
    %inv;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134236aa0_0, 0, 1;
    %load/vec4 v0x134236990_0;
    %store/vec4 v0x134236830_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13422b420;
T_11 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x13422b9d0_0;
    %assign/vec4 v0x13422baa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13422b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13422bb40_0;
    %assign/vec4 v0x13422baa0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x13422b8b0_0;
    %assign/vec4 v0x13422baa0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13422bd10;
T_12 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x13422c2c0_0;
    %assign/vec4 v0x13422c390_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13422c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x13422c430_0;
    %assign/vec4 v0x13422c390_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x13422c1a0_0;
    %assign/vec4 v0x13422c390_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x134227d40;
T_13 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134228530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x134228370_0;
    %assign/vec4 v0x134228400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x134228090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x134228490_0;
    %assign/vec4 v0x134228400_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1342281d0_0;
    %assign/vec4 v0x134228400_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13422ec10;
T_14 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x13422f1d0_0;
    %assign/vec4 v0x13422f270_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13422ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x13422f320_0;
    %assign/vec4 v0x13422f270_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x13422f0b0_0;
    %assign/vec4 v0x13422f270_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13422fde0;
T_15 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134230590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x134230390_0;
    %assign/vec4 v0x134230430_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x134230130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1342304e0_0;
    %assign/vec4 v0x134230430_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x134230270_0;
    %assign/vec4 v0x134230430_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13422c600;
T_16 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x13422cbb0_0;
    %assign/vec4 v0x13422cc50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x13422c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x13422cd00_0;
    %assign/vec4 v0x13422cc50_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x13422ca90_0;
    %assign/vec4 v0x13422cc50_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13422e0b0;
T_17 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x13422e7c0_0;
    %assign/vec4 v0x13422e850_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13422e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13422e8e0_0;
    %assign/vec4 v0x13422e850_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x13422e6a0_0;
    %assign/vec4 v0x13422e850_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13422f4f0;
T_18 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x13422faa0_0;
    %assign/vec4 v0x13422fb70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x13422f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x13422fc10_0;
    %assign/vec4 v0x13422fb70_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x13422f980_0;
    %assign/vec4 v0x13422fb70_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1342269b0;
T_19 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134227190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x134226f70_0;
    %assign/vec4 v0x134227040_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x134226d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1342270e0_0;
    %assign/vec4 v0x134227040_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x134226e50_0;
    %assign/vec4 v0x134227040_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x134228650;
T_20 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134228e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x134228c00_0;
    %assign/vec4 v0x134228cd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1342289a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x134228d70_0;
    %assign/vec4 v0x134228cd0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x134228ae0_0;
    %assign/vec4 v0x134228cd0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13422ced0;
T_21 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x13422d480_0;
    %assign/vec4 v0x13422d550_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x13422d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x13422d5f0_0;
    %assign/vec4 v0x13422d550_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x13422d360_0;
    %assign/vec4 v0x13422d550_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13422ab30;
T_22 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x13422b0e0_0;
    %assign/vec4 v0x13422b1b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x13422ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x13422b250_0;
    %assign/vec4 v0x13422b1b0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x13422afc0_0;
    %assign/vec4 v0x13422b1b0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13422d7c0;
T_23 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x13422dd70_0;
    %assign/vec4 v0x13422de40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x13422db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13422dee0_0;
    %assign/vec4 v0x13422de40_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x13422dc50_0;
    %assign/vec4 v0x13422de40_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x134229830;
T_24 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x134229ed0_0;
    %assign/vec4 v0x134229f60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x134229b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x134229ff0_0;
    %assign/vec4 v0x134229f60_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x134229db0_0;
    %assign/vec4 v0x134229f60_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1342257c0;
T_25 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134225f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x134225d80_0;
    %assign/vec4 v0x134225e10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x134225b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x134225ea0_0;
    %assign/vec4 v0x134225e10_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x134225c60_0;
    %assign/vec4 v0x134225e10_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1342272b0;
T_26 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134227bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1342279d0_0;
    %assign/vec4 v0x134227aa0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x134227600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x134227b30_0;
    %assign/vec4 v0x134227aa0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x13421ad60_0;
    %assign/vec4 v0x134227aa0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13422a280;
T_27 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13422aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x13422a810_0;
    %assign/vec4 v0x13422a8b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x13422a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x13422a960_0;
    %assign/vec4 v0x13422a8b0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x13422a6f0_0;
    %assign/vec4 v0x13422a8b0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x134226060;
T_28 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134226870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x134226670_0;
    %assign/vec4 v0x134226740_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1342263f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1342267d0_0;
    %assign/vec4 v0x134226740_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x134226550_0;
    %assign/vec4 v0x134226740_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x134228f40;
T_29 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134229710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1342294f0_0;
    %assign/vec4 v0x1342295c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x134229290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x134229660_0;
    %assign/vec4 v0x1342295c0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1342293d0_0;
    %assign/vec4 v0x1342295c0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13421f100;
T_30 ;
    %wait E_0x13421f370;
    %load/vec4 v0x13421f6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x13421f3d0_0;
    %store/vec4 v0x13421f600_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x13421f3d0_0;
    %store/vec4 v0x13421f600_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x13421f490_0;
    %store/vec4 v0x13421f600_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x13421f540_0;
    %store/vec4 v0x13421f600_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13421f820;
T_31 ;
    %wait E_0x13421fa60;
    %load/vec4 v0x13421fd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x13421fab0_0;
    %store/vec4 v0x13421fd00_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x13421fab0_0;
    %store/vec4 v0x13421fd00_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x13421fb90_0;
    %store/vec4 v0x13421fd00_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x13421fc30_0;
    %store/vec4 v0x13421fd00_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13421ed90;
T_32 ;
    %wait E_0x13421e790;
    %load/vec4 v0x13421ff00_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x134220030_0;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x1342205a0_0;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x1342203e0_0, 0, 32;
    %load/vec4 v0x13421ff90_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x1342200e0_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x134220310_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %store/vec4 v0x134220470_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13421e620;
T_33 ;
    %wait E_0x13421e850;
    %load/vec4 v0x13421eaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.0 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %add;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.1 ;
    %load/vec4 v0x13421e8a0_0;
    %ix/getv 4, v0x13421e950_0;
    %shiftl 4;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.2 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.3 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.4 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %xor;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.5 ;
    %load/vec4 v0x13421e8a0_0;
    %ix/getv 4, v0x13421e950_0;
    %shiftr 4;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.6 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %or;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.7 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %and;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.8 ;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %sub;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0x13421e8a0_0;
    %ix/getv 4, v0x13421e950_0;
    %shiftr/s 4;
    %store/vec4 v0x13421ea00_0, 0, 32;
    %load/vec4 v0x13421ea00_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13421ec70_0, 0, 1;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
    %load/vec4 v0x13421e8a0_0;
    %load/vec4 v0x13421e950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13421eba0_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1342171f0;
T_34 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x1342179f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1342177c0_0;
    %assign/vec4 v0x134217890_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x134217550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x134217940_0;
    %assign/vec4 v0x134217890_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x1342176a0_0;
    %assign/vec4 v0x134217890_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13421a010;
T_35 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13421a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x13421a5a0_0;
    %assign/vec4 v0x13421a650_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x13421a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x13421a700_0;
    %assign/vec4 v0x13421a650_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x13421a480_0;
    %assign/vec4 v0x13421a650_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x134217b20;
T_36 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x1342182f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x134218100_0;
    %assign/vec4 v0x134218190_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x134217ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x134218240_0;
    %assign/vec4 v0x134218190_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x134217fe0_0;
    %assign/vec4 v0x134218190_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x13421c590;
T_37 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13421ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x13421cae0_0;
    %assign/vec4 v0x13421cb90_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x13421c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x13421cc40_0;
    %assign/vec4 v0x13421cb90_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x13421c9c0_0;
    %assign/vec4 v0x13421cb90_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x134219670;
T_38 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134219e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x134219c40_0;
    %assign/vec4 v0x134219d30_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x134219a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x134219de0_0;
    %assign/vec4 v0x134219d30_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x134219b20_0;
    %assign/vec4 v0x134219d30_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x13421bb10;
T_39 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13421c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x13421c1f0_0;
    %assign/vec4 v0x13421c280_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13421bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x13421c310_0;
    %assign/vec4 v0x13421c280_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x13421c0d0_0;
    %assign/vec4 v0x13421c280_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x134218d90;
T_40 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134219550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x134219340_0;
    %assign/vec4 v0x1342193f0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1342190e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x1342194a0_0;
    %assign/vec4 v0x1342193f0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x134219220_0;
    %assign/vec4 v0x1342193f0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x134218400;
T_41 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134218c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x134218a20_0;
    %assign/vec4 v0x134218af0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1342187a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x134218ba0_0;
    %assign/vec4 v0x134218af0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x134218900_0;
    %assign/vec4 v0x134218af0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13421a8d0;
T_42 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13421b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x13421af80_0;
    %assign/vec4 v0x13421b010_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x13421ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x13421b0a0_0;
    %assign/vec4 v0x13421b010_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x13421ae60_0;
    %assign/vec4 v0x13421b010_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x13421b230;
T_43 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13421b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x13421b7e0_0;
    %assign/vec4 v0x13421b890_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x13421b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x13421b940_0;
    %assign/vec4 v0x13421b890_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x13421b6c0_0;
    %assign/vec4 v0x13421b890_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13423e180;
T_44 ;
    %wait E_0x13423e3f0;
    %load/vec4 v0x13423e5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13423e500_0, 0, 32;
    %load/vec4 v0x13423e450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.2 ;
    %load/vec4 v0x13423e630_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13423e7b0_0, 4, 8;
    %load/vec4 v0x13423e7b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.3 ;
    %load/vec4 v0x13423e630_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13423e7b0_0, 4, 8;
    %load/vec4 v0x13423e7b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.4 ;
    %load/vec4 v0x13423e630_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13423e7b0_0, 4, 16;
    %load/vec4 v0x13423e7b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.5 ;
    %load/vec4 v0x13423e630_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13423e7b0_0, 4, 16;
    %load/vec4 v0x13423e7b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.6 ;
    %load/vec4 v0x13423e630_0;
    %store/vec4 v0x13423e500_0, 0, 32;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
T_44.0 ;
    %load/vec4 v0x13423e500_0;
    %store/vec4 v0x13423e6e0_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x134241a70;
T_45 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134242240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x134242020_0;
    %assign/vec4 v0x1342420f0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x134241dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x134242190_0;
    %assign/vec4 v0x1342420f0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x134241f00_0;
    %assign/vec4 v0x1342420f0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x13423ff20;
T_46 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x1342406f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x1342404e0_0;
    %assign/vec4 v0x134240590_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1342402a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x134240640_0;
    %assign/vec4 v0x134240590_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x1342403c0_0;
    %assign/vec4 v0x134240590_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13423ecd0;
T_47 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x13423f2a0_0;
    %assign/vec4 v0x13423f370_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13423f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x13423f410_0;
    %assign/vec4 v0x13423f370_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x13423f180_0;
    %assign/vec4 v0x13423f370_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x13423f5d0;
T_48 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x13423fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x13423fbe0_0;
    %assign/vec4 v0x13423fcb0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13423f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x13423fd40_0;
    %assign/vec4 v0x13423fcb0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x13423fac0_0;
    %assign/vec4 v0x13423fcb0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x134240810;
T_49 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134241020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x134240e00_0;
    %assign/vec4 v0x134240ed0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x134240b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x134240f70_0;
    %assign/vec4 v0x134240ed0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x134240ca0_0;
    %assign/vec4 v0x134240ed0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1342411a0;
T_50 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134241950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x134241750_0;
    %assign/vec4 v0x1342417f0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1342414f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1342418a0_0;
    %assign/vec4 v0x1342417f0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x134241630_0;
    %assign/vec4 v0x1342417f0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x134242360;
T_51 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134242b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x134242990_0;
    %assign/vec4 v0x134242a20_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1342426b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x134242ab0_0;
    %assign/vec4 v0x134242a20_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x1342427f0_0;
    %assign/vec4 v0x134242a20_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x134243c00;
T_52 ;
    %wait E_0x134241100;
    %load/vec4 v0x134244250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134244320_0, 0, 32;
    %jmp T_52.5;
T_52.0 ;
    %load/vec4 v0x13423ea90_0;
    %store/vec4 v0x134244320_0, 0, 32;
    %jmp T_52.5;
T_52.1 ;
    %load/vec4 v0x134243fe0_0;
    %store/vec4 v0x134244320_0, 0, 32;
    %jmp T_52.5;
T_52.2 ;
    %load/vec4 v0x134243f00_0;
    %store/vec4 v0x134244320_0, 0, 32;
    %jmp T_52.5;
T_52.3 ;
    %load/vec4 v0x134244140_0;
    %store/vec4 v0x134244320_0, 0, 32;
    %jmp T_52.5;
T_52.5 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x134222170;
T_53 ;
    %wait E_0x134222460;
    %load/vec4 v0x134222680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x134222680_0;
    %load/vec4 v0x134222880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1342227e0_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1342225f0_0;
    %load/vec4 v0x134222680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x134222680_0;
    %load/vec4 v0x134222880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1342227e0_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1342227e0_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x134222680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x134222680_0;
    %load/vec4 v0x1342229e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134222930_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134222930_0, 0, 2;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x134221820;
T_54 ;
    %wait E_0x134216ec0;
    %load/vec4 v0x134221c80_0;
    %load/vec4 v0x134221af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x134221af0_0;
    %load/vec4 v0x134221e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134221ed0_0, 0, 2;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x134221d70_0;
    %load/vec4 v0x134221af0_0;
    %load/vec4 v0x134221e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x134221be0_0;
    %load/vec4 v0x134221e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x134221ed0_0, 0, 2;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134221ed0_0, 0, 2;
T_54.3 ;
T_54.1 ;
    %load/vec4 v0x134221c80_0;
    %load/vec4 v0x134221af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x134221af0_0;
    %load/vec4 v0x134221f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x134222010_0, 0, 2;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x134221d70_0;
    %load/vec4 v0x134221af0_0;
    %load/vec4 v0x134221f60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x134221be0_0;
    %load/vec4 v0x134221f60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x134222010_0, 0, 2;
    %jmp T_54.7;
T_54.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x134222010_0, 0, 2;
T_54.7 ;
T_54.5 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x134204f70;
T_55 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x134215750_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x134215750_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_55.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x134215750_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x134215800, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134215750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x134215750_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 4 25 "$readmemh", "./test_codes/1_test_rtype/rom_data.hex", v0x134215800 {0 0 0};
    %end;
    .thread T_55;
    .scope S_0x134215950;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134216560_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x134215950;
T_57 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x134216360_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x134216360_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x134216360_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x134216410, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134216360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x134216360_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 5 31 "$readmemh", "./test_codes/1_test_rtype/ram_data.hex", v0x134216410 {0 0 0};
    %vpi_func 5 32 "$fopen" 32, "ram1.txt", "w" {0 0 0};
    %store/vec4 v0x1342164b0_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x134215950;
T_58 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134216760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x134216800_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_58.2, 4;
    %load/vec4 v0x134216610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x134216610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x134216610_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.8, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v0x134216610_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.10, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
T_58.10 ;
T_58.9 ;
T_58.7 ;
T_58.5 ;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x134216800_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_58.12, 4;
    %load/vec4 v0x1342166c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.14, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
    %jmp T_58.15;
T_58.14 ;
    %load/vec4 v0x1342166c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_58.16, 4;
    %load/vec4 v0x1342160f0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x134215f90_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x134216410, 4, 5;
T_58.16 ;
T_58.15 ;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x134216800_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_58.18, 4;
    %load/vec4 v0x1342160f0_0;
    %ix/getv 3, v0x134215f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134216410, 0, 4;
T_58.18 ;
T_58.13 ;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x134215950;
T_59 ;
    %wait E_0x1342155d0;
    %load/vec4 v0x134216240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134216360_0, 0, 32;
T_59.2 ;
    %load/vec4 v0x134216360_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.3, 5;
    %vpi_call 5 138 "$fwrite", v0x1342164b0_0, "%8h\012", &A<v0x134216410, v0x134216360_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x134216360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x134216360_0, 0, 32;
    %jmp T_59.2;
T_59.3 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x134204bf0;
T_60 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x134204bf0 {0 0 0};
    %end;
    .thread T_60;
    .scope S_0x134204bf0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134248900_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x134204bf0;
T_62 ;
    %delay 1, 0;
    %load/vec4 v0x134248900_0;
    %inv;
    %store/vec4 v0x134248900_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x134204bf0;
T_63 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134248a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134248990_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134248a20_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x134248990_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x134248990_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
