Analysis & Synthesis report for ProcesadorBase
Sun May 21 18:54:27 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state
 11. State Machine - |sisa|MemoryController:memory0|SRAMController:sram_controller|estat
 12. State Machine - |sisa|ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: controladores_IO:controladosIO|int_controller:int_pulsadores
 20. Parameter Settings for User Entity Instance: controladores_IO:controladosIO|int_controller:int_interruptores
 21. Parameter Settings for User Entity Instance: controladores_IO:controladosIO|timmer:int_timmer
 22. Parameter Settings for User Entity Instance: controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "vga_controller:video_controller|vga_sync:u_vga_sync"
 30. Port Connectivity Checks: "vga_controller:video_controller"
 31. Port Connectivity Checks: "controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0"
 32. SignalTap II Logic Analyzer Settings
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 21 18:54:26 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ProcesadorBase                                  ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,942                                           ;
;     Total combinational functions  ; 3,653                                           ;
;     Dedicated logic registers      ; 3,157                                           ;
; Total registers                    ; 3157                                            ;
; Total pins                         ; 114                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 77,312                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; ProcesadorBase     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ficheros/unidad_control.vhd             ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/unidad_control.vhd             ;         ;
; ficheros/regfile.vhd                    ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/regfile.vhd                    ;         ;
; ficheros/proc.vhd                       ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/proc.vhd                       ;         ;
; ficheros/multi.vhd                      ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/multi.vhd                      ;         ;
; ficheros/datapath.vhd                   ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/datapath.vhd                   ;         ;
; ficheros/control_l.vhd                  ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/control_l.vhd                  ;         ;
; ficheros/alu.vhd                        ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/alu.vhd                        ;         ;
; ficheros/MemoryController.vhd           ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/MemoryController.vhd           ;         ;
; ficheros/sisa.vhd                       ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/sisa.vhd                       ;         ;
; ficheros/SRAMController.vhd             ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/SRAMController.vhd             ;         ;
; driverSegmentos.vhd                     ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/driverSegmentos.vhd                     ;         ;
; driver7Segmentos.vhd                    ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/driver7Segmentos.vhd                    ;         ;
; ficheros/func_ayuda_control_pkg.vhd     ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/func_ayuda_control_pkg.vhd     ;         ;
; ficheros/const_alu.vhd                  ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/const_alu.vhd                  ;         ;
; controladores_IO.vhd                    ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/controladores_IO.vhd                    ;         ;
; keyboard_controller.vhd                 ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/keyboard_controller.vhd                 ;         ;
; ps2_keyboard.vhd                        ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ps2_keyboard.vhd                        ;         ;
; Controlador_VGA1/vga_controller.vhd     ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/Controlador_VGA1/vga_controller.vhd     ;         ;
; Controlador_VGA1/vga_font_rom.vhd       ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/Controlador_VGA1/vga_font_rom.vhd       ;         ;
; Controlador_VGA1/vga_sync.vhd           ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/Controlador_VGA1/vga_sync.vhd           ;         ;
; ficheros/int_controller.vhd             ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/int_controller.vhd             ;         ;
; ficheros/controlador_interrupciones.vhd ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/controlador_interrupciones.vhd ;         ;
; ficheros/timmer.vhd                     ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/timmer.vhd                     ;         ;
; ficheros/exception_controller.vhd       ; yes             ; User VHDL File               ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/ficheros/exception_controller.vhd       ;         ;
; sld_signaltap.vhd                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                      ;         ;
; sld_signaltap_impl.vhd                  ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                 ;         ;
; sld_ela_control.vhd                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                    ;         ;
; lpm_shiftreg.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                       ;         ;
; lpm_constant.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                       ;         ;
; dffeea.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                             ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                         ;         ;
; sld_mbpmg.vhd                           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                          ;         ;
; sld_ela_trigger_flow_mgr.vhd            ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                           ;         ;
; sld_buffer_manager.vhd                  ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                 ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_0t14.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/altsyncram_0t14.tdf                  ;         ;
; db/altsyncram_8hq1.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/altsyncram_8hq1.tdf                  ;         ;
; altdpram.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                           ;         ;
; memmodes.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                         ;         ;
; a_hdffe.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                            ;         ;
; alt_le_rden_reg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                    ;         ;
; altsyncram.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                         ;         ;
; lpm_mux.tdf                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;         ;
; muxlut.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                             ;         ;
; bypassff.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; db/mux_eoc.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/mux_eoc.tdf                          ;         ;
; lpm_decode.tdf                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;         ;
; declut.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                             ;         ;
; lpm_compare.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                        ;         ;
; db/decode_rqf.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/decode_rqf.tdf                       ;         ;
; lpm_counter.tdf                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; cmpconst.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                           ;         ;
; lpm_counter.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                        ;         ;
; alt_counter_stratix.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;         ;
; db/cntr_ndi.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cntr_ndi.tdf                         ;         ;
; db/cmpr_ccc.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cmpr_ccc.tdf                         ;         ;
; db/cntr_v1j.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cntr_v1j.tdf                         ;         ;
; db/cntr_1ci.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cntr_1ci.tdf                         ;         ;
; db/cmpr_9cc.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cmpr_9cc.tdf                         ;         ;
; db/cntr_gui.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cntr_gui.tdf                         ;         ;
; db/cmpr_5cc.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/cmpr_5cc.tdf                         ;         ;
; sld_rom_sr.vhd                          ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;         ;
; sld_hub.vhd                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                            ;         ;
; sld_jtag_hub.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                        ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;         ;
; db/lpm_divide_3gm.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/lpm_divide_3gm.tdf                   ;         ;
; db/sign_div_unsign_dnh.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/sign_div_unsign_dnh.tdf              ;         ;
; db/alt_u_div_s5f.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/alt_u_div_s5f.tdf                    ;         ;
; db/add_sub_lkc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/add_sub_lkc.tdf                      ;         ;
; db/add_sub_mkc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/add_sub_mkc.tdf                      ;         ;
; db/lpm_divide_rto.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/lpm_divide_rto.tdf                   ;         ;
; db/abs_divider_8dg.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/abs_divider_8dg.tdf                  ;         ;
; db/lpm_abs_2s9.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/lpm_abs_2s9.tdf                      ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; multcore.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; db/mult_l8t.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/mult_l8t.tdf                         ;         ;
; db/mult_h1t.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruben/Documents/PEC/PEC-FIB/Procesador Base - Etapa 7.2/db/mult_h1t.tdf                         ;         ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,942    ;
;                                             ;          ;
; Total combinational functions               ; 3653     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2241     ;
;     -- 3 input functions                    ; 970      ;
;     -- <=2 input functions                  ; 442      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3133     ;
;     -- arithmetic mode                      ; 520      ;
;                                             ;          ;
; Total registers                             ; 3157     ;
;     -- Dedicated logic registers            ; 3157     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 114      ;
; Total memory bits                           ; 77312    ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2169     ;
; Total fan-out                               ; 25100    ;
; Average fan-out                             ; 3.54     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 3653 (5)          ; 3157 (3)     ; 77312       ; 4            ; 0       ; 2         ; 114  ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MemoryController:memory0|                                                                           ; 37 (22)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:memory0                                                                                                                                                                                                                                                                                                              ; work         ;
;       |SRAMController:sram_controller|                                                                  ; 15 (15)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:memory0|SRAMController:sram_controller                                                                                                                                                                                                                                                                               ; work         ;
;    |ProcesadorBase:proc0|                                                                               ; 1757 (0)          ; 295 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |datapath:d0|                                                                                     ; 1569 (96)         ; 256 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0                                                                                                                                                                                                                                                                                                      ; work         ;
;          |alu:alu0|                                                                                     ; 1138 (489)        ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0                                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_divide:Div0|                                                                           ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0                                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_divide_rto:auto_generated|                                                          ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated                                                                                                                                                                                                                                               ; work         ;
;                   |abs_divider_8dg:divider|                                                             ; 360 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                       ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 284 (281)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                                                                                                                                                                                                 ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                           ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                           ; work         ;
;                      |lpm_abs_2s9:my_abs_den|                                                           ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                                                                                                                                                                                                ; work         ;
;                      |lpm_abs_2s9:my_abs_num|                                                           ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                                                                                                                                                                                                ; work         ;
;             |lpm_divide:Div1|                                                                           ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1                                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_divide_3gm:auto_generated|                                                          ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated                                                                                                                                                                                                                                               ; work         ;
;                   |sign_div_unsign_dnh:divider|                                                         ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                   ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 289 (288)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                                                                                                                                                                                             ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                       ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;                |mult_h1t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0|mult_h1t:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1                                                                                                                                                                                                                                                                              ; work         ;
;                |mult_l8t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1|mult_l8t:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |regfile:reg0|                                                                                 ; 335 (335)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0                                                                                                                                                                                                                                                                                         ; work         ;
;       |exception_controller:e0|                                                                         ; 15 (15)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|exception_controller:e0                                                                                                                                                                                                                                                                                          ; work         ;
;       |unidad_control:cu0|                                                                              ; 173 (71)          ; 35 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|unidad_control:cu0                                                                                                                                                                                                                                                                                               ; work         ;
;          |control_l:clogic0|                                                                            ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0                                                                                                                                                                                                                                                                             ; work         ;
;          |multi:ge|                                                                                     ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|multi:ge                                                                                                                                                                                                                                                                                      ; work         ;
;    |controladores_IO:controladosIO|                                                                     ; 914 (505)         ; 684 (577)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO                                                                                                                                                                                                                                                                                                        ; work         ;
;       |controlador_interrupciones:prio_int_controller|                                                  ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller                                                                                                                                                                                                                                                         ; work         ;
;       |int_controller:int_interruptores|                                                                ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|int_controller:int_interruptores                                                                                                                                                                                                                                                                       ; work         ;
;       |int_controller:int_pulsadores|                                                                   ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|int_controller:int_pulsadores                                                                                                                                                                                                                                                                          ; work         ;
;       |keyboard_controller:controladorKeyboard|                                                         ; 294 (7)           ; 71 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard                                                                                                                                                                                                                                                                ; work         ;
;          |ps2_keyboard_interface:k0|                                                                    ; 287 (287)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0                                                                                                                                                                                                                                      ; work         ;
;       |timmer:int_timmer|                                                                               ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladosIO|timmer:int_timmer                                                                                                                                                                                                                                                                                      ; work         ;
;    |driverSegmentos:Segments|                                                                           ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|driverSegmentos:Segments                                                                                                                                                                                                                                                                                                              ; work         ;
;       |driver7Segmentos:h0|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|driverSegmentos:Segments|driver7Segmentos:h0                                                                                                                                                                                                                                                                                          ; work         ;
;       |driver7Segmentos:h1|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|driverSegmentos:Segments|driver7Segmentos:h1                                                                                                                                                                                                                                                                                          ; work         ;
;       |driver7Segmentos:h2|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|driverSegmentos:Segments|driver7Segmentos:h2                                                                                                                                                                                                                                                                                          ; work         ;
;       |driver7Segmentos:h3|                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|driverSegmentos:Segments|driver7Segmentos:h3                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 741 (1)           ; 2065 (302)   ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 740 (0)           ; 1763 (0)     ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 740 (21)          ; 1763 (634)   ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_0t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated                                                                                                                                            ; work         ;
;                   |altsyncram_8hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 77312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 355 (1)           ; 771 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 302 (0)           ; 755 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 453 (453)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 302 (0)           ; 302 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 52 (52)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 232 (14)          ; 212 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_ndi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ndi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 151 (151)         ; 151 (151)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |vga_controller:video_controller|                                                                    ; 54 (1)            ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:video_controller                                                                                                                                                                                                                                                                                                       ; work         ;
;       |vga_sync:u_vga_sync|                                                                             ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:video_controller|vga_sync:u_vga_sync                                                                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 151          ; 512          ; 151          ; 77312 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 1                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 1                                  ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 1                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 1                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 1                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 1                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 1                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:memory0|SRAMController:sram_controller|estat ;
+---------------+---------------+---------------+-------------------------------------+
; Name          ; estat.WAITING ; estat.NOTHING ; estat.WRITING                       ;
+---------------+---------------+---------------+-------------------------------------+
; estat.WRITING ; 0             ; 0             ; 0                                   ;
; estat.NOTHING ; 0             ; 1             ; 1                                   ;
; estat.WAITING ; 1             ; 0             ; 1                                   ;
+---------------+---------------+---------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |sisa|ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ;
+--------------+--------------+------------+-----------------------------------+
; Name         ; estat.SYSTEM ; estat.DEMW ; estat.F                           ;
+--------------+--------------+------------+-----------------------------------+
; estat.F      ; 0            ; 0          ; 0                                 ;
; estat.DEMW   ; 0            ; 1          ; 1                                 ;
; estat.SYSTEM ; 1            ; 0          ; 1                                 ;
+--------------+--------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                            ; Latch Enable Signal                                                                  ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
; controladores_IO:controladosIO|int_controller:int_pulsadores|intr                     ; GND                                                                                  ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|intr                  ; GND                                                                                  ; yes                    ;
; controladores_IO:controladosIO|timmer:int_timmer|intr                                 ; GND                                                                                  ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_pulsadores|estat                    ; GND                                                                                  ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[0]            ; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1]           ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1]            ; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1]           ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[2]            ; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1]           ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[3]            ; controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1]           ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|estat                 ; GND                                                                                  ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[0]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[2]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[3]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[4]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[5]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[6]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[7]         ; controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1]        ; yes                    ;
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_available ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready_we ; yes                    ;
; Number of user-specified and inferred latches = 18                                    ;                                                                                      ;                        ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                ; Merged with controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|intr             ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|mem_id[3..7]                                       ; Merged with controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|mem_id[2] ;
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_reset_timer      ; Lost fanout                                                                                         ;
; MemoryController:memory0|SRAMController:sram_controller|estat.WAITING                                                            ; Lost fanout                                                                                         ;
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l      ; Stuck at GND due to stuck port data_in                                                              ;
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ; Stuck at GND due to stuck port data_in                                                              ;
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_l ; Stuck at GND due to stuck port data_in                                                              ;
; Total Number of Removed Registers = 11                                                                                           ;                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l ; Stuck at GND              ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3157  ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 780   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1515  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[7][0]                                                                                                          ; 3       ;
; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                                                             ; 1       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[20]                                                                                                                  ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[17]                                                                                                                  ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[16]                                                                                                                  ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[12]                                                                                                                  ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[9]                                                                                                                   ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[7]                                                                                                                   ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[6]                                                                                                                   ; 2       ;
; controladores_IO:controladosIO|timmer:int_timmer|counter[4]                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 24                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|registro_io[8][1]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|registro_io[7][1]                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sisa|vga_controller:video_controller|vga_sync:u_vga_sync|v_count_reg[3]                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|registro_io[15][5]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|registro_io[9][0]                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[7][13]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][2]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[1][8]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][14]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]          ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sisa|controladores_IO:controladosIO|registro_io[16][7]                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|controladores_IO:controladosIO|contador_milisegundos[3]                                                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 176 LEs              ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|rd_io[14]                                                                               ;
; 35:1               ; 8 bits    ; 184 LEs       ; 184 LEs              ; 0 LEs                  ; Yes        ; |sisa|controladores_IO:controladosIO|rd_io[0]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|ProcesadorBase:proc0|exception_controller:e0|exception_idS[2]                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|TOy[2]                                                                                ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|Mux5                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |sisa|MemoryController:memory0|rd_data[5]                                                                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux8                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sisa|ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|in_d[1]                                                      ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]                                                                     ;
; 34:1               ; 3 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|Mux6                                                                         ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|Mux9                                                                         ;
; 35:1               ; 2 bits    ; 46 LEs        ; 30 LEs               ; 16 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|Mux2                                                                         ;
; 34:1               ; 2 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; No         ; |sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0|Mux12                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladosIO|int_controller:int_pulsadores ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; in_vec_size    ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladosIO|int_controller:int_interruptores ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; in_vec_size    ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladosIO|timmer:int_timmer ;
+----------------+---------+--------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                               ;
+----------------+---------+--------------------------------------------------------------------+
; numero_inicial ; 1250000 ; Signed Integer                                                     ;
+----------------+---------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0 ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; TIMER_60USEC_VALUE_PP ; 2950  ; Signed Integer                                                                                                ;
; TIMER_60USEC_BITS_PP  ; 12    ; Signed Integer                                                                                                ;
; TIMER_5USEC_VALUE_PP  ; 186   ; Signed Integer                                                                                                ;
; TIMER_5USEC_BITS_PP   ; 8     ; Signed Integer                                                                                                ;
; TRAP_SHIFT_KEYS_PP    ; 0     ; Signed Integer                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 62820                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 5910                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 476                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                          ;
; LPM_WIDTHD             ; 16             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                          ;
; LPM_WIDTHD             ; 16             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                        ;
+------------------------------------------------+------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                     ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                     ;
; LATENCY                                        ; 0          ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                     ;
+------------------------------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                        ;
+------------------------------------------------+------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                     ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                     ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                     ;
; LATENCY                                        ; 0          ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                     ;
+------------------------------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 2                                                        ;
; Entity Instance                       ; ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 16                                                       ;
;     -- LPM_WIDTHP                     ; 32                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:video_controller|vga_sync:u_vga_sync"                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:video_controller"                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; blank_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; red_out[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue_out[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0"       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_extended              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_scan_code             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_data                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_write                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_write_ack_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_error_no_keyboard_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 151                 ; 151              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                           ; Details                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|boot                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|boot                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux6~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux6~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux5~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux5~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux4~1                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_a[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux4~1                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux9~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux9~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux8~1                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux8~1                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux7~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_b[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux7~0                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[0]~0                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[0]~0                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[1]~1                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[1]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[1]~1                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[2]~2                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|addr_d[2]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|addr_d[2]~2                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|in_d[0]                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|in_d[0]~6_wirecell                ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|in_d[0]                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|in_d[0]~6_wirecell                ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|in_d[1]                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|Mux5~0_wirecell                                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|in_d[1]                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|Mux5~0_wirecell                                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[0]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux34~6_wirecell                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[0]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux34~6_wirecell                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[1]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux33~5                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[1]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux33~5                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[2]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux32~4                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[2]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux32~4                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[3]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux31~2                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[3]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux31~2                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[4]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux30~0                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|op[4]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|Mux30~0                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]~72                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]~72                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]~113                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]~113                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]~106                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]~106                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]~99                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]~99                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]~92                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]~92                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]~170                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]~170                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]~79                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]~79                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]~65                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]~65                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]~168                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]~168                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]~162                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]~162                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]~155                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]~155                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]~148                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]~148                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]~141                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]~141                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]~134                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]~134                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]~127                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]~127                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]~120                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]~120                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][0]~0                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][0]~0                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~201                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~201                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~206                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~206                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~181                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~181                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~186                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~186                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~191                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~191                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~168                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~168                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[7][1]~1                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[7][1]~1                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][2]~2                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][2]~2                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[7][3]~3                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[7][3]~3                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][4]~4                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][4]~4                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][5]~5                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][5]~5                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][6]~6                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][6]~6                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][7]~7                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|registro_io[8][7]~7                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~219                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~219                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~196                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|b[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~196                                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|Mux15~2                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|Mux15~2                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][10]~5                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][10]~5                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][11]~4                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][11]~4                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][12]~3                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][12]~3                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][13]~2                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][13]~2                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][14]~1                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][14]~1                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][15]~0                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][15]~0                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][1]~14                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][1]~14                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][2]~13                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][2]~13                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][3]~12                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[2][3]~12                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][4]~11                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][4]~11                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][5]~10                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][5]~10                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][6]~9                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][6]~9                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][7]~8                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][7]~8                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][8]~7                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][8]~7                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][9]~6                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|regfile:reg0|d[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema[0][9]~6                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|wrd                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|wrd~2                                               ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|datapath:d0|wrd                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|wrd~2                                               ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[0]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[0]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[0]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[0]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[10]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[10]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[10]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[10]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[11]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[11]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[11]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[11]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[12]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[12]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[12]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[12]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[13]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[13]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[13]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[13]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[14]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[14]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[14]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[14]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[15]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[15]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[15]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[15]                                                    ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[1]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[1]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[1]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[1]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[2]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[2]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[2]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[2]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[3]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[3]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[3]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[3]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[4]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[4]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[4]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[4]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[5]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[5]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[5]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[5]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[6]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[6]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[6]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[6]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[7]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[7]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[7]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[7]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[8]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[8]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[8]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[8]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[9]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[9]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|rd_io[9]                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|rd_io[9]                                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[0]~0                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[0]~0                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[1]~3                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|tknbr[1]~3                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|wr_sys                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|wr_sys~2                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|wr_sys                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|wr_sys~2                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|int_enabled                                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ProcesadorBase:proc0|unidad_control:cu0|int_enabled                                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                        ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]~72                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[0]~72                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]~113                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[10]~113                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]~106                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[11]~106                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]~99                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[12]~99                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]~92                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[13]~92                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]~170                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[14]~170                                     ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]~79                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[15]~79                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]~65                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[1]~65                                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]~168                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[2]~168                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]~162                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[3]~162                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]~155                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[4]~155                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]~148                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[5]~148                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]~141                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[6]~141                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]~134                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[7]~134                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]~127                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[8]~127                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]~120                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|jump_dir[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|a[9]~120                                      ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|clk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter_clock[2]                                                                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|clk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter_clock[2]                                                                            ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.DEMW                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.DEMW                                 ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.DEMW                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.DEMW                                 ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.F                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.F~_wirecell                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.F                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.F~_wirecell                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.SYSTEM                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.SYSTEM                               ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.SYSTEM                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat.SYSTEM                               ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|to_system                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|exception_controller:e0|Equal0~0_wirecell                              ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|to_system                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|exception_controller:e0|Equal0~0_wirecell                              ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[0]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[10]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[11]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[12]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[13]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[14]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[15]                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                          ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[1]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[2]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[3]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[4]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[5]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[6]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[7]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[8]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|pc[9]                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]                                           ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|reg_op[0]~1                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|reg_op[0]~1                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|reg_op[1]~2                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|reg_op[1]~2                       ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema~15_wirecell                  ; N/A                                                                                                                                                            ;
; ProcesadorBase:proc0|unidad_control:cu0|reg_op[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro_sistema~15_wirecell                  ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|inta        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|inta                              ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|inta        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0|inta                              ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|intr        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|intr~0        ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|intr        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|intr~0        ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_inta    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_inta~1    ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_inta    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_inta~1    ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_intr    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|intr                 ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|ps2_intr    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|intr                 ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_inta ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_inta~0 ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_inta ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_inta~0 ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_intr ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|int_controller:int_interruptores|intr                        ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|switch_intr ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|int_controller:int_interruptores|intr                        ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_inta    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_inta~0    ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_inta    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_inta~0    ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_intr    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|timmer:int_timmer|intr                                       ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller|tim_intr    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|timmer:int_timmer|intr                                       ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|timmer:int_timmer|tick                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|timmer:int_timmer|tick                                       ; N/A                                                                                                                                                            ;
; controladores_IO:controladosIO|timmer:int_timmer|tick                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladosIO|timmer:int_timmer|tick                                       ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 21 18:53:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/proc.vhd
    Info (12022): Found design unit 1: ProcesadorBase-Structure
    Info (12023): Found entity 1: ProcesadorBase
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file driversegmentos.vhd
    Info (12022): Found design unit 1: driverSegmentos-Structure
    Info (12023): Found entity 1: driverSegmentos
Info (12021): Found 2 design units, including 1 entities, in source file driver7segmentos.vhd
    Info (12022): Found design unit 1: driver7Segmentos-Structure
    Info (12023): Found entity 1: driver7Segmentos
Info (12021): Found 2 design units, including 0 entities, in source file ficheros/func_ayuda_control_pkg.vhd
    Info (12022): Found design unit 1: func_ayuda_control_pkg
    Info (12022): Found design unit 2: func_ayuda_control_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file ficheros/const_alu.vhd
    Info (12022): Found design unit 1: const_alu
Info (12021): Found 2 design units, including 1 entities, in source file controladores_io.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12023): Found entity 1: controladores_IO
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller.vhd
    Info (12022): Found design unit 1: keyboard_controller-Behavioral
    Info (12023): Found entity 1: keyboard_controller
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard_interface-trans
    Info (12023): Found entity 1: ps2_keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file controlador_vga1/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-vga_controller_rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file controlador_vga1/vga_font_rom.vhd
    Info (12022): Found design unit 1: vga_font_rom-vga_font_rom_arch
    Info (12023): Found entity 1: vga_font_rom
Info (12021): Found 2 design units, including 1 entities, in source file controlador_vga1/vga_ram_dual.vhd
    Info (12022): Found design unit 1: vga_ram_dual-vga_ram_dual_arch
    Info (12023): Found entity 1: vga_ram_dual
Info (12021): Found 2 design units, including 1 entities, in source file controlador_vga1/vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-vga_sync_arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/int_controller.vhd
    Info (12022): Found design unit 1: int_controller-Structure
    Info (12023): Found entity 1: int_controller
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/controlador_interrupciones.vhd
    Info (12022): Found design unit 1: controlador_interrupciones-Structure
    Info (12023): Found entity 1: controlador_interrupciones
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/timmer.vhd
    Info (12022): Found design unit 1: Timmer-Structure
    Info (12023): Found entity 1: timmer
Info (12021): Found 2 design units, including 1 entities, in source file ficheros/exception_controller.vhd
    Info (12022): Found design unit 1: exception_controller-Structure
    Info (12023): Found entity 1: exception_controller
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "ProcesadorBase" for hierarchy "ProcesadorBase:proc0"
Info (12128): Elaborating entity "unidad_control" for hierarchy "ProcesadorBase:proc0|unidad_control:cu0"
Info (12128): Elaborating entity "control_l" for hierarchy "ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0"
Info (12128): Elaborating entity "multi" for hierarchy "ProcesadorBase:proc0|unidad_control:cu0|multi:ge"
Info (12128): Elaborating entity "datapath" for hierarchy "ProcesadorBase:proc0|datapath:d0"
Info (12128): Elaborating entity "alu" for hierarchy "ProcesadorBase:proc0|datapath:d0|alu:alu0"
Info (12128): Elaborating entity "regfile" for hierarchy "ProcesadorBase:proc0|datapath:d0|regfile:reg0"
Info (12128): Elaborating entity "exception_controller" for hierarchy "ProcesadorBase:proc0|exception_controller:e0"
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:memory0"
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:memory0|SRAMController:sram_controller"
Info (12128): Elaborating entity "controladores_IO" for hierarchy "controladores_IO:controladosIO"
Warning (10492): VHDL Process Statement warning at controladores_IO.vhd(107): signal "addr_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "controlador_interrupciones" for hierarchy "controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"
Warning (10492): VHDL Process Statement warning at controlador_interrupciones.vhd(54): signal "mem_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlador_interrupciones.vhd(56): signal "mem_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlador_interrupciones.vhd(58): signal "mem_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlador_interrupciones.vhd(60): signal "mem_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "int_controller" for hierarchy "controladores_IO:controladosIO|int_controller:int_pulsadores"
Warning (10492): VHDL Process Statement warning at int_controller.vhd(39): signal "estat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "intr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "estat", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "mem_values", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mem_values[0]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[1]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[2]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[3]" at int_controller.vhd(27)
Info (10041): Inferred latch for "estat" at int_controller.vhd(27)
Info (10041): Inferred latch for "intr" at int_controller.vhd(27)
Info (12128): Elaborating entity "int_controller" for hierarchy "controladores_IO:controladosIO|int_controller:int_interruptores"
Warning (10492): VHDL Process Statement warning at int_controller.vhd(39): signal "estat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "intr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "estat", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable "mem_values", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mem_values[0]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[1]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[2]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[3]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[4]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[5]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[6]" at int_controller.vhd(27)
Info (10041): Inferred latch for "mem_values[7]" at int_controller.vhd(27)
Info (10041): Inferred latch for "estat" at int_controller.vhd(27)
Info (10041): Inferred latch for "intr" at int_controller.vhd(27)
Info (12128): Elaborating entity "timmer" for hierarchy "controladores_IO:controladosIO|timmer:int_timmer"
Warning (10631): VHDL Process Statement warning at timmer.vhd(24): inferring latch(es) for signal or variable "intr", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "intr" at timmer.vhd(24)
Info (12128): Elaborating entity "keyboard_controller" for hierarchy "controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(41): object "rx_extended" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(46): object "tx_write_ack_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object "tx_error_no_keyboard_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(49): object "rx_scan_code" assigned a value but never read
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(102): signal "rx_data_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(102): signal "rx_released" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(103): signal "rx_shift_key_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(103): signal "rx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at keyboard_controller.vhd(98): inferring latch(es) for signal or variable "data_available", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_available" at keyboard_controller.vhd(98)
Info (12128): Elaborating entity "ps2_keyboard_interface" for hierarchy "controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:video_controller"
Warning (10541): VHDL Signal Declaration warning at vga_controller.vhd(89): used implicit default value for signal "ram_q2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(90): object "ram_addr2" assigned a value but never read
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_controller:video_controller|vga_sync:u_vga_sync"
Info (12128): Elaborating entity "vga_font_rom" for hierarchy "vga_controller:video_controller|vga_font_rom:u_font_rom"
Info (12128): Elaborating entity "driverSegmentos" for hierarchy "driverSegmentos:Segments"
Info (12128): Elaborating entity "driver7Segmentos" for hierarchy "driverSegmentos:Segments|driver7Segmentos:h0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0t14.tdf
    Info (12023): Found entity 1: altsyncram_0t14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf
    Info (12023): Found entity 1: altsyncram_8hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf
    Info (12023): Found entity 1: cntr_ndi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH3[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH3[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH3[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH3[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH1[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH1[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH1[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH1[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH0[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH0[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH0[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "driverSegmentos:Segments|codSegH0[3]" feeding internal logic into a wire
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro" is uninferred due to inappropriate RAM size
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ProcesadorBase:proc0|datapath:d0|alu:alu0|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ProcesadorBase:proc0|datapath:d0|alu:alu0|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ProcesadorBase:proc0|datapath:d0|alu:alu0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ProcesadorBase:proc0|datapath:d0|alu:alu0|Mult0"
Info (12130): Elaborated megafunction instantiation "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ProcesadorBase:proc0|datapath:d0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (13014): Ignored 30 buffer(s)
    Info (13016): Ignored 30 CARRY_SUM buffer(s)
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[1]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[2]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_pulsadores|mem_values[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[4]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6]
Warning (13012): Latch controladores_IO:controladosIO|int_controller:int_interruptores|mem_values[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 301 of its 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 6315 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 82 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 6041 logic cells
    Info (21064): Implemented 151 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Sun May 21 18:54:27 2023
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:31


