* c:\users\chand\esim\fossee\esim\library\subcircuitlibrary\74hct165\74hct165.cir

.include 3_and.sub
* u12  net-_u12-pad1_ net-_u12-pad2_ net-_u11-pad2_ net-_u12-pad4_ net-_u12-pad5_ ? d_dff
* u9  net-_u14-pad2_ net-_u10-pad2_ net-_u10-pad1_ d_nand
* u11  net-_u10-pad1_ net-_u11-pad2_ d_inverter
* u14  net-_u1-pad11_ net-_u14-pad2_ d_buffer
* u10  net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_nand
* u13  net-_u10-pad3_ net-_u12-pad4_ d_inverter
* u18  net-_u12-pad5_ net-_u12-pad2_ net-_u17-pad2_ net-_u18-pad4_ net-_u18-pad5_ ? d_dff
* u15  net-_u15-pad1_ net-_u10-pad2_ net-_u15-pad3_ d_nand
* u17  net-_u15-pad3_ net-_u17-pad2_ d_inverter
* u20  net-_u1-pad12_ net-_u15-pad1_ d_buffer
* u16  net-_u15-pad3_ net-_u10-pad2_ net-_u16-pad3_ d_nand
* u19  net-_u16-pad3_ net-_u18-pad4_ d_inverter
* u24  net-_u18-pad5_ net-_u12-pad2_ net-_u23-pad2_ net-_u24-pad4_ net-_u24-pad5_ ? d_dff
* u21  net-_u21-pad1_ net-_u10-pad2_ net-_u21-pad3_ d_nand
* u23  net-_u21-pad3_ net-_u23-pad2_ d_inverter
* u26  net-_u1-pad13_ net-_u21-pad1_ d_buffer
* u22  net-_u21-pad3_ net-_u10-pad2_ net-_u22-pad3_ d_nand
* u25  net-_u22-pad3_ net-_u24-pad4_ d_inverter
* u30  net-_u24-pad5_ net-_u12-pad2_ net-_u29-pad2_ net-_u30-pad4_ net-_u30-pad5_ ? d_dff
* u27  net-_u27-pad1_ net-_u10-pad2_ net-_u27-pad3_ d_nand
* u29  net-_u27-pad3_ net-_u29-pad2_ d_inverter
* u32  net-_u1-pad14_ net-_u27-pad1_ d_buffer
* u28  net-_u27-pad3_ net-_u10-pad2_ net-_u28-pad3_ d_nand
* u31  net-_u28-pad3_ net-_u30-pad4_ d_inverter
* u36  net-_u30-pad5_ net-_u12-pad2_ net-_u35-pad2_ net-_u36-pad4_ net-_u36-pad5_ ? d_dff
* u33  net-_u33-pad1_ net-_u10-pad2_ net-_u33-pad3_ d_nand
* u35  net-_u33-pad3_ net-_u35-pad2_ d_inverter
* u38  net-_u1-pad3_ net-_u33-pad1_ d_buffer
* u34  net-_u33-pad3_ net-_u10-pad2_ net-_u34-pad3_ d_nand
* u37  net-_u34-pad3_ net-_u36-pad4_ d_inverter
* u42  net-_u36-pad5_ net-_u12-pad2_ net-_u41-pad2_ net-_u42-pad4_ net-_u42-pad5_ ? d_dff
* u39  net-_u39-pad1_ net-_u10-pad2_ net-_u39-pad3_ d_nand
* u41  net-_u39-pad3_ net-_u41-pad2_ d_inverter
* u44  net-_u1-pad4_ net-_u39-pad1_ d_buffer
* u40  net-_u39-pad3_ net-_u10-pad2_ net-_u40-pad3_ d_nand
* u43  net-_u40-pad3_ net-_u42-pad4_ d_inverter
* u48  net-_u42-pad5_ net-_u12-pad2_ net-_u47-pad2_ net-_u48-pad4_ net-_u48-pad5_ ? d_dff
* u45  net-_u45-pad1_ net-_u10-pad2_ net-_u45-pad3_ d_nand
* u47  net-_u45-pad3_ net-_u47-pad2_ d_inverter
* u50  net-_u1-pad5_ net-_u45-pad1_ d_buffer
* u46  net-_u45-pad3_ net-_u10-pad2_ net-_u46-pad3_ d_nand
* u49  net-_u46-pad3_ net-_u48-pad4_ d_inverter
* u54  net-_u48-pad5_ net-_u12-pad2_ net-_u53-pad2_ net-_u54-pad4_ net-_u54-pad5_ net-_u54-pad6_ d_dff
* u51  net-_u51-pad1_ net-_u10-pad2_ net-_u51-pad3_ d_nand
* u53  net-_u51-pad3_ net-_u53-pad2_ d_inverter
* u56  net-_u1-pad6_ net-_u51-pad1_ d_buffer
* u52  net-_u51-pad3_ net-_u10-pad2_ net-_u52-pad3_ d_nand
* u55  net-_u52-pad3_ net-_u54-pad4_ d_inverter
* u57  net-_u54-pad5_ net-_u1-pad9_ d_buffer
* u58  net-_u54-pad6_ net-_u1-pad7_ d_buffer
* u6  net-_u1-pad10_ net-_u6-pad2_ d_inverter
* u7  net-_u6-pad2_ net-_u12-pad1_ d_inverter
x1 net-_u3-pad2_ net-_u4-pad2_ net-_u5-pad2_ net-_u8-pad1_ 3_and
* u8  net-_u8-pad1_ net-_u12-pad2_ d_inverter
* u3  net-_u1-pad2_ net-_u3-pad2_ d_inverter
* u4  net-_u1-pad15_ net-_u4-pad2_ d_inverter
* u2  net-_u1-pad1_ net-_u10-pad2_ d_inverter
* u5  net-_u10-pad2_ net-_u5-pad2_ d_inverter
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ ? net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ ? port
a1 net-_u12-pad1_ net-_u12-pad2_ net-_u11-pad2_ net-_u12-pad4_ net-_u12-pad5_ ? u12
a2 [net-_u14-pad2_ net-_u10-pad2_ ] net-_u10-pad1_ u9
a3 net-_u10-pad1_ net-_u11-pad2_ u11
a4 net-_u1-pad11_ net-_u14-pad2_ u14
a5 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10
a6 net-_u10-pad3_ net-_u12-pad4_ u13
a7 net-_u12-pad5_ net-_u12-pad2_ net-_u17-pad2_ net-_u18-pad4_ net-_u18-pad5_ ? u18
a8 [net-_u15-pad1_ net-_u10-pad2_ ] net-_u15-pad3_ u15
a9 net-_u15-pad3_ net-_u17-pad2_ u17
a10 net-_u1-pad12_ net-_u15-pad1_ u20
a11 [net-_u15-pad3_ net-_u10-pad2_ ] net-_u16-pad3_ u16
a12 net-_u16-pad3_ net-_u18-pad4_ u19
a13 net-_u18-pad5_ net-_u12-pad2_ net-_u23-pad2_ net-_u24-pad4_ net-_u24-pad5_ ? u24
a14 [net-_u21-pad1_ net-_u10-pad2_ ] net-_u21-pad3_ u21
a15 net-_u21-pad3_ net-_u23-pad2_ u23
a16 net-_u1-pad13_ net-_u21-pad1_ u26
a17 [net-_u21-pad3_ net-_u10-pad2_ ] net-_u22-pad3_ u22
a18 net-_u22-pad3_ net-_u24-pad4_ u25
a19 net-_u24-pad5_ net-_u12-pad2_ net-_u29-pad2_ net-_u30-pad4_ net-_u30-pad5_ ? u30
a20 [net-_u27-pad1_ net-_u10-pad2_ ] net-_u27-pad3_ u27
a21 net-_u27-pad3_ net-_u29-pad2_ u29
a22 net-_u1-pad14_ net-_u27-pad1_ u32
a23 [net-_u27-pad3_ net-_u10-pad2_ ] net-_u28-pad3_ u28
a24 net-_u28-pad3_ net-_u30-pad4_ u31
a25 net-_u30-pad5_ net-_u12-pad2_ net-_u35-pad2_ net-_u36-pad4_ net-_u36-pad5_ ? u36
a26 [net-_u33-pad1_ net-_u10-pad2_ ] net-_u33-pad3_ u33
a27 net-_u33-pad3_ net-_u35-pad2_ u35
a28 net-_u1-pad3_ net-_u33-pad1_ u38
a29 [net-_u33-pad3_ net-_u10-pad2_ ] net-_u34-pad3_ u34
a30 net-_u34-pad3_ net-_u36-pad4_ u37
a31 net-_u36-pad5_ net-_u12-pad2_ net-_u41-pad2_ net-_u42-pad4_ net-_u42-pad5_ ? u42
a32 [net-_u39-pad1_ net-_u10-pad2_ ] net-_u39-pad3_ u39
a33 net-_u39-pad3_ net-_u41-pad2_ u41
a34 net-_u1-pad4_ net-_u39-pad1_ u44
a35 [net-_u39-pad3_ net-_u10-pad2_ ] net-_u40-pad3_ u40
a36 net-_u40-pad3_ net-_u42-pad4_ u43
a37 net-_u42-pad5_ net-_u12-pad2_ net-_u47-pad2_ net-_u48-pad4_ net-_u48-pad5_ ? u48
a38 [net-_u45-pad1_ net-_u10-pad2_ ] net-_u45-pad3_ u45
a39 net-_u45-pad3_ net-_u47-pad2_ u47
a40 net-_u1-pad5_ net-_u45-pad1_ u50
a41 [net-_u45-pad3_ net-_u10-pad2_ ] net-_u46-pad3_ u46
a42 net-_u46-pad3_ net-_u48-pad4_ u49
a43 net-_u48-pad5_ net-_u12-pad2_ net-_u53-pad2_ net-_u54-pad4_ net-_u54-pad5_ net-_u54-pad6_ u54
a44 [net-_u51-pad1_ net-_u10-pad2_ ] net-_u51-pad3_ u51
a45 net-_u51-pad3_ net-_u53-pad2_ u53
a46 net-_u1-pad6_ net-_u51-pad1_ u56
a47 [net-_u51-pad3_ net-_u10-pad2_ ] net-_u52-pad3_ u52
a48 net-_u52-pad3_ net-_u54-pad4_ u55
a49 net-_u54-pad5_ net-_u1-pad9_ u57
a50 net-_u54-pad6_ net-_u1-pad7_ u58
a51 net-_u1-pad10_ net-_u6-pad2_ u6
a52 net-_u6-pad2_ net-_u12-pad1_ u7
a53 net-_u8-pad1_ net-_u12-pad2_ u8
a54 net-_u1-pad2_ net-_u3-pad2_ u3
a55 net-_u1-pad15_ net-_u4-pad2_ u4
a56 net-_u1-pad1_ net-_u10-pad2_ u2
a57 net-_u10-pad2_ net-_u5-pad2_ u5
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u12 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u9 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u14 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u10 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u18 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u15 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u20 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u16 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u24 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u21 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u26 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u22 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u25 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u30 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u27 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u32 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u28 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u36 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u33 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u35 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u38 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u34 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u37 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u42 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u39 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u44 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u40 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u43 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u48 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u45 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u47 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u50 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u46 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u49 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_dff, NgSpice Name: d_dff
.model u54 d_dff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 data_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u51 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u53 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u56 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u52 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u55 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u57 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u58 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
