# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary pipeline.sv tb_sim.sv forward_br.sv --exe --build --trace --top-module tb_sim --timing -Wno-PINCONNECTEMPTY -Wno-WIDTHEXPAND -Wno-LATCH -Wno-CASEINCOMPLETE -Wno-UNUSEDSIGNAL -Wno-WIDTHTRUNC -Wno-MULTIDRIVEN -Wno-UNOPTFLAT -Wno-ALWCOMBORDER"
S  13564448    46602  1728207265   849833365  1728094088           0 "/home/nguyen_tuphuc/VERILATOR/oss-cad-suite/libexec/verilator_bin"
S      5218    46802  1728207271   924451580  1728094088           0 "/home/nguyen_tuphuc/VERILATOR/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2284 1688849860268434  1733237244    54985600  1733237244    54985600 "alu.sv"
S       829 1688849860268435  1733118000   933759300  1733118000   933759300 "brc.sv"
S     14210 1688849860284922  1733103004   944808600  1733103004   944808600 "cache_sram_v3.sv"
S      9583 1688849860268436  1733628807   853390300  1733628807   853390300 "ctrl_unit.sv"
S      1559 1407374883573998  1732786245   654009700  1732786245   654009700 "data_mem.sv"
S      2161 1688849860268438  1728750028   961549800  1728750028   961549800 "data_trsf.sv"
S      6066 11821949021852465  1733644698   922324400  1733644698   922324400 "decode_cycle.sv"
S       669 1688849860268439  1731689964   922605600  1731689964   922605600 "demux_sel_mem.sv"
S      3460 4785074604086076  1733641335   385014900  1733641335   385014900 "execute_cycle.sv"
S      2747 7881299347903280  1733645116   728991300  1733645116   728991300 "fetch_cycle.sv"
S       589 9007199254761912  1733644854    42425600  1733112055   560848100 "forward_br.sv"
S       965 3377699720532801  1732511496     9314000  1732511496     9314000 "forward_unit.sv"
S     10455 10414574138315219  1733644841   352433300  1733242038   282952900 "gshare_v3.sv"
S      1714 5629499534233739  1733638958   332001100  1733638958   332001100 "harzard_detection.sv"
S      1331 1688849860268440  1728549894   313124700  1728549894   313124700 "immgen.sv"
S       466 1688849860268441  1733245428   700194400  1733245428   700194400 "inst_memory.sv"
S      4126 1688849860268444  1733050953   547712500  1733050953   547712500 "lsu.sv"
S      5702 7036874417771315  1733619320   650203000  1733619320   650203000 "mem_cycle.sv"
S       303 1688849860268446  1730689496   465651300  1730689496   465651300 "mux_2_1.sv"
S       411 1688849860268447  1728549868   689128300  1728549868   689128300 "mux_3_1.sv"
S       774 1688849860268448  1729847162   544091000  1729847162   544091000 "mux_3_1_lsu.sv"
T      5325 1688849860268655  1733730470   366240900  1733730470   366240900 "obj_dir/Vtb_sim.cpp"
T      3544 1688849860268656  1733730470   361180300  1733730470   361180300 "obj_dir/Vtb_sim.h"
T      1911 1688849860268657  1733730470   410090500  1733730470   410090500 "obj_dir/Vtb_sim.mk"
T      1583 1407374883558010  1733730470   360675700  1733730470   360675700 "obj_dir/Vtb_sim__Syms.cpp"
T      1444 3940649673953915  1733730470   361180300  1733730470   361180300 "obj_dir/Vtb_sim__Syms.h"
T       299 2533274790400636  1733730470   401275200  1733730470   401275200 "obj_dir/Vtb_sim__TraceDecls__0__Slow.cpp"
T     49053 1688849860268669  1733730470   402982500  1733730470   402982500 "obj_dir/Vtb_sim__Trace__0.cpp"
T    171134 1970324836979326  1733730470   401275200  1733730470   401275200 "obj_dir/Vtb_sim__Trace__0__Slow.cpp"
T     23587 1970324836979330  1733730470   372148700  1733730470   372148700 "obj_dir/Vtb_sim___024root.h"
T      7024 1688849860268675  1733730470   380400800  1733730470   380400800 "obj_dir/Vtb_sim___024root__DepSet_h1c1897d5__0.cpp"
T      8185 1125899906847364  1733730470   377316900  1733730470   377316900 "obj_dir/Vtb_sim___024root__DepSet_h1c1897d5__0__Slow.cpp"
T    261607 1407374883558021  1733730470   392984900  1733730470   392984900 "obj_dir/Vtb_sim___024root__DepSet_h3a5df246__0.cpp"
T    215589 1970324836979334  1733730470   380400800  1733730470   380400800 "obj_dir/Vtb_sim___024root__DepSet_h3a5df246__0__Slow.cpp"
T       701 6192449487639175  1733730470   374553500  1733730470   374553500 "obj_dir/Vtb_sim___024root__Slow.cpp"
T      1087 1970324836979320  1733730470   406091700  1733730470   406091700 "obj_dir/Vtb_sim__main.cpp"
T       761 9570149208167033  1733730470   368749800  1733730470   368749800 "obj_dir/Vtb_sim__pch.h"
T      1247 1970324836979327  1733730470   415661500  1733730470   415661500 "obj_dir/Vtb_sim__ver.d"
T         0        0  1733730470   415661500  1733730470   415661500 "obj_dir/Vtb_sim__verFiles.dat"
T      1781 1688849860268658  1733730470   410090500  1733730470   410090500 "obj_dir/Vtb_sim_classes.mk"
S      2825 1688849860268449  1731121441   121278800  1731121441   121278800 "output_buffer.sv"
S       366 1688849860268450  1730778249   380364400  1730778249   380364400 "pc.sv"
S       217 1688849860268453  1729142834   750257900  1729142834   750257900 "pc_plus4.sv"
S      6437 22517998136873150  1733645471   704225900  1733645471   704225900 "pipeline.sv"
S       957 1688849860268455  1733068767   593395300  1733068767   593395300 "regfile.sv"
S       740 1688849860268457  1730276504   311933300  1730276504   311933300 "shift_l.sv"
S       769 1688849860268458  1730276415   899935900  1730276415   899935900 "shift_r.sv"
S       816 1688849860268459  1732144023   766699700  1732144023   766699700 "shift_ra.sv"
S      4931 1688849860268462  1732144314   235708600  1732144314   235708600 "sram_IS61WV25616_controller_32b_3lr.sv"
S      2623 1688849860268466  1733730467   185746300  1733730467   185746300 "tb_sim.sv"
S       434 2814749767112002  1733148713   519783200  1733148713   519783200 "wb_cycle.sv"
