<profile>

<section name = "Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_133_2'" level="0">
<item name = "Date">Sun Sep  4 20:23:19 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">hud3.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 3.180 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 2154, 9.900 ns, 7.108 us, 3, 2154, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_133_2">1, 2152, 2, 1, 1, 1 ~ 2152, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln133_fu_262_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln133_fu_256_p2">icmp, 0, 0, 5, 11, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="InImg_data156_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col">9, 2, 11, 22</column>
<column name="col_1_fu_82">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_1_fu_82">11, 0, 11, 0</column>
<column name="col_reg_295">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, extract_Pipeline_VITIS_LOOP_133_2, return value</column>
<column name="InImg_data156_dout">in, 16, ap_fifo, InImg_data156, pointer</column>
<column name="InImg_data156_num_data_valid">in, 3, ap_fifo, InImg_data156, pointer</column>
<column name="InImg_data156_fifo_cap">in, 3, ap_fifo, InImg_data156, pointer</column>
<column name="InImg_data156_empty_n">in, 1, ap_fifo, InImg_data156, pointer</column>
<column name="InImg_data156_read">out, 1, ap_fifo, InImg_data156, pointer</column>
<column name="trunc_ln">in, 11, ap_none, trunc_ln, scalar</column>
<column name="this_buff_0_address1">out, 11, ap_memory, this_buff_0, array</column>
<column name="this_buff_0_ce1">out, 1, ap_memory, this_buff_0, array</column>
<column name="this_buff_0_we1">out, 1, ap_memory, this_buff_0, array</column>
<column name="this_buff_0_d1">out, 16, ap_memory, this_buff_0, array</column>
<column name="this_buff_1_address1">out, 11, ap_memory, this_buff_1, array</column>
<column name="this_buff_1_ce1">out, 1, ap_memory, this_buff_1, array</column>
<column name="this_buff_1_we1">out, 1, ap_memory, this_buff_1, array</column>
<column name="this_buff_1_d1">out, 16, ap_memory, this_buff_1, array</column>
<column name="this_buff_2_address1">out, 11, ap_memory, this_buff_2, array</column>
<column name="this_buff_2_ce1">out, 1, ap_memory, this_buff_2, array</column>
<column name="this_buff_2_we1">out, 1, ap_memory, this_buff_2, array</column>
<column name="this_buff_2_d1">out, 16, ap_memory, this_buff_2, array</column>
<column name="this_buff_3_address1">out, 11, ap_memory, this_buff_3, array</column>
<column name="this_buff_3_ce1">out, 1, ap_memory, this_buff_3, array</column>
<column name="this_buff_3_we1">out, 1, ap_memory, this_buff_3, array</column>
<column name="this_buff_3_d1">out, 16, ap_memory, this_buff_3, array</column>
<column name="this_buff_4_address1">out, 11, ap_memory, this_buff_4, array</column>
<column name="this_buff_4_ce1">out, 1, ap_memory, this_buff_4, array</column>
<column name="this_buff_4_we1">out, 1, ap_memory, this_buff_4, array</column>
<column name="this_buff_4_d1">out, 16, ap_memory, this_buff_4, array</column>
<column name="this_buff_5_address1">out, 11, ap_memory, this_buff_5, array</column>
<column name="this_buff_5_ce1">out, 1, ap_memory, this_buff_5, array</column>
<column name="this_buff_5_we1">out, 1, ap_memory, this_buff_5, array</column>
<column name="this_buff_5_d1">out, 16, ap_memory, this_buff_5, array</column>
<column name="this_buff_6_address1">out, 11, ap_memory, this_buff_6, array</column>
<column name="this_buff_6_ce1">out, 1, ap_memory, this_buff_6, array</column>
<column name="this_buff_6_we1">out, 1, ap_memory, this_buff_6, array</column>
<column name="this_buff_6_d1">out, 16, ap_memory, this_buff_6, array</column>
<column name="this_buff_7_address1">out, 11, ap_memory, this_buff_7, array</column>
<column name="this_buff_7_ce1">out, 1, ap_memory, this_buff_7, array</column>
<column name="this_buff_7_we1">out, 1, ap_memory, this_buff_7, array</column>
<column name="this_buff_7_d1">out, 16, ap_memory, this_buff_7, array</column>
<column name="p_cast">in, 3, ap_none, p_cast, scalar</column>
</table>
</item>
</section>
</profile>
