rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1729125231
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00110001', 0, '// LD SP,0xf000')
('00000000', 0, 0)
('11110000', 0, 0)
('11000111', 'SP=1110111111111110,PC=0000000000000000,(1110111111111111)=00000000,(1110111111111110)=00000100', '// RST 0')
('ffffffff', 0, 0)
----------------------------------------

// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111


✅ Test( SP=1110111111111110 ) is passed.
✅ Test( PC=0000000000000000 ) is passed.
✅ Test( (1110111111111111)=00000000 ) is passed.
✅ Test( (1110111111111110)=00000100 ) is passed.
// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111


✅ Test( SP=1110111111111110 ) is passed.
✅ Test( PC=0000000000000000 ) is passed.
✅ Test( (1110111111111111)=00000000 ) is passed.
✅ Test( (1110111111111110)=00000100 ) is passed.
// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111


✅ Test( SP=1110111111111110 ) is passed.
✅ Test( PC=0000000000000000 ) is passed.
✅ Test( (1110111111111111)=00000000 ) is passed.
✅ Test( (1110111111111110)=00000100 ) is passed.
// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111


✅ Test( SP=1110111111111110 ) is passed.
✅ Test( PC=0000000000000000 ) is passed.
✅ Test( (1110111111111111)=00000000 ) is passed.
✅ Test( (1110111111111110)=00000100 ) is passed.
// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111


✅ Test( SP=1110111111111110 ) is passed.
✅ Test( PC=0000000000000000 ) is passed.
✅ Test( (1110111111111111)=00000000 ) is passed.
✅ Test( (1110111111111110)=00000100 ) is passed.
// LD SP,0xf000
00110001
00000000
00000000
11110000
11110000
// RST 0
11000111
