$date
	Wed Mar 22 18:43:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module minha_ula_instancia_01 $end
$var wire 4 ! input_a [3:0] $end
$var wire 4 " input_b [3:0] $end
$var wire 2 # sel [1:0] $end
$var wire 1 $ ovf $end
$var wire 4 % output_s [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
bx #
bx "
bx !
$end
#1
b100 %
0$
b0 #
b11 !
b1 "
#3
b1 %
1$
b1111 !
b10 "
#5
0$
b100 %
b1 #
b111 !
b11 "
#7
b1111 %
b0 #
b1000 "
#9
b10 %
b10 #
b100 !
b1 "
#11
b0 %
b10 !
b10 "
#13
b1111 !
b100 "
#14
