// Seed: 1547211312
`timescale 1 ps / 1ps
module module_0;
  assign id_0 = id_0 == 1;
  assign id_0 = (id_0 + id_0 + 1) ? 1'h0 : id_0 ? id_0 : 1;
  logic id_2;
  logic id_3;
  assign id_2 = id_0 != id_3;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
