#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d2f3ed8190 .scope module, "pipelined_adder_tb" "pipelined_adder_tb" 2 3;
 .timescale -9 -12;
P_000001d2f3eda1d0 .param/l "N" 0 2 4, +C4<00000000000000000000000000001000>;
v000001d2f3ee31b0_0 .var "A", 7 0;
v000001d2f3ee3250_0 .var "B", 7 0;
v000001d2f3ee32f0_0 .var "Cin", 0 0;
v000001d2f3ee3390_0 .net "Cout", 0 0, v000001d2f3ed8320_0;  1 drivers
v000001d2f3ee3e80_0 .net "Sum", 7 0, v000001d2f3ee9720_0;  1 drivers
v000001d2f3ee4240_0 .var "clk", 0 0;
v000001d2f3ee3700_0 .var "reset", 0 0;
S_000001d2f3ee9590 .scope module, "uut" "pipelined_adder" 2 11, 3 1 0, S_000001d2f3ed8190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 8 "Sum";
    .port_info 6 /OUTPUT 1 "Cout";
P_000001d2f3eb2c10 .param/l "N" 0 3 1, +C4<00000000000000000000000000001000>;
P_000001d2f3eb2c48 .param/l "STAGES" 0 3 1, +C4<00000000000000000000000000000010>;
v000001d2f3eb2aa0_0 .net "A", 7 0, v000001d2f3ee31b0_0;  1 drivers
v000001d2f3eb28d0_0 .net "B", 7 0, v000001d2f3ee3250_0;  1 drivers
v000001d2f3eb2e10_0 .net "Cin", 0 0, v000001d2f3ee32f0_0;  1 drivers
v000001d2f3ed8320_0 .var "Cout", 0 0;
v000001d2f3ee9720_0 .var "Sum", 7 0;
v000001d2f3ee97c0_0 .var "carry_mid", 0 0;
v000001d2f3ee9860_0 .var "carry_out", 0 0;
v000001d2f3ee9900_0 .net "clk", 0 0, v000001d2f3ee4240_0;  1 drivers
v000001d2f3ee2fd0_0 .net "reset", 0 0, v000001d2f3ee3700_0;  1 drivers
v000001d2f3ee3070_0 .var "sum_high", 3 0;
v000001d2f3ee3110_0 .var "sum_low", 3 0;
E_000001d2f3eda290 .event posedge, v000001d2f3ee2fd0_0, v000001d2f3ee9900_0;
    .scope S_000001d2f3ee9590;
T_0 ;
    %wait E_000001d2f3eda290;
    %load/vec4 v000001d2f3ee2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d2f3ee3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2f3ee97c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d2f3ee3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2f3ee9860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d2f3ee9720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2f3ed8320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d2f3eb2aa0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %load/vec4 v000001d2f3eb28d0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %add;
    %load/vec4 v000001d2f3eb2e10_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v000001d2f3ee3110_0, 0;
    %assign/vec4 v000001d2f3ee97c0_0, 0;
    %load/vec4 v000001d2f3eb2aa0_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %load/vec4 v000001d2f3eb28d0_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %add;
    %load/vec4 v000001d2f3ee97c0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v000001d2f3ee3070_0, 0;
    %assign/vec4 v000001d2f3ee9860_0, 0;
    %load/vec4 v000001d2f3ee3070_0;
    %load/vec4 v000001d2f3ee3110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d2f3ee9720_0, 0;
    %load/vec4 v000001d2f3ee9860_0;
    %assign/vec4 v000001d2f3ed8320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d2f3ed8190;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee4240_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001d2f3ed8190;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001d2f3ee4240_0;
    %inv;
    %store/vec4 v000001d2f3ee4240_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d2f3ed8190;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "pipelined_adder.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d2f3ed8190 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d2f3ed8190;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2f3ee3700_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee3700_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001d2f3ee31b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d2f3ee3250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2f3ee32f0_0, 0, 1;
    %delay 10000, 0;
    %delay 30000, 0;
    %vpi_call 2 76 "$display", "Dernier r\303\251sultat : A = %d, B = %d, Cin = %b => Sum = %d, Cout = %b", v000001d2f3ee31b0_0, v000001d2f3ee3250_0, v000001d2f3ee32f0_0, v000001d2f3ee3e80_0, v000001d2f3ee3390_0 {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/pipelined_adder_tb.v";
    "pipelined_adder.v";
