/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [17:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [24:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_24z;
  wire [19:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [33:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _02_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_5z[12:9];
  assign { _00_[7:6], celloutsig_0_16z[17:16] } = _02_;
  reg [12:0] _03_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_14z[8:4], in_data[30:29], celloutsig_0_4z, celloutsig_0_10z[2:0] };
  assign { _01_[17:13], _01_[8:4], _01_[2:0] } = _03_;
  reg [11:0] _04_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_1_3z[3], celloutsig_1_8z, celloutsig_1_10z };
  assign out_data[107:96] = _04_;
  reg [2:0] _05_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_4z;
  assign celloutsig_0_10z[2:0] = _05_;
  assign celloutsig_1_0z = in_data[143:130] % { 1'h1, in_data[117:105] };
  assign celloutsig_1_1z = in_data[190:188] % { 1'h1, celloutsig_1_0z[4:3] };
  assign celloutsig_1_4z = in_data[144:111] % { 1'h1, in_data[186:176], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[156:152] % { 1'h1, celloutsig_1_4z[14:11] };
  assign celloutsig_0_4z = in_data[30:28] % { 1'h1, in_data[29], in_data[0] };
  assign celloutsig_0_13z = { celloutsig_0_9z[1], celloutsig_0_4z } % { 1'h1, celloutsig_0_4z[0], 1'h0, celloutsig_0_10z[2] };
  assign celloutsig_0_14z = { celloutsig_0_6z[3], celloutsig_0_13z, in_data[30:29], celloutsig_0_4z, 1'h0, celloutsig_0_10z[2:0] } % { 1'h1, in_data[33:21] };
  assign celloutsig_0_25z = { celloutsig_0_24z[11:6], celloutsig_0_14z } % { 3'h4, celloutsig_0_14z[13:12], celloutsig_0_16z[11:5], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[54:50] >> in_data[10:6];
  assign celloutsig_0_3z = celloutsig_0_0z[4:2] >> celloutsig_0_0z[3:1];
  assign celloutsig_0_31z = { 1'h0, celloutsig_0_29z } >> { celloutsig_0_5z[14:13], 8'h00 };
  assign celloutsig_1_3z = celloutsig_1_0z[10:5] >> { in_data[183:181], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:1], celloutsig_1_1z } >> { celloutsig_1_4z[6:4], celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_0z[13:7] >> { celloutsig_1_6z[3], celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_9z[5:3] >> celloutsig_1_0z[5:3];
  assign celloutsig_1_18z = celloutsig_1_10z >> celloutsig_1_3z[3:1];
  assign celloutsig_0_5z = { in_data[75:58], 4'h0 } >> in_data[79:58];
  assign celloutsig_0_6z = { celloutsig_0_5z[19:6], celloutsig_0_0z } >> { in_data[38:35], celloutsig_0_0z, in_data[30:28], 4'h0, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[1], in_data[30:28] } >> celloutsig_0_5z[11:8];
  assign celloutsig_0_17z = 4'h0 >> celloutsig_0_16z[19:16];
  assign celloutsig_0_20z = celloutsig_0_5z[6:4] >> celloutsig_0_3z;
  assign celloutsig_0_21z = celloutsig_0_13z >> celloutsig_0_19z[4:1];
  assign celloutsig_0_24z = { in_data[30:29], celloutsig_0_4z, 1'h0, celloutsig_0_10z[2:0], celloutsig_0_20z } >> celloutsig_0_14z[13:2];
  assign celloutsig_1_2z = in_data[181:178] ^ in_data[142:139];
  assign celloutsig_0_19z = { celloutsig_0_5z[4:2], celloutsig_0_17z } ^ celloutsig_0_5z[8:2];
  assign celloutsig_0_29z = { celloutsig_0_25z[5:1], celloutsig_0_21z } ^ celloutsig_0_6z[8:0];
  assign { celloutsig_0_16z[11:4], celloutsig_0_16z[21:18] } = { celloutsig_0_14z[11:4], _00_[7:6], celloutsig_0_16z[17:16] } ^ { celloutsig_0_13z, _00_[7:6], celloutsig_0_16z[17:16], in_data[46:45], _00_[7:6] };
  assign { out_data[50:49], out_data[44:40], out_data[38:32] } = { in_data[23:22], in_data[17:13], in_data[11:5] } ^ { _01_[14:13], _01_[8:4], celloutsig_0_17z, celloutsig_0_10z[2:0] };
  assign _00_[5:0] = { celloutsig_0_16z[17:16], 4'h0 };
  assign { _01_[12:9], _01_[3] } = 5'h00;
  assign celloutsig_0_10z[8:3] = { in_data[30:29], celloutsig_0_4z, 1'h0 };
  assign { celloutsig_0_16z[24:22], celloutsig_0_16z[15:12], celloutsig_0_16z[3:0] } = { in_data[30], in_data[48:47], 2'h0, celloutsig_0_14z[13:12], celloutsig_0_14z[3:0] };
  assign { out_data[130:128], out_data[48:45], out_data[39], out_data[9:0] } = { celloutsig_1_18z, in_data[21:18], in_data[12], celloutsig_0_31z };
endmodule
