module alu (
  output reg [15:0] q,
  input [15:0] sr1,
  input [15:0] sr2,
  input [15:0] pc,
  input [15:0] ir,
  input CLK,
  input RSTN
  );

  wire [15:0] imm = {{8{ir[7]}},ir[7:0]};

  always @(posedge CLK or negedge RSTN)
  begin
    if (!RSTN) begin
      q <= 0;
    end
    else begin
      casex (ir)
      16'b10_000_000_xxxxxxxx:   // B
        q <= pc + imm;
      endcase
    end
  end
endmodule
