/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  reg [2:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((celloutsig_1_2z | in_data[104]) & in_data[111]);
  assign celloutsig_0_7z = ~((in_data[61] | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | in_data[83]) & in_data[61]);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_1z = in_data[184] | ~(in_data[173]);
  assign celloutsig_1_10z = celloutsig_1_9z | ~(celloutsig_1_2z);
  assign celloutsig_0_13z = in_data[59] | ~(celloutsig_0_5z[11]);
  assign celloutsig_0_14z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[79:74] >= in_data[33:28];
  assign celloutsig_0_4z = in_data[88:86] >= { in_data[72:71], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[154:140] >= in_data[164:150];
  assign celloutsig_1_4z = { in_data[119:105], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } >= in_data[124:102];
  assign celloutsig_0_1z = { in_data[62:61], celloutsig_0_0z } >= { in_data[13], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { in_data[11], celloutsig_0_12z } >= { celloutsig_0_6z[4:3], celloutsig_0_21z };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z[2:0], celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_11z[2:0], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[7:3], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_6z[11:3] % { 1'h1, in_data[48:41] };
  assign celloutsig_0_16z = { celloutsig_0_5z[16:3], celloutsig_0_0z, celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[4:1], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_19z = { in_data[56:37], celloutsig_0_1z } % { 1'h1, celloutsig_0_16z[21:12], celloutsig_0_12z, in_data[0] };
  assign celloutsig_0_20z = { celloutsig_0_12z[4], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, in_data[94:89], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_21z = { celloutsig_0_8z[5:3], celloutsig_0_18z, celloutsig_0_7z } % { 1'h1, celloutsig_0_11z[15:10], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z } * { in_data[142:138], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[70:54] * { in_data[30:17], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[2:0], celloutsig_1_10z } * celloutsig_1_6z[3:0];
  assign celloutsig_1_19z = celloutsig_1_13z[4:2] * celloutsig_1_15z[8:6];
  assign celloutsig_0_11z = in_data[47:27] * { in_data[53:36], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_17z } * celloutsig_0_6z[4:1];
  assign celloutsig_0_46z = & { celloutsig_0_28z, celloutsig_0_18z[3], celloutsig_0_6z[13:1], celloutsig_0_5z[6:5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[139:132];
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[145], in_data[139:132] };
  assign celloutsig_0_10z = & { celloutsig_0_6z[13:1], celloutsig_0_2z };
  assign celloutsig_0_17z = & { celloutsig_0_14z, celloutsig_0_6z[7:2], celloutsig_0_1z };
  assign celloutsig_0_27z = & { celloutsig_0_6z[7:2], celloutsig_0_5z[15:0] };
  assign celloutsig_0_29z = & { celloutsig_0_19z[12:2], celloutsig_0_14z, celloutsig_0_6z[7:2], celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_6z[4] & celloutsig_1_1z;
  assign celloutsig_0_26z = celloutsig_0_20z[6] & celloutsig_0_1z;
  assign celloutsig_0_6z = { celloutsig_0_5z[12:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } <<< celloutsig_0_5z[15:2];
  assign celloutsig_0_23z = celloutsig_0_19z[11:8] <<< celloutsig_0_18z;
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_29z } <<< { celloutsig_0_21z[3:1], celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_23z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_47z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_47z = { celloutsig_0_31z[7:6], celloutsig_0_10z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
