Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/testBench_isim_beh.exe -prj D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/testBench_beh.prj work.testBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/ProgramCounter.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/Mux2to1_8Bit.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/Mux2to1_6Bit.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/CounterIncrement.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/ALU.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/Accumulator.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/DataPath.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/Controller.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/InstructionMemory.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/DataMemory.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/CPU.v" into library work
Analyzing Verilog file "D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/testBench.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module CounterIncrement
Compiling module Mux2to1_6Bit
Compiling module Accumulator
Compiling module ALU
Compiling module Mux2to1_8Bit
Compiling module DataPath
Compiling module Controller
Compiling module CPU
Compiling module InstructionMemory
Compiling module DataMemory
Compiling module testBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\testBench_isim_beh.exe.sim\libPortability.dll".
Compiled 13 Verilog Units
Built simulation executable D:/University/Semester 7/Digital System Design/Lab/DSD Project/Processer/testBench_isim_beh.exe
Fuse Memory Usage: 28196 KB
Fuse CPU Usage: 687 ms
