<stg><name>mod_exp</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln1497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="32">
<![CDATA[
entry:0 %t_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %i_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="32">
<![CDATA[
entry:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="32">
<![CDATA[
entry:3 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:4 %N_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:5 %d_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:6 %y_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:7 %t_V = call i128 @mod_product_mont, i128 %y_read, i128 %N_read

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:8 %store_ln72 = store i128 1, i128 %m_V

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:9 %store_ln72 = store i128 %d_read, i128 %empty

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln72 = store i8 0, i8 %i_04

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:7 %t_V = call i128 @mod_product_mont, i128 %y_read, i128 %N_read

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:11 %store_ln72 = store i128 %t_V, i128 %t_V_7

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln72 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %i = load i8 %i_04

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:1 %icmp_ln72 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:3 %i_10 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln72 = br i1 %icmp_ln72, void %for.body.split, void %for.cond.cleanup

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.body.split:0 %p_load = load i128 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="128">
<![CDATA[
for.body.split:2 %trunc_ln1497 = trunc i128 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln74 = br i1 %trunc_ln1497, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.then:0 %t_V_7_load = load i128 %t_V_7

]]></Node>
<StgValue><ssdm name="t_V_7_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.then:1 %m_V_load_1 = load i128 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
if.then:2 %m_V_4 = call i128 @Montgomery, i128 %N_read, i128 %m_V_load_1, i128 %t_V_7_load

]]></Node>
<StgValue><ssdm name="m_V_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.cond.cleanup:0 %m_V_load = load i128 %m_V

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="128">
<![CDATA[
for.cond.cleanup:1 %ret_ln81 = ret i128 %m_V_load

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
if.then:2 %m_V_4 = call i128 @Montgomery, i128 %N_read, i128 %m_V_load_1, i128 %t_V_7_load

]]></Node>
<StgValue><ssdm name="m_V_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %store_ln76 = store i128 %m_V_4, i128 %m_V

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc:0 %t_V_7_load_1 = load i128 %t_V_7

]]></Node>
<StgValue><ssdm name="t_V_7_load_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
for.inc:2 %ref_tmp5 = call i128 @Montgomery, i128 %N_read, i128 %t_V_7_load_1, i128 %t_V_7_load_1

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:6 %store_ln72 = store i8 %i_10, i8 %i_04

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128">
<![CDATA[
for.inc:2 %ref_tmp5 = call i128 @Montgomery, i128 %N_read, i128 %t_V_7_load_1, i128 %t_V_7_load_1

]]></Node>
<StgValue><ssdm name="ref_tmp5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc:1 %p_load5 = load i128 %empty

]]></Node>
<StgValue><ssdm name="p_load5"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="127" op_0_bw="127" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:3 %r_V = partselect i127 @_ssdm_op_PartSelect.i127.i128.i32.i32, i128 %p_load5, i32 1, i32 127

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="127">
<![CDATA[
for.inc:4 %zext_ln1669 = zext i127 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:5 %store_ln72 = store i128 %zext_ln1669, i128 %empty

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:7 %store_ln72 = store i128 %ref_tmp5, i128 %t_V_7

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc:8 %br_ln72 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
