$date
	Sat Sep 27 11:53:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop2_tb $end
$var wire 1 ! output_led1_0_1 $end
$var wire 1 " output_led2_0_2 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 ! output_led1_0_1 $end
$var wire 1 " output_led2_0_2 $end
$upscope $end
$scope task test_dff_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
0"
0!
$end
#100000
b1 $
#200000
b10 $
b1 #
#300000
b11 $
b10 #
#400000
b11 #
