Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 20:02:34 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_plan_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.444ns (22.481%)  route 1.531ns (77.519%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/Q
                         net (fo=27, unplaced)        0.501     1.261    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[2]
                         LUT5 (Prop_lut5_I0_O)        0.129     1.390 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, unplaced)         0.742     2.132    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.175 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, unplaced)         0.288     2.463    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.049     2.512 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_1/O
                         net (fo=1, unplaced)         0.000     2.512    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.245%)  route 1.531ns (77.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/Q
                         net (fo=27, unplaced)        0.501     1.261    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[2]
                         LUT5 (Prop_lut5_I0_O)        0.129     1.390 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, unplaced)         0.742     2.132    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.175 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, unplaced)         0.288     2.463    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.506 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[55]_i_1/O
                         net (fo=1, unplaced)         0.000     2.506    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.506    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.438ns (22.245%)  route 1.531ns (77.755%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_625_reg[2]/Q
                         net (fo=27, unplaced)        0.501     1.261    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sub_ln962_reg_625[2]
                         LUT5 (Prop_lut5_I0_O)        0.129     1.390 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3/O
                         net (fo=1, unplaced)         0.742     2.132    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.175 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2/O
                         net (fo=3, unplaced)         0.288     2.463    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.506 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[56]_i_1/O
                         net (fo=1, unplaced)         0.000     2.506    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.506    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.446ns (27.548%)  route 1.173ns (72.452%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, unplaced)         0.298     2.107    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
                         LUT3 (Prop_lut3_I2_O)        0.049     2.156 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[37]_i_1/O
                         net (fo=1, unplaced)         0.000     2.156    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[38]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.440ns (27.278%)  route 1.173ns (72.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, unplaced)         0.298     2.107    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.150 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[45]_i_1/O
                         net (fo=1, unplaced)         0.000     2.150    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[46]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.440ns (27.278%)  route 1.173ns (72.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, unplaced)         0.298     2.107    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.150 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[52]_i_1/O
                         net (fo=1, unplaced)         0.000     2.150    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.440ns (27.278%)  route 1.173ns (72.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, unplaced)         0.298     2.107    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.150 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[53]_i_1/O
                         net (fo=1, unplaced)         0.000     2.150    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[53]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.440ns (27.278%)  route 1.173ns (72.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4/O
                         net (fo=5, unplaced)         0.298     2.107    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.150 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_1/O
                         net (fo=1, unplaced)         0.000     2.150    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/tmp_fu_401_p3[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.440ns (27.569%)  route 1.156ns (72.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[47]_i_3/O
                         net (fo=2, unplaced)         0.281     2.090    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[47]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.133 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[39]_i_1/O
                         net (fo=1, unplaced)         0.000     2.133    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[40]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[39]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[39]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.440ns (27.569%)  route 1.156ns (72.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_606_reg[3]/Q
                         net (fo=5, unplaced)         0.444     1.204    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/in_read_reg_606[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.327 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5/O
                         net (fo=4, unplaced)         0.431     1.758    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5_n_0
                         LUT5 (Prop_lut5_I1_O)        0.051     1.809 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[47]_i_3/O
                         net (fo=2, unplaced)         0.281     2.090    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[47]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.133 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[47]_i_1/O
                         net (fo=1, unplaced)         0.000     2.133    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/shl_ln962_fu_338_p2[48]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=54, unset)           0.510    10.510    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[47]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.036    10.511    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[47]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  8.378    




