#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct  5 07:26:43 2019
# Process ID: 4908
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog/vivado.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 789.906 ; gain = 175.266
# open_wave_database duc.wdb
open_wave_config C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog/duc.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 07:29:56 2019...
