/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [8:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~(celloutsig_0_23z[1] & celloutsig_0_38z);
  assign celloutsig_0_19z = !(celloutsig_0_8z ? celloutsig_0_13z[2] : celloutsig_0_0z[3]);
  assign celloutsig_0_22z = !(celloutsig_0_19z ? celloutsig_0_4z : celloutsig_0_19z);
  assign celloutsig_1_18z = ~celloutsig_1_9z;
  assign celloutsig_0_32z = ~celloutsig_0_26z;
  assign celloutsig_1_2z = celloutsig_1_0z[4] | in_data[185];
  assign celloutsig_1_7z = celloutsig_1_1z[13] | celloutsig_1_0z[2];
  assign celloutsig_1_10z = celloutsig_1_0z[0] | celloutsig_1_0z[3];
  assign celloutsig_0_24z = celloutsig_0_22z | celloutsig_0_3z;
  assign celloutsig_0_12z = celloutsig_0_7z[2] ^ celloutsig_0_7z[1];
  assign celloutsig_0_1z = in_data[93] ^ in_data[23];
  assign celloutsig_0_2z = in_data[39] ^ celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_2z ^ celloutsig_0_25z[2];
  assign celloutsig_0_15z = celloutsig_0_0z[9:1] + in_data[55:47];
  assign celloutsig_0_48z = in_data[36:34] == { celloutsig_0_29z[5:4], celloutsig_0_2z };
  assign celloutsig_0_49z = { celloutsig_0_20z[7:2], celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_1z } >= { celloutsig_0_21z[9:1], celloutsig_0_9z, celloutsig_0_45z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[45:38] >= { in_data[52:50], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_0z[9:1], celloutsig_0_2z, celloutsig_0_1z } > celloutsig_0_0z;
  assign celloutsig_0_38z = { celloutsig_0_30z[16:11], celloutsig_0_24z, celloutsig_0_16z } < celloutsig_0_20z[8:1];
  assign celloutsig_0_4z = { celloutsig_0_0z[8:7], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_0z[6:3], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z } < { celloutsig_1_1z[12:0], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_2z);
  assign celloutsig_1_1z = in_data[128:111] % { 1'h1, in_data[173:170], celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[25:19] % { 1'h1, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_13z[4:2], celloutsig_0_13z[5:2], celloutsig_0_13z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_17z } % { 1'h1, in_data[45], celloutsig_0_20z };
  assign celloutsig_0_23z[3:1] = { celloutsig_0_10z[1], celloutsig_0_18z } * celloutsig_0_20z[7:5];
  assign celloutsig_0_30z[18:1] = { celloutsig_0_23z[3:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_23z[3:1] } * { celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[82] ? in_data[38:28] : in_data[22:12];
  assign celloutsig_1_0z = in_data[131] ? in_data[155:143] : in_data[164:152];
  assign celloutsig_0_9z = in_data[12] ? { in_data[4:2], celloutsig_0_4z, celloutsig_0_3z } : { in_data[57:55], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_13z[5:2] = celloutsig_0_12z ? { celloutsig_0_7z[2:0], celloutsig_0_5z } : { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_17z = & { celloutsig_0_15z[6:2], celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[1] & celloutsig_1_1z[8];
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[95:90] };
  assign celloutsig_0_28z = | { celloutsig_0_11z, in_data[74:70] };
  assign celloutsig_0_31z = | in_data[64:48];
  assign celloutsig_1_9z = ^ { celloutsig_1_4z[10:8], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_11z = ^ { in_data[62:58], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = ^ { celloutsig_0_3z, celloutsig_0_13z[5:2], celloutsig_0_13z[2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[65:63], celloutsig_0_1z } << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_18z = in_data[66:64] << in_data[92:90];
  assign celloutsig_1_4z = { celloutsig_1_1z[13], celloutsig_1_0z } - celloutsig_1_1z[16:3];
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_11z } - { celloutsig_0_21z[4:2], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z };
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_20z = { in_data[25:20], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_25z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_25z = in_data[52:50];
  assign celloutsig_0_41z = ~((celloutsig_0_13z[5] & celloutsig_0_32z) | (celloutsig_0_24z & 1'h0));
  assign celloutsig_0_13z[1:0] = { celloutsig_0_13z[2], celloutsig_0_2z };
  assign celloutsig_0_23z[0] = 1'h0;
  assign celloutsig_0_30z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
