#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Jun 20 08:54:05 2017
# Process ID: 12188
# Current directory: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1992 E:\MIZ_SOC\SEASON_03\CH17_VDMA_TOUCH_GUI_MIZ701N_020\Miz_sys\Miz_sys.xpr
# Log file: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/vivado.log
# Journal file: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'D:/MIZ_SOC/SEASON_03/CH15_VDMA_TOUCH_GUI_MIZ701N_010/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Miz_sys.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_gpio_0_0
system_processing_system7_0_0
system_xbar_1
system_clk_wiz_0_0
system_rst_processing_system7_0_50M_0
system_axis_subset_converter_0_0
system_v_axi4s_vid_out_0_0
system_v_tc_0_0
system_util_vector_logic_0_0
system_axi_vdma_0_0
system_xbar_0
system_auto_pc_0
system_auto_pc_1

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 864.340 ; gain = 223.766
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_processing_system7_0_0 system_clk_wiz_0_0 system_axis_subset_converter_0_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_util_vector_logic_0_0 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
Upgrading 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
Adding cell -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 9 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 8 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.2) from revision 6 to revision 10
INFO: [IP_Flow 19-3422] Upgraded system_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 7 to revision 11
INFO: [IP_Flow 19-1972] Upgraded system_clk_wiz_0_0 from Clocking Wizard 5.2 to Clocking Wizard 5.3
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-1972] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.5 to ZYNQ7 Processing System 5.5
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 8 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded system_util_vector_logic_0_0 (Utility Vector Logic 2.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 1 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 6 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1094.078 ; gain = 216.539
export_ip_user_files -of_objects [get_ips {system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_processing_system7_0_0 system_clk_wiz_0_0 system_axis_subset_converter_0_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_util_vector_logic_0_0 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1256.879 ; gain = 125.598
export_ip_user_files -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property part xc7z020clg400-2 [current_project]
upgrade_ip [get_ips  {system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_processing_system7_0_0 system_clk_wiz_0_0 system_axis_subset_converter_0_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_util_vector_logic_0_0 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
Upgrading 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axis_subset_converter_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_clk_wiz_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_v_axi4s_vid_out_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3420] Updated system_v_tc_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd
Locked reason: 
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_xlconcat_0_0
system_PWM_0_0
system_xlconstant_0_0

Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1346.457 ; gain = 73.246
export_ip_user_files -of_objects [get_ips {system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_processing_system7_0_0 system_clk_wiz_0_0 system_axis_subset_converter_0_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_util_vector_logic_0_0 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_xlconcat_0_0 system_PWM_0_0 system_xlconstant_0_0}] -log ip_upgrade.log
Upgrading 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_PWM_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlconstant_0_0 to use current project options
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {system_xlconcat_0_0 system_PWM_0_0 system_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1423.914 ; gain = 50.750
export_ip_user_files -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
generate_target all [get_files  E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1462.906 ; gain = 38.992
export_ip_user_files -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 09:03:37 2017] Launched synth_1...
Run output will be captured here: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Tue Jun 20 09:03:37 2017] Launched impl_1...
Run output will be captured here: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun 20 09:49:17 2017] Launched impl_1...
Run output will be captured here: E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk -hwspec E:/MIZ_SOC/SEASON_03/CH17_VDMA_TOUCH_GUI_MIZ701N_020/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 10:34:34 2017...
