<?xml version="1.0"?>
<Checkpoint Version="23" Minor="0">
	<BUILD_NUMBER Name="5239630"/>
	<FULL_BUILD Name="SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024"/>
	<PRODUCT Name="Vivado v2024.2 (64-bit)"/>
	<Part Name="xc7a35tcpg236-1"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<NEXTGEN_VERSAL Name="0"/>
	<Top Name="Lab7_Top_Level"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="Lab7_Top_Level_stub.v" ModTime="1764718123"/>
	<File Type="VHDL_STUB" Name="Lab7_Top_Level_stub.vhdl" ModTime="1764718123"/>
	<File Type="PARAMXML" Name="Lab7_Top_Level_param.xml" ModTime="1764718123"/>
	<File Type="PARAMXML" Name="Lab7_Top_Level_param.xml" ModTime="1764718123"/>
	<File Type="SHAPE" Name="Lab7_Top_Level.shape" ModTime="1764718123"/>
	<File Type="XN" Name="Lab7_Top_Level.xn" ModTime="1764718123"/>
	<File Type="EDIF" Name="Lab7_Top_Level.edf" ModTime="1764718123"/>
	<File Type="INCR" Name="Lab7_Top_Level.incr" ModTime="1764718123"/>
	<File Type="RDA" Name="Lab7_Top_Level.rda" ModTime="1764718123"/>
	<File Type="JSON_RDA" Name="Lab7_Top_Level_rda.json" ModTime="1764718123"/>
	<File Type="WDF" Name="Lab7_Top_Level.wdf" ModTime="1764718123"/>
	<File Type="SYNTH" Name="Lab7_Top_Level.synth" ModTime="1764718123"/>
</Checkpoint>

