<!DOCTYPE HTML>
<html>
	<head>
		<title>數位邏輯設計</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1" />
		<link rel="stylesheet" href="assets/css/courseMain.css" />
	</head>
	<body>
		<!--sidebar-->
		<div id="sidebar"></div>

		<!-- Nav -->
		<nav id="nav">
				<ul>
					<li><a href="index.html" ><span class="icon fa-home"></span></a></li>
					<li><a href="course.html" class="active"><span class="icon fa-file-text-o"></span></a></li>
				</ul>
			</nav>
			
		<!-- Header -->
		<header id="header" class="alt">
			<div class="inner">
				<h1>數位邏輯設計</h1>
				<p>大學一年級上學期必修課程 - <a href="https://aps.ntut.edu.tw/course/tw/ShowSyllabus.jsp?snum=245582&code=10434" target="_blank">教學大綱與進度</a></p>
			</div>
		</header>

			<!-- Wrapper -->
			<div id="wrapper">

				<!-- 課程講師 -->
				<section id="intro" class="main">
					<span class="icon fa-diamond major"></span>
					<h2>課程講師</h2>
					<p>柯開維 。江湖上人稱柯老</p>
					<ul class="actions">
						<li><a href="https://myweb.ntut.edu.tw/~kwke/ " target="_blank" class="button big">了解更多</a></li>
					</ul>
				</section>

				<!-- Items -->
					<section class="main items">

						<!--教學大綱-->
						<article class="item">
							<header>
								<a href="https://aps.ntut.edu.tw/course/tw/ShowSyllabus.jsp?snum=245582&code=10434" target="_blank"><img src="images/01.jpg" alt="" /></a>
								<h3>Course Outlines</h3>
							</header>
							<p> 1.數系：數位系統使用之各種數系及其轉換之方法<br>
								2.布氏代數：布氏代數的基本運算法和定律，認識基本邏輯、邏輯閘<br>
								3.布氏代數之簡化：介紹各種布氏代數之簡化方法<br>
								4.組合邏輯：布氏代數及邏輯閘，分析各種組合邏輯電路<br>
								5.可程式邏輯陣列：介紹PLA，PAL，FPGA等之設計方法<br>
								6.正反器：介紹各種正反器電路及了解其基特性<br>
								7.同步與非同步序向邏輯電路：介紹各種同步與非同步序，向電路分析與設計之方法 <br>
								8.VHDL
							</p>
							<ul class="actions">
								<li><a href="#" class="button">Top</a></li>
							</ul>
						</article>

						<!--評分標準-->
						<article class="item">
							<header>
								<a href="https://aps.ntut.edu.tw/course/tw/ShowSyllabus.jsp?snum=245582&code=10434" target="_blank"><img src="images/01.jpg" alt="" /></a>
								<h3>Grading bases</h3>
							</header>
							<p> Grading policy: to be announced in class
									1.	Homeworks and Assignments ( 10 times)  ~  15% <br>
									2.	Quizs (2 times)  ~  25%<br>
									3.	Midterm and Final Exam  ~  55%<br>
									4.	Class participations  ~  5% (extra credits)<br>
							</p>
							<ul class="actions">
								<li><a href="#" class="button">Top</a></li>
							</ul>
						</article>

						<!--課程進度-->
						<article class="item">
							<header>
								<a href="https://aps.ntut.edu.tw/course/tw/ShowSyllabus.jsp?snum=245582&code=10434" target="_blank"><img src="images/01.jpg" alt="" /></a>
								<h3>Course Progress</h3>
							</header>
							<p>
								<div id="test">
									<table cellpadding="10" >
										<tr><td>W1:Number Systems, Conversion, Codes and Arithmetic</td><td>W2:Number Systems, Conversion, Codes and Arithmetic</td><td>W3:Boolean Algebra, Logic Gates, and Boolean algebra simplification</td></tr>
										<tr><td>W4:Boolean Algebra, Logic Gates, and Boolean algebra simplification</td><td>W5:Karnaugh Map and Quine-McCluskey Minimization and Implementations</td><td>W6:analysis, synthesis, Hazard, and Glitches</td></tr>
										<tr><td>W7:analysis, synthesis, Hazard, and Glitches</td><td>W8:using MSI, PLD, timing diagram</td><td>W9:Latches, Flip-Flops, Register and Counters</td></tr>
										<tr><td>W10:Latches, Flip-Flops, Register and Counters</td><td>W11:Analysis of Synchronous/clocked Sequential Circuits</td><td>W12:Analysis of Synchronous/clocked Sequential Circuits</td></tr>
										<tr><td>W13:Design of Synchronous/clocked Sequential Circuits –state assignment and state reduction</td><td>W14:Design of Synchronous/clocked Sequential Circuits –state assignment and state reduction</td><td>W15:Design of Synchronous/clocked Sequential Circuits –state assignment and state reduction</td></tr>
										<tr><td>W16:VHDL and simulation</td><td>W17:VHDL and simulation</td><td>W18: final exam</td></tr>
									</table>
								</div>
							</p>
							<ul class="actions">
								<li><a href="#" class="button">Top</a></li>
							</ul>
						</article>

						<!--使用教材、參考書目或其他-->
						<article class="item">
							<header>
								<a href="https://aps.ntut.edu.tw/course/tw/ShowSyllabus.jsp?snum=245582&code=10434" target="_blank"><img src="images/01.jpg" alt=""></a>
								<h3>Textbook</h3>
							</header>
							<p>Text book: <br>
									Charles H. Roth, Jr, Fundamentals of Logic Design (lasted version )<br>
									Thomson Inc. , 2010. ISBN-10: 0-495-66776-5.<br>
									References:<br>
									1.  M. Morris Mano, Digital Design, 3rd Ed., PHI PE, 2002.<br>
									2.  John F. Wakerly, Digital Design Principals and practices, 3rd Ed, 2000.<br>
									3.  Thomas L. Floyd, Digital Fundamentals with VHDL, Prentice Hall, 2003.</p>
							<ul class="actions">
								<li><a href="#" class="button">Top</a></li>
							</ul>
						</article>
					</section>

					<!-- CTA -->
					<section id="cta" class="main special">
						<h2>企業家培育搖籃</h2>
						<p>「人，是我們百年歷史中最重要的資產」。<br>
						目前全台有10％以上的上市上櫃公司負責人，皆是北科大校友。<br>
						想要家大業大，首選台北科大</p>
						<ul class="actions">
							<li><a href="https://www.ntut.edu.tw/" target="_blank" class="button big">加入北科大</a></li>
						</ul>
					</section>

					<!-- Footer -->
					<footer id="footer">
						<ul class="icons">
							<li><span class="icon fa-facebook"></span> <a href="https://www.facebook.com/ntutcsieFB" target="_blank" >資訊工程系學會</a></li>
							<li><span class="icon fa-envelope"></span> <a>kwk@csie.ntut.edu.tw</a></li>
						</ul>
						<p class="copyright">&copy; 高鵬勛/張正揚 2019</p>
					</footer>
				</div>

			<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/skel.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>