<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_clock_converter_0_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/axi_clock_converter_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_interconnect_0_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/axi_interconnect_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_pll_33_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/clk_pll_33_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dpram_512x32_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/dpram_512x32_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="sram_128x22_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/sram_128x22_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="sram_128x32_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/sram_128x32_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="sram_128x64_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/sram_128x64_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="sram_32x52bit_synth_1" LaunchDir="/home/weinijuan/cpu/fpga/loongson/system_run/system_run.runs/sram_32x52bit_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

