{"vcs1":{"timestamp_begin":1681593430.490763475, "rt":0.99, "ut":0.17, "st":0.18}}
{"vcselab":{"timestamp_begin":1681593431.558592458, "rt":1.15, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1681593432.768203248, "rt":0.59, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681593430.085342982}
{"VCS_COMP_START_TIME": 1681593430.085342982}
{"VCS_COMP_END_TIME": 1681593960.338942056}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv -gui"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222588}}
