Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 11 22:07:19 2021
| Host         : AERO-15X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           23 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |              72 |           21 |
| Yes          | No                    | No                     |              28 |           13 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG |                    |                        |                1 |              1 |         1.00 |
|  yCoord0_BUFG  |                    |                        |                1 |              2 |         2.00 |
|  yCoord0_BUFG  | xCoord2[8]_i_1_n_0 |                        |                4 |              7 |         1.75 |
|  yCoord0_BUFG  | xCoord4[8]_i_1_n_0 |                        |                3 |              7 |         2.33 |
|  yCoord0_BUFG  | xCoord[8]_i_1_n_0  |                        |                3 |              7 |         2.33 |
|  yCoord0_BUFG  | clear              |                        |                3 |              7 |         2.33 |
|  yCoord0_BUFG  |                    | xCoord2[8]_i_1_n_0     |                3 |             10 |         3.33 |
|  yCoord0_BUFG  |                    | xCoord4[8]_i_1_n_0     |                3 |             10 |         3.33 |
|  yCoord0_BUFG  |                    | xCoord[8]_i_1_n_0      |                3 |             10 |         3.33 |
|  yCoord0_BUFG  |                    | clear                  |                4 |             10 |         2.50 |
|  clk25         |                    | reset_IBUF             |                5 |             10 |         2.00 |
|  clk25         | Display/vPos       | reset_IBUF             |                4 |             10 |         2.50 |
|  colorToUse__0 |                    |                        |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG |                    |                        |               12 |             18 |         1.50 |
|  clk_IBUF_BUFG |                    | counter_reg[0]_i_1_n_7 |                8 |             32 |         4.00 |
+----------------+--------------------+------------------------+------------------+----------------+--------------+


