
*** Running vivado
    with args -log fpga_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: link_design -top fpga_top -part xc7z100ffv900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_u0'
INFO: [Project 1-454] Reading design checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_0.dcp' for cell 'xdma_0_i'
INFO: [Netlist 29-17] Analyzing 1270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z100ffv900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_u0 UUID: 55bd7f77-9ef2-5ba9-b536-3aefbca2c099 
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_u0/inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_u0/inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_u0/inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_u0/inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'xdma_0_i/inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc:130]
INFO: [Timing 38-2] Deriving generated clocks [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc:130]
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/sources_1/ip/xdma_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/constrs_1/new/PCIe_constraint.xdc]
Finished Parsing XDC File [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.srcs/constrs_1/new/PCIe_constraint.xdc]
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/home/chenxun/Software/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.672 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 24 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 440 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.672 ; gain = 1137.781 ; free physical = 26981 ; free virtual = 37086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2565.707 ; gain = 64.031 ; free physical = 26982 ; free virtual = 37087

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b7dd3970

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2565.707 ; gain = 0.000 ; free physical = 26972 ; free virtual = 37078

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "6dc0e1febb450691".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/.Xil/Vivado-30127-chenxun/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.754 ; gain = 0.000 ; free physical = 26587 ; free virtual = 36734
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1eeade3e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2578.754 ; gain = 13.047 ; free physical = 26587 ; free virtual = 36734

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14f1e3d11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26609 ; free virtual = 36757
INFO: [Opt 31-389] Phase Retarget created 282 cells and removed 528 cells
INFO: [Opt 31-1021] In phase Retarget, 217 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 1c120102b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26609 ; free virtual = 36757
INFO: [Opt 31-389] Phase Constant propagation created 256 cells and removed 460 cells
INFO: [Opt 31-1021] In phase Constant propagation, 181 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1393e15a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26616 ; free virtual = 36764
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2238 cells
INFO: [Opt 31-1021] In phase Sweep, 944 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz_BUFG
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz_BUFG
INFO: [Opt 31-194] Inserted BUFG xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_BUFG_inst to drive 0 load(s) on clock net xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_BUFG
INFO: [Opt 31-194] Inserted BUFG i_clk_ila_IBUF_BUFG_inst to drive 1233 load(s) on clock net i_clk_ila_IBUF_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 123d39842

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26619 ; free virtual = 36767
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1913451a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26638 ; free virtual = 36787
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1fece86db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26638 ; free virtual = 36787
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             282  |             528  |                                            217  |
|  Constant propagation         |             256  |             460  |                                            181  |
|  Sweep                        |               0  |            2238  |                                            944  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             87  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2581.754 ; gain = 0.000 ; free physical = 26638 ; free virtual = 36787
Ending Logic Optimization Task | Checksum: 1a6048385

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2581.754 ; gain = 16.047 ; free physical = 26638 ; free virtual = 36787

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.621 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 16 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 19c56c477

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26490 ; free virtual = 36642
Ending Power Optimization Task | Checksum: 19c56c477

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.180 ; gain = 664.426 ; free physical = 26522 ; free virtual = 36674

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 140bda834

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36735
Ending Final Cleanup Task | Checksum: 140bda834

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36735

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36735
Ending Netlist Obfuscation Task | Checksum: 140bda834

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36735
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3246.180 ; gain = 752.508 ; free physical = 26583 ; free virtual = 36735
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36735
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26583 ; free virtual = 36737
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26586 ; free virtual = 36744
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
Command: report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[10] (net: axi_bram_i/mem_waddr[9]) which is driven by a register (axi_bram_i/mem_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[11] (net: axi_bram_i/mem_waddr[10]) which is driven by a register (axi_bram_i/mem_waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[12] (net: axi_bram_i/mem_waddr[11]) which is driven by a register (axi_bram_i/mem_waddr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[13] (net: axi_bram_i/mem_waddr[12]) which is driven by a register (axi_bram_i/mem_waddr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[14] (net: axi_bram_i/mem_waddr[13]) which is driven by a register (axi_bram_i/mem_waddr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[1] (net: axi_bram_i/mem_waddr[0]) which is driven by a register (axi_bram_i/mem_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[2] (net: axi_bram_i/mem_waddr[1]) which is driven by a register (axi_bram_i/mem_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[3] (net: axi_bram_i/mem_waddr[2]) which is driven by a register (axi_bram_i/mem_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[4] (net: axi_bram_i/mem_waddr[3]) which is driven by a register (axi_bram_i/mem_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[5] (net: axi_bram_i/mem_waddr[4]) which is driven by a register (axi_bram_i/mem_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[6] (net: axi_bram_i/mem_waddr[5]) which is driven by a register (axi_bram_i/mem_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[7] (net: axi_bram_i/mem_waddr[6]) which is driven by a register (axi_bram_i/mem_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[8] (net: axi_bram_i/mem_waddr[7]) which is driven by a register (axi_bram_i/mem_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[9] (net: axi_bram_i/mem_waddr[8]) which is driven by a register (axi_bram_i/mem_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[10] (net: axi_bram_i/mem_raddr_0[9]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[11] (net: axi_bram_i/mem_raddr_0[10]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[12] (net: axi_bram_i/mem_raddr_0[11]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[13] (net: axi_bram_i/mem_raddr_0[12]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[14] (net: axi_bram_i/mem_raddr_0[13]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[9] (net: axi_bram_i/mem_raddr_0[8]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26598 ; free virtual = 36756
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df7a1f54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26598 ; free virtual = 36756
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26598 ; free virtual = 36757

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a6f121f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26601 ; free virtual = 36763

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e16a186f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26487 ; free virtual = 36650

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e16a186f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26484 ; free virtual = 36647
Phase 1 Placer Initialization | Checksum: 1e16a186f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26490 ; free virtual = 36654

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 232801f05

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26550 ; free virtual = 36714

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26638 ; free virtual = 36803

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a90750d7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26637 ; free virtual = 36803
Phase 2 Global Placement | Checksum: 1791af97d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26638 ; free virtual = 36804

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1791af97d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26638 ; free virtual = 36804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18d6fa5fd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26634 ; free virtual = 36800

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110ef199e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26633 ; free virtual = 36798

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bac35735

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26633 ; free virtual = 36798

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 199ffadb1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26572 ; free virtual = 36738

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10f1fca26

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26572 ; free virtual = 36738

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f9be1cf3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26572 ; free virtual = 36738
Phase 3 Detail Placement | Checksum: 1f9be1cf3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26572 ; free virtual = 36738

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e141406e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e141406e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.112. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 181bca7ed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780
Phase 4.1 Post Commit Optimization | Checksum: 181bca7ed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 181bca7ed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 181bca7ed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26613 ; free virtual = 36779

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780
Phase 4.4 Final Placement Cleanup | Checksum: cb058fb9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cb058fb9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26614 ; free virtual = 36780
Ending Placer Task | Checksum: c63e2409

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26703 ; free virtual = 36869
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 24 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26703 ; free virtual = 36869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26704 ; free virtual = 36870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26693 ; free virtual = 36872
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26660 ; free virtual = 36868
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26669 ; free virtual = 36846
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26673 ; free virtual = 36850
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c5ac2878 ConstDB: 0 ShapeSum: 91fb91 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11972fe13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26430 ; free virtual = 36608
Post Restoration Checksum: NetGraph: c4b90232 NumContArr: 54b9fbe1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11972fe13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26398 ; free virtual = 36576

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11972fe13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26343 ; free virtual = 36521

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11972fe13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26343 ; free virtual = 36521
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f9a519e9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26194 ; free virtual = 36373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=-0.488 | THS=-1913.465|

Phase 2 Router Initialization | Checksum: 1ea97a44e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26191 ; free virtual = 36370

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14027675d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26159 ; free virtual = 36337

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2023
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.887  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1094b8865

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26182 ; free virtual = 36361
Phase 4 Rip-up And Reroute | Checksum: 1094b8865

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26182 ; free virtual = 36361

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1094b8865

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26182 ; free virtual = 36361

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1094b8865

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26182 ; free virtual = 36361
Phase 5 Delay and Skew Optimization | Checksum: 1094b8865

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26181 ; free virtual = 36360

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae4dfe66

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26188 ; free virtual = 36366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.980  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1211bc6ee

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26188 ; free virtual = 36366
Phase 6 Post Hold Fix | Checksum: 1211bc6ee

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26188 ; free virtual = 36366

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.03184 %
  Global Horizontal Routing Utilization  = 1.28152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1561b85af

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26187 ; free virtual = 36366

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1561b85af

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26180 ; free virtual = 36359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ce05f61

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26197 ; free virtual = 36376

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.980  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ce05f61

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26197 ; free virtual = 36376
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26268 ; free virtual = 36447

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 24 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26268 ; free virtual = 36447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26268 ; free virtual = 36447
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26266 ; free virtual = 36457
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3246.180 ; gain = 0.000 ; free physical = 26237 ; free virtual = 36468
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
Command: report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chenxun/Documents/Project/FPGA_Network/src_vivado/PCIe_Vivado_Project.runs/impl_1/fpga_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Command: report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
111 Infos, 25 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_route_status.rpt -pb fpga_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_bus_skew_routed.rpt -pb fpga_top_bus_skew_routed.pb -rpx fpga_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force fpga_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[10] (net: axi_bram_i/mem_waddr[9]) which is driven by a register (axi_bram_i/mem_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[11] (net: axi_bram_i/mem_waddr[10]) which is driven by a register (axi_bram_i/mem_waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[12] (net: axi_bram_i/mem_waddr[11]) which is driven by a register (axi_bram_i/mem_waddr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[13] (net: axi_bram_i/mem_waddr[12]) which is driven by a register (axi_bram_i/mem_waddr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[14] (net: axi_bram_i/mem_waddr[13]) which is driven by a register (axi_bram_i/mem_waddr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[1] (net: axi_bram_i/mem_waddr[0]) which is driven by a register (axi_bram_i/mem_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[2] (net: axi_bram_i/mem_waddr[1]) which is driven by a register (axi_bram_i/mem_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[3] (net: axi_bram_i/mem_waddr[2]) which is driven by a register (axi_bram_i/mem_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[4] (net: axi_bram_i/mem_waddr[3]) which is driven by a register (axi_bram_i/mem_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[5] (net: axi_bram_i/mem_waddr[4]) which is driven by a register (axi_bram_i/mem_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[6] (net: axi_bram_i/mem_waddr[5]) which is driven by a register (axi_bram_i/mem_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[7] (net: axi_bram_i/mem_waddr[6]) which is driven by a register (axi_bram_i/mem_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[8] (net: axi_bram_i/mem_waddr[7]) which is driven by a register (axi_bram_i/mem_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRARDADDR[9] (net: axi_bram_i/mem_waddr[8]) which is driven by a register (axi_bram_i/mem_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[10] (net: axi_bram_i/mem_raddr_0[9]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[11] (net: axi_bram_i/mem_raddr_0[10]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[12] (net: axi_bram_i/mem_raddr_0[11]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[13] (net: axi_bram_i/mem_raddr_0[12]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[14] (net: axi_bram_i/mem_raddr_0[13]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi_bram_i/mem_reg_0_0 has an input control pin axi_bram_i/mem_reg_0_0/ADDRBWRADDR[9] (net: axi_bram_i/mem_raddr_0[8]) which is driven by a register (axi_bram_i/rstate_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/user_reset_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 43 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/dma_cpl_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, xdma_0_i/inst/xdma_0_pcie2_to_pcie3_wrapper_i/xdma_0_axi_stream_intf_i/xdma_0_rx_demux_i/tgt_brdg_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 41 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 49 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:02:24 . Memory (MB): peak = 3839.465 ; gain = 445.336 ; free physical = 25994 ; free virtual = 36227
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 21:59:37 2025...
