git clone --depth 1 --no-tags https://github.com/XabierFernandez/MyVerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/334250717
git clone --depth 1 --no-tags https://github.com/Bayer04Leverkusen/Verilog-MIPS-single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/333347864
git clone --depth 1 --no-tags https://github.com/Dimonij/B1_SCFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/333537372
git clone --depth 1 --no-tags https://github.com/VasiliyTurchenko/d3_28.git f:/verilog_sva_gh_scraper/data/full_repos/332273042
git clone --depth 1 --no-tags https://github.com/Serene-shixinyi/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/332161194
git clone --depth 1 --no-tags https://github.com/suoglu/MCP4725.git f:/verilog_sva_gh_scraper/data/full_repos/332579267
git clone --depth 1 --no-tags https://github.com/Ekate-Sa/verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/333467676
git clone --depth 1 --no-tags https://github.com/mtootoonchi/ECE_3300L_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/339316127
git clone --depth 1 --no-tags https://github.com/ursonor99/PESURV.git f:/verilog_sva_gh_scraper/data/full_repos/340691517
git clone --depth 1 --no-tags https://github.com/efabless/caravel_fasoc.git f:/verilog_sva_gh_scraper/data/full_repos/339838402
git clone --depth 1 --no-tags https://github.com/johnzja/PolarDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/341037817
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/Caravel_Fault_SPM.git f:/verilog_sva_gh_scraper/data/full_repos/334914886
git clone --depth 1 --no-tags https://github.com/annngineer/hw_tester.git f:/verilog_sva_gh_scraper/data/full_repos/335349352
git clone --depth 1 --no-tags https://github.com/imchristina/pipelined-mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/334786045
git clone --depth 1 --no-tags https://github.com/piotr-binkowski/atx040-soc.git f:/verilog_sva_gh_scraper/data/full_repos/335084064
git clone --depth 1 --no-tags https://github.com/jadenliu12/Multifunctional-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/336285831
git clone --depth 1 --no-tags https://github.com/CPEN-391-TEAM-7/DE1_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/336082581
git clone --depth 1 --no-tags https://github.com/ToshikiRen/Decryption-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/339966445
git clone --depth 1 --no-tags https://github.com/narsan/HealthcareSystem.git f:/verilog_sva_gh_scraper/data/full_repos/337987531
git clone --depth 1 --no-tags https://github.com/elecbrick/a2fomu.git f:/verilog_sva_gh_scraper/data/full_repos/338154588
git clone --depth 1 --no-tags https://github.com/HazemAbdo/SPI-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/339228953
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P5_Final-Version.git f:/verilog_sva_gh_scraper/data/full_repos/334360514
git clone --depth 1 --no-tags https://github.com/BelmY/SDRMS-fpga-tb-eval.git f:/verilog_sva_gh_scraper/data/full_repos/334382210
git clone --depth 1 --no-tags https://github.com/zding1016/NJU-DDPP-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/333769050
git clone --depth 1 --no-tags https://github.com/kaidegit/EETreeWinter.git f:/verilog_sva_gh_scraper/data/full_repos/340356329
git clone --depth 1 --no-tags https://github.com/ultimatedilip/4-bit-wallace.git f:/verilog_sva_gh_scraper/data/full_repos/340011889
git clone --depth 1 --no-tags https://github.com/Godsavelain/HITWH_NSCSCC2021.git f:/verilog_sva_gh_scraper/data/full_repos/336729701
git clone --depth 1 --no-tags https://github.com/DiscreteVic/Simple-8bit-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/332547763
git clone --depth 1 --no-tags https://github.com/Pruth11/Dobby_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/331889965
git clone --depth 1 --no-tags https://github.com/Abdelrhman-CaT/Verilog-PCI-target-device.git f:/verilog_sva_gh_scraper/data/full_repos/331722772
git clone --depth 1 --no-tags https://github.com/harshreddyP/vsdstdcelldesign.git f:/verilog_sva_gh_scraper/data/full_repos/332694281
git clone --depth 1 --no-tags https://github.com/ashwin2802/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/332806997
git clone --depth 1 --no-tags https://github.com/Brayton-Han/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/334957615
git clone --depth 1 --no-tags https://github.com/sky-orion/Level-6-Pipeline-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/334811094
git clone --depth 1 --no-tags https://github.com/mfkiwl/multi_layer_perceptron_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/333494765
git clone --depth 1 --no-tags https://github.com/jborza/tang_metronome.git f:/verilog_sva_gh_scraper/data/full_repos/334746522
git clone --depth 1 --no-tags https://github.com/soahnk/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/340786655
git clone --depth 1 --no-tags https://github.com/HybridJoy/ToyProject-MipsCpu.git f:/verilog_sva_gh_scraper/data/full_repos/332212078
git clone --depth 1 --no-tags https://github.com/yashprakash28/Divide-by-3-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/332209518
git clone --depth 1 --no-tags https://github.com/rolfesl/FPGA_UAV.git f:/verilog_sva_gh_scraper/data/full_repos/331841603
git clone --depth 1 --no-tags https://github.com/SarthakRout/CS220_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/332154483
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV3_Template.git f:/verilog_sva_gh_scraper/data/full_repos/331657182
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2009_grad.git f:/verilog_sva_gh_scraper/data/full_repos/337622430
git clone --depth 1 --no-tags https://github.com/NickSica/ECEC472.git f:/verilog_sva_gh_scraper/data/full_repos/337447019
git clone --depth 1 --no-tags https://github.com/greggdaug/Hermes-Lite2.git f:/verilog_sva_gh_scraper/data/full_repos/336515606
git clone --depth 1 --no-tags https://github.com/Sargastico/Neko-V.git f:/verilog_sva_gh_scraper/data/full_repos/337207827
git clone --depth 1 --no-tags https://github.com/TingchenFu/Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/340219450
git clone --depth 1 --no-tags https://github.com/haha12138138/UART-controller.git f:/verilog_sva_gh_scraper/data/full_repos/334327771
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/Project-Zipline-Alveo-U280.git f:/verilog_sva_gh_scraper/data/full_repos/331795561
git clone --depth 1 --no-tags https://github.com/cynthi8/test-power.git f:/verilog_sva_gh_scraper/data/full_repos/340207209
git clone --depth 1 --no-tags https://github.com/kangjian888/DMT-for-VLC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/331911384
git clone --depth 1 --no-tags https://github.com/apdn/AutoSoC.git f:/verilog_sva_gh_scraper/data/full_repos/331697513
git clone --depth 1 --no-tags https://github.com/rampa069/sp0256-trainer.git f:/verilog_sva_gh_scraper/data/full_repos/332806481
git clone --depth 1 --no-tags https://github.com/abphilip-vit/CollegeP1.git f:/verilog_sva_gh_scraper/data/full_repos/331355252
git clone --depth 1 --no-tags https://github.com/palnikola1996/MIPS-32-bit-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/338902733
git clone --depth 1 --no-tags https://github.com/Kuo-chia-yuan/Mask_machine.git f:/verilog_sva_gh_scraper/data/full_repos/331589111
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-DonkeyKong3_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/333968859
git clone --depth 1 --no-tags https://github.com/lemonflynn/sun-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/335798692
git clone --depth 1 --no-tags https://github.com/haha12138138/Connect4.git f:/verilog_sva_gh_scraper/data/full_repos/338729725
git clone --depth 1 --no-tags https://github.com/MohamedAhmed412000/PCI-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/332417991
git clone --depth 1 --no-tags https://github.com/ERICXUCHI/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/332003101
git clone --depth 1 --no-tags https://github.com/staydh/adder.git f:/verilog_sva_gh_scraper/data/full_repos/332057433
git clone --depth 1 --no-tags https://github.com/aysencakir/BLM-102-FBU-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/341357942
git clone --depth 1 --no-tags https://github.com/shilinti/Asynchronous-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/334603302
git clone --depth 1 --no-tags https://github.com/franknguen/my-Audio-DSP-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/341103717
git clone --depth 1 --no-tags https://github.com/HebaAliNassif/Viterbi_Decoder_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/334651123
git clone --depth 1 --no-tags https://github.com/IObundle/iob-yolo.git f:/verilog_sva_gh_scraper/data/full_repos/334994825
git clone --depth 1 --no-tags https://github.com/Dennis-Johnson/dsd_lab.git f:/verilog_sva_gh_scraper/data/full_repos/331711200
git clone --depth 1 --no-tags https://github.com/soheil647/ARM-implementation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/337969635
git clone --depth 1 --no-tags https://github.com/nehalyasser/PCI-Target.git f:/verilog_sva_gh_scraper/data/full_repos/332501879
git clone --depth 1 --no-tags https://github.com/ninja3011/verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/332463773
git clone --depth 1 --no-tags https://github.com/brichi15/3TB4-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/335811549
git clone --depth 1 --no-tags https://github.com/cam-n/handwritten-digits-recognition-hls.git f:/verilog_sva_gh_scraper/data/full_repos/334613473
git clone --depth 1 --no-tags https://github.com/amirhossein-alizad/MIPS-MultiCycle-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/337171772
git clone --depth 1 --no-tags https://github.com/donlon/hbird-e200-zynq.git f:/verilog_sva_gh_scraper/data/full_repos/339919628
git clone --depth 1 --no-tags https://github.com/aneeketMangal/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/341188699
git clone --depth 1 --no-tags https://github.com/splinedrive/my_uart.git f:/verilog_sva_gh_scraper/data/full_repos/338113006
git clone --depth 1 --no-tags https://github.com/aaron-zhao-ut/ECE241-FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/337500443
git clone --depth 1 --no-tags https://github.com/chongrufan123/VGA_tan.git f:/verilog_sva_gh_scraper/data/full_repos/337035070
git clone --depth 1 --no-tags https://github.com/drazner/ECE-552-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/338205866
git clone --depth 1 --no-tags https://github.com/sebajor/aliexpress_kintex325.git f:/verilog_sva_gh_scraper/data/full_repos/339227852
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P5_Alpha-Version.git f:/verilog_sva_gh_scraper/data/full_repos/334357598
git clone --depth 1 --no-tags https://github.com/ThierryJones21/374_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/333218800
git clone --depth 1 --no-tags https://github.com/KINGDOMWARE/K-SYNTH.git f:/verilog_sva_gh_scraper/data/full_repos/335256568
git clone --depth 1 --no-tags https://github.com/lolusy/IC_Project1_VT1.git f:/verilog_sva_gh_scraper/data/full_repos/337263211
git clone --depth 1 --no-tags https://github.com/donayam1/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/333117174
git clone --depth 1 --no-tags https://github.com/Qingchuan-Ma/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/333696165
git clone --depth 1 --no-tags https://github.com/J-Johnson-Git/Digital_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/336400090
git clone --depth 1 --no-tags https://github.com/liyown/verilog-electronic-clock-course.git f:/verilog_sva_gh_scraper/data/full_repos/334562779
git clone --depth 1 --no-tags https://github.com/hamidrezarashidian/Polynomial-Multiplication-Used-in-NTRU-Prime.git f:/verilog_sva_gh_scraper/data/full_repos/331329737
git clone --depth 1 --no-tags https://github.com/HenryWInfinityX/MIPS-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/333040521
git clone --depth 1 --no-tags https://github.com/alakh125/DP-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/333854692
git clone --depth 1 --no-tags https://github.com/Adithya-S-Bhat/Barrel-Shifter-16-bit-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/337311072
git clone --depth 1 --no-tags https://github.com/qiufengtiger/FPGA-chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/338221539
git clone --depth 1 --no-tags https://github.com/tommythorn/0toasic.git f:/verilog_sva_gh_scraper/data/full_repos/339336674
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_frequency_counter.git f:/verilog_sva_gh_scraper/data/full_repos/340432902
git clone --depth 1 --no-tags https://github.com/Heba-Atef99/PCI_Target_Device.git f:/verilog_sva_gh_scraper/data/full_repos/331761189
git clone --depth 1 --no-tags https://github.com/nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display.git f:/verilog_sva_gh_scraper/data/full_repos/341050694
git clone --depth 1 --no-tags https://github.com/Maginal336/verilog-AES-encryption-decryption-128bit.git f:/verilog_sva_gh_scraper/data/full_repos/335868176
git clone --depth 1 --no-tags https://github.com/hamzaashraf781/StopWatchVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/337491627
