David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Bellas, N., Hajj, I., and Polychropoulos, C. 1999. A detailed, transistor-level energy model for SRAM-based caches. In Proceedings of International Symposium on Circuits and Systems, vol. 6, 198--201.
Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999[doi>10.1109/40.782564]
Burger, D. and Austin, T. M. 1997. The Simplescalar Tool Set Version 2.0. Tech. Rep., Computer Science Department, University of Wisconsin-Madison.
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Gonzalez, R. and Horowitz, M. 1996. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits 31, 9, 1277--1284.
Gwennap, L. 1996. Digital 21264 sets new standard. Microprocessor Report 10, 14 (October).
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, GÃ¶teborg, Sweden[doi>10.1145/379240.379268]
Kaxiras, S., Hu, Z., Narlikar, G., and Mclellan, R. 2000. Cache-line decay: A mechanism to reduce cache leakage power. IEEE Workshop on Power Aware Computer Systems (November).
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Ko, U. and Balsara, P. T. 1995. Characterization and design of A low-power, high-performance cache architecture. In Proceedings of International Symposium on VLSI Technology, Systems, and Applications, 235--238.
Kuroda, T., Fujita, T., Mita, S., Nagamatu, T., Yoshioka, S., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., Sakurai, T. 1996. A 0.9 V, 150 MHz 10 mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage scheme. IEEE Journal of Solid-State Circuits 31, 1770--1779.
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Martin Margala, Low-Power SRAM Circuit Design, Proceedings of the 1999 IEEE International Workshop on Memory Technology, Design, and Testing, p.115, August 09-10, 1999
James Montanaro , Richard T. Witek , Krishna Anne , Andrew J. Black , Elizabeth M. Cooper , Daniel W. Dobberpuhl , Paul M. Donahue , Jim Eno , Gregory W. Hoeppner , David Kruckemyer , Thomas H. Lee , Peter C. M. Lin , Liam Madden , Daniel Murray , Mark H. Pearce , Sribalan Santhanam , Kathryn J. Snyder , Ray Stephany , Stephen C. Thierauf, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, Digital Technical Journal, v.9 n.1, p.49-62, 1997
Koji Nii , Hiroshi Makino , Yoshiki Tujihashi , Chikayoshi Morishima , Yasushi Hayakawa , Hiroyuki Nunogami , Takahiko Arakawa , Hisanori Hamano, A low power SRAM using auto-backgate-controlled MT-CMOS, Proceedings of the 1998 international symposium on Low power electronics and design, p.293-298, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280939]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Reinman, G. and Jouppi, N. 1999. An itegrated cache timing and power model. CACTI 2.0 Tech. Rep., COMPAQ Western Research Lab.
Shigematsu, S., Mutoh, S., Matsuya, Y., Tanabe, Y., and Yamada, J. 1997. A 1-V high speed MTCMOS circuit scheme for power-down application circuits. IEEE Journal of Solid-State Circuits 32, 861--869.
N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339659]
Se-Hyun Yang , Babak Falsafi , Michael D. Powell , Kaushik Roy , T. N. Vijaykumar, An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.147, January 20-24, 2001
Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high performance circuits. In IEEE Symposium on VLSI Circuits, 40--41.
Zhou, H., Toburen, M., Rotenberg, E., and Conte, T. M. 2000. AMC: A Low Leakage Power Efficient On-chip Cache System Design. Tech. Rep., Department of Electrical and Computer Engineering, North Carolina State University.
