---
layout: default
title: 5.3 DRCãƒ«ãƒ¼ãƒ«ã¨ãã®æ ¹æ‹ ï¼ˆä¾‹ï¼šmetal spacingï¼‰
---

---

# ğŸ§ª 5.3 DRCãƒ«ãƒ¼ãƒ«ã¨ãã®æ ¹æ‹ ï¼ˆä¾‹ï¼šmetal spacingï¼‰  
**Understanding DRC Rules and Their Basis (e.g., Metal Spacing)**

---

## ğŸ¯ æœ¬ç¯€ã®ç›®çš„ï½œObjectives

- Magicã‚’ç”¨ã„ãŸ **DRCï¼ˆDesign Rule Checkï¼‰** ã®å®Ÿæ–½æ–¹æ³•ã‚’å­¦ã¶  
  **Learn how to perform DRC checks using Magic**
- Sky130 PDKã«ãŠã‘ã‚‹ä»£è¡¨çš„ãªDRCãƒ«ãƒ¼ãƒ«ï¼ˆä¾‹ï¼šmetal spacingï¼‰ã‚’ç†è§£ã™ã‚‹  
  **Understand common Sky130 DRC rules like metal spacing**
- DRCé•åã®ä¾‹ãƒ»æ ¹æ‹ ãƒ»å¯¾ç­–ã‚’å®Ÿè·µçš„ã«æŠŠæ¡ã™ã‚‹  
  **Explore DRC violations, their reasoning, and practical fixes**

---

## ğŸ§ª DRCã¨ã¯ï¼Ÿï½œWhat is DRC?

**DRCï¼ˆDesign Rule Checkï¼‰** ã¨ã¯ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãŒè£½é€ ä¸Šã®ç‰©ç†ãƒ«ãƒ¼ãƒ«ã‚’å®ˆã£ã¦ã„ã‚‹ã‹ã‚’æ¤œè¨¼ã™ã‚‹ã‚¹ãƒ†ãƒƒãƒ—ã§ã™ã€‚  
Design Rule Check (DRC) ensures that a layout complies with physical manufacturing constraints.

Sky130 PDKã§ã¯ã€Magicã«å¯¾å¿œã—ãŸè©³ç´°ãªDRCãƒ«ãƒ¼ãƒ«ãŒæä¾›ã•ã‚Œã¦ã„ã¾ã™ã€‚  
Sky130 PDK provides detailed DRC rules compatible with Magic.

---

## ğŸ§­ Magicã«ã‚ˆã‚‹DRCå®Ÿè¡Œæ‰‹é †ï½œRunning DRC in Magic

### ã€1ã€‘ğŸ“‚ GDSãƒ•ã‚¡ã‚¤ãƒ«ã®èª­ã¿è¾¼ã¿ï½œLoad GDS

```bash
magic -T sky130A.tech soc_top.gds
```

### ã€2ã€‘ğŸ” DRCãƒã‚§ãƒƒã‚¯ã®å®Ÿè¡Œï½œPerform DRC

```tcl
drc euclidean on
drc check
```

### ã€3ã€‘âš ï¸ é•åç®‡æ‰€ã®è¡¨ç¤ºï½œDisplay Violations

```tcl
drc find
```

ğŸ” é•åç®‡æ‰€ãŒGUIã«ãƒã‚¤ãƒ©ã‚¤ãƒˆè¡¨ç¤ºã•ã‚Œã€ã‚¿ãƒ¼ãƒŸãƒŠãƒ«ã«ã‚‚ãƒ«ãƒ¼ãƒ«é•åã®å†…å®¹ãŒå‡ºåŠ›ã•ã‚Œã¾ã™ã€‚  
Violations will be highlighted in the GUI and reported in the terminal.

---

## ğŸ“ ä»£è¡¨çš„ãªDRCãƒ«ãƒ¼ãƒ«ï½œTypical DRC Rules (Sky130)

| ğŸ“˜ **ãƒ«ãƒ¼ãƒ«å**<br>Rule Name | ğŸ“ **å†…å®¹**<br>Description | ğŸ”§ **å‚™è€ƒ**<br>Notes |
|---------------------------|----------------------------|-----------------------|
| `metal1 spacing > 0.14um` | ãƒ¡ã‚¿ãƒ«1ã®æœ€å°é–“éš”<br>Minimum spacing for Metal1 | é«˜å¯†åº¦é…ç½®ã§é•åã—ã‚„ã™ã„<br>Often violated in dense layouts |
| `poly enclosure of contact` | ãƒãƒªãŒã‚³ãƒ³ã‚¿ã‚¯ãƒˆã‚’ååˆ†ã«è¦†ã†ã“ã¨<br>Poly must enclose contact | ã‚²ãƒ¼ãƒˆå½¢æˆã«é–¢ä¿‚<br>Important for transistor gates |
| `li1 width >= 0.17um` | li1å±¤ã®æœ€å°é…ç·šå¹…<br>Minimum width for li1 | å¾®ç´°é…ç·šã§è¦æ³¨æ„<br>Critical for yield |
| `via enclosure` | viaãŒé‡‘å±ã«ååˆ†å›²ã¾ã‚Œã¦ã„ã‚‹ã‹<br>Via must be enclosed by metal | ä¿¡é ¼æ€§ã«å½±éŸ¿<br>Key to connection reliability |

---

## ğŸ§© DRCé•åã®åŸå› ã¨å¯¾ç­–ï½œCauses and Countermeasures

| âŒ **åŸå› **<br>Cause | âœ… **å¯¾ç­–**<br>Solution |
|-------------------|-------------------------|
| Coreå¯†åº¦ãŒé«˜ã™ãã‚‹<br>High core utilization | `FP_CORE_UTIL` ã‚„ `PL_TARGET_DENSITY` ã‚’èª¿æ•´ |
| viaé…ç½®ãŒéå¯†<br>Congested via placement | floorplanã®è¦‹ç›´ã—ã‚„ãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°æ”¹å–„ |
| ã‚»ãƒ«ãŒä¸è¶³ãƒ»ã‚µã‚¤ã‚ºä¸å‡è¡¡<br>Library mismatch | ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªã®å¤‰æ›´ã‚„çµ„ã¿åˆã‚ã›èª¿æ•´ |

---

## âœ… æœ¬ç¯€ã¾ã¨ã‚ï½œSummary

- DRCã¯ã€è¨­è¨ˆãŒè£½é€ å¯èƒ½ãªçŠ¶æ…‹ã‹ã©ã†ã‹ã‚’ç¢ºèªã™ã‚‹**åŸºæœ¬ãƒã‚§ãƒƒã‚¯æ‰‹æ³•**ã§ã™  
  **DRC is essential to ensure manufacturability of the layout**
- Magicã‚’ä½¿ãˆã°æ‰‹è»½ã«GUIã¨ã‚³ãƒãƒ³ãƒ‰ã§ãƒã‚§ãƒƒã‚¯ãŒå¯èƒ½  
  **Magic allows easy checking through GUI and scripting**
- å„ãƒ«ãƒ¼ãƒ«ã®**æ„å‘³ã‚’ç†è§£ã™ã‚‹ã“ã¨ãŒã€è‰¯ã„ç‰©ç†è¨­è¨ˆã¸ã®ç¬¬ä¸€æ­©**ã§ã™  
  **Understanding the rationale behind rules is key to DFM**

---

## ğŸ”— å‰å¾Œã®ãƒªãƒ³ã‚¯ï½œNavigation

- â¬…ï¸ [5.2 Magicã«ã‚ˆã‚‹GDSéšå±¤ã¨å±¤æ§‹æˆã®å¯è¦–åŒ–](5_2_magic_gds.md)  
- â–¶ï¸ [5.4 LVSã®ä»•çµ„ã¿ã¨ç­‰ä¾¡æ€§åˆ¤å®šã®è«–ç†](5_4_lvs_check.md)  
- ğŸ  [ç‰¹åˆ¥ç·¨ ç¬¬5ç«  READMEã«æˆ»ã‚‹](README.md)
