# do {Gate_logic_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -L xpm -lib xil_defaultlib xil_defaultlib.Gate_logic_tb xil_defaultlib.glbl 
# Start time: 00:17:42 on Jan 14,2024
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.Gate_logic_tb
# Loading xil_defaultlib.Gate_logic2
# Loading xil_defaultlib.calDistance
# Loading xil_defaultlib.setObstacle
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3017) ../../../CentralGate.srcs/sim_1/new/Gate_logic_tb.v(41): [TFMPC] - Too few port connections. Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /Gate_logic_tb/uut File: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v
# ** Warning: (vsim-3015) ../../../CentralGate.srcs/sim_1/new/Gate_logic_tb.v(41): [PCDPC] - Port size (15) does not match connection size (13) for port 'phi'. The port definition is at: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(156).
#    Time: 0 ps  Iteration: 0  Instance: /Gate_logic_tb/uut File: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v
# ** Warning: (vsim-3015) ../../../CentralGate.srcs/sim_1/new/Gate_logic_tb.v(41): [PCDPC] - Port size (24) does not match connection size (22) for port 'off'. The port definition is at: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(157).
#    Time: 0 ps  Iteration: 0  Instance: /Gate_logic_tb/uut File: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v
# ** Warning: (vsim-3722) ../../../CentralGate.srcs/sim_1/new/Gate_logic_tb.v(41): [TFMPC] - Missing connection for port 'progress'.
# ** Warning: (vsim-3722) ../../../CentralGate.srcs/sim_1/new/Gate_logic_tb.v(41): [TFMPC] - Missing connection for port 'offgress'.
# ** Warning: (vsim-3015) ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(195): [PCDPC] - Port size (21) does not match connection size (22) for port 'Time'. The port definition is at: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(314).
#    Time: 0 ps  Iteration: 0  Instance: /Gate_logic_tb/uut/dis_uut File: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v
# ** Warning: (vsim-3015) ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(201): [PCDPC] - Port size (21) does not match connection size (22) for port 'Time'. The port definition is at: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v(366).
#    Time: 0 ps  Iteration: 0  Instance: /Gate_logic_tb/uut/obst_uut File: ../../../CentralGate.srcs/sources_1/new/Gate_logic.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Character: 1, Offset: 000000000000000000000000000, Speed: 0001, Obstacle: 1000101110, Game Over: 0, Game Win: 0
# End time: 00:18:58 on Jan 14,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 7
