{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 16,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2069,
    "design__instance__area": 251484,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 55,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
    "power__internal__total": 41872752,
    "power__switching__total": 0.0002655668940860778,
    "power__leakage__total": 2.082843093376141e-05,
    "power__total": 41872752,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.30676562158779885,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.20676561048556827,
    "timing__hold__ws__corner:min_ss_100C_1v60": 1.0311873868890873,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.010934364834173198,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.031187,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.010934,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count": 77,
    "design__max_fanout_violation__count": 5,
    "design__max_cap_violation__count": 1,
    "clock__skew__worst_hold": -0.30676562158779885,
    "clock__skew__worst_setup": -0.2483532338965754,
    "timing__hold__ws": 1.0311873868890873,
    "timing__setup__ws": -0.1679740838411586,
    "timing__hold__tns": 0,
    "timing__setup__tns": -0.6410634426973357,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.1679740838411586,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 1.031187,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 18,
    "timing__setup_r2r__ws": -0.167974,
    "timing__setup_r2r_vio__count": 5,
    "design__die__bbox": "0.0 0.0 550.0 750.0",
    "design__core__bbox": "5.52 10.88 544.18 737.12",
    "design__io": 70,
    "design__die__area": 412500,
    "design__core__area": 391196,
    "design__instance__count__stdcell": 2067,
    "design__instance__area__stdcell": 4453.02,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 247031,
    "design__instance__utilization": 0.642858,
    "design__instance__utilization__stdcell": 0.0308882,
    "design__instance__count__class:macro": 2,
    "design__instance__count__class:inverter": 26,
    "design__instance__count__class:sequential_cell": 25,
    "design__instance__count__class:multi_input_combinational_cell": 35,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 10190,
    "design__instance__count__class:tap_cell": 1530,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 68,
    "design__io__hpwl": 11722911,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.196075,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.0960748,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.481534,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.38362,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.481534,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.4098,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 24710.1,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 85,
    "design__instance__count__class:clock_buffer": 7,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 358,
    "antenna_diodes_count": 1,
    "route__net": 260,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 63,
    "route__wirelength__iter:1": 30935,
    "route__drc_errors__iter:2": 10,
    "route__wirelength__iter:2": 30885,
    "route__drc_errors__iter:3": 5,
    "route__wirelength__iter:3": 30887,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 30886,
    "route__drc_errors": 0,
    "route__wirelength": 30886,
    "route__vias": 1831,
    "route__vias__singlecut": 1831,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 742.48,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 71,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3304038247628369,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.23040381366060636,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0412683232600946,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.1123052793659827,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -0.220572011343371,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.1123052793659827,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.041268,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 3,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.112305,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 2,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 77,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34835324499880593,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.2483532338965754,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1.0511251055960904,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.1679740838411586,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -0.6410634426973357,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.1679740838411586,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.051125,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 15,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.167974,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 3,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count": 5,
    "timing__unannotated_net_filtered__count": 0
}