Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Jun  7 15:41:28 2018
| Host         : eelty running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clka (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 690 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.904        0.000                      0                 9861        0.080        0.000                      0                 9861        3.000        0.000                       0                  4145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1                          {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0        0.904        0.000                      0                 9861        0.080        0.000                      0                 9861        3.750        0.000                       0                  4141  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 1.980ns (23.498%)  route 6.446ns (76.502%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.868 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.304ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.790    -1.304    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.422 f  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DOADO[7]
                         net (fo=15, routed)          1.251     0.829    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DOADO[7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.124     0.953 f  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[15]_i_3/O
                         net (fo=16, routed)          1.181     2.133    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[15]_i_3_n_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I1_O)        0.124     2.257 r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[15]_i_1/O
                         net (fo=2, routed)           0.161     2.418    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/D[3]
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.542 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_7/O
                         net (fo=1, routed)           0.418     2.961    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_7_n_0
    SLICE_X18Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.085 f  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_4/O
                         net (fo=4, routed)           1.241     4.326    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[15]_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124     4.450 f  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_5/O
                         net (fo=2, routed)           0.794     5.243    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_5_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I0_O)        0.150     5.393 f  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_3/O
                         net (fo=1, routed)           0.795     6.188    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_3_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.328     6.516 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15_i_1/O
                         net (fo=2, routed)           0.606     7.122    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/D
    SLICE_X36Y13         RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.487     7.868    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/WCLK
    SLICE_X36Y13         RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/DP/CLK
                         clock pessimism              0.640     8.508    
                         clock uncertainty           -0.074     8.433    
    SLICE_X36Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.026    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_15_15/DP
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/storemerge_reg_1230_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.718ns (7.994%)  route 8.264ns (92.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 7.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/HTA_theta_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.936 r  design_1_i/HTA_theta_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=65, routed)          8.264     7.327    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ap_CS_fsm_reg[47][6]
    SLICE_X29Y6          LUT5 (Prop_lut5_I2_O)        0.299     7.626 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/storemerge_reg_1230[7]_i_1/O
                         net (fo=1, routed)           0.000     7.626    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U_n_405
    SLICE_X29Y6          FDRE                                         r  design_1_i/HTA_theta_0/inst/storemerge_reg_1230_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.568     7.949    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y6          FDRE                                         r  design_1_i/HTA_theta_0/inst/storemerge_reg_1230_reg[7]/C
                         clock pessimism              0.640     8.589    
                         clock uncertainty           -0.074     8.514    
    SLICE_X29Y6          FDRE (Setup_fdre_C_D)        0.029     8.543    design_1_i/HTA_theta_0/inst/storemerge_reg_1230_reg[7]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 1.980ns (23.824%)  route 6.331ns (76.176%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.868 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.304ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.790    -1.304    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.422 f  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DOADO[7]
                         net (fo=15, routed)          1.251     0.829    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DOADO[7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.150     0.979 r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[30]_i_3/O
                         net (fo=15, routed)          0.505     1.483    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[30]_i_3_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I4_O)        0.328     1.811 r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/tmp_11_reg_3664[26]_i_1/O
                         net (fo=2, routed)           0.712     2.523    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/D[26]
    SLICE_X18Y14         LUT6 (Prop_lut6_I1_O)        0.124     2.647 r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg_0_3_26_26_i_3/O
                         net (fo=4, routed)           1.664     4.311    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ap_CS_fsm_reg[21]_6
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.435 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1[26]_i_5/O
                         net (fo=1, routed)           0.416     4.851    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1[26]_i_5_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.975 f  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1[26]_i_2/O
                         net (fo=2, routed)           0.445     5.420    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1[26]_i_2_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.544 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26_i_2/O
                         net (fo=1, routed)           0.426     5.970    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26_i_2_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.094 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26_i_1/O
                         net (fo=2, routed)           0.913     7.007    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/D
    SLICE_X38Y14         RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.487     7.868    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/WCLK
    SLICE_X38Y14         RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/DP/CLK
                         clock pessimism              0.640     8.508    
                         clock uncertainty           -0.074     8.433    
    SLICE_X38Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     8.026    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_26_26/DP
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/DP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/SP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/DP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/DP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/SP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_10_10/SP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/DP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/DP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/SP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_11_11/SP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.820ns (21.850%)  route 6.510ns (78.150%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.739    -1.355    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X29Y14         FDRE                                         r  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.899 f  design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014_reg[38]/Q
                         net (fo=7, routed)           0.672    -0.228    design_1_i/HTA_theta_0/inst/tmp_V_1_reg_4014[38]
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    -0.104 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16/O
                         net (fo=1, routed)           0.280     0.176    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_16_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.300 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11/O
                         net (fo=1, routed)           0.438     0.738    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_11_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.862 f  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4/O
                         net (fo=1, routed)           0.790     1.652    design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_4_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.776 r  design_1_i/HTA_theta_0/inst/tmp_15_reg_4039[0]_i_1/O
                         net (fo=5, routed)           0.467     2.243    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/tmp_15_fu_2537_p2
    SLICE_X22Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.367 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1/O
                         net (fo=12, routed)          0.175     2.542    design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.666 r  design_1_i/HTA_theta_0/inst/grp_log_2_64bit_fu_1373/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.436     3.102    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_vld
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=12, routed)          0.630     3.855    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/alloc_addr_ap_ack
    SLICE_X24Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.979 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/p_6_reg_1314[6]_i_1/O
                         net (fo=88, routed)          0.648     4.628    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ap_NS_fsm1110_out
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.752 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.280     5.031    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_24_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.155 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_12/O
                         net (fo=65, routed)          0.656     5.811    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/buddy_tree_V_3_we1
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.935 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_0_0_i_2__2/O
                         net (fo=128, routed)         1.039     6.974    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/WE
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        1.566     7.947    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/WCLK
    SLICE_X30Y9          RAMD32                                       r  design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/DP/CLK
                         clock pessimism              0.676     8.623    
                         clock uncertainty           -0.074     8.548    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     8.020    design_1_i/HTA_theta_0/inst/buddy_tree_V_3_U/HTA_theta_buddy_teOg_ram_U/ram_reg_0_3_12_12/DP
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  1.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.254%)  route 0.224ns (51.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.594    -0.607    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X8Y6           FDRE                                         r  design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[47]/Q
                         net (fo=1, routed)           0.106    -0.337    design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/lhs_V_1_reg_4092_reg[63][47]
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_1_i_5/O
                         net (fo=2, routed)           0.118    -0.174    design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/d0[47]
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.904    -0.801    design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ap_clk
    RAMB18_X0Y3          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.252    -0.549    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.253    design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.776%)  route 0.288ns (69.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.585    -0.616    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y20         FDRE                                         r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[3]/Q
                         net (fo=93, routed)          0.288    -0.200    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DIADI[3]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.900    -0.805    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.533    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.243    -0.290    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/reg_1439_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.171%)  route 0.255ns (57.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.555    -0.646    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ap_clk
    SLICE_X44Y16         FDRE                                         r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[28]/Q
                         net (fo=3, routed)           0.255    -0.250    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/buddy_tree_V_0_q1[28]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/reg_1439[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U_n_541
    SLICE_X51Y16         FDRE                                         r  design_1_i/HTA_theta_0/inst/reg_1439_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.816    -0.890    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X51Y16         FDRE                                         r  design_1_i/HTA_theta_0/inst/reg_1439_reg[28]/C
                         clock pessimism              0.500    -0.389    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.298    design_1_i/HTA_theta_0/inst/reg_1439_reg[28]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/storemerge1_reg_1363_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.408%)  route 0.286ns (60.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.551    -0.650    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ap_clk
    SLICE_X43Y20         FDRE                                         r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/q1_reg[41]/Q
                         net (fo=3, routed)           0.286    -0.223    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/buddy_tree_V_0_q1[41]
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.178 r  design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/storemerge1_reg_1363[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U_n_205
    SLICE_X50Y22         FDRE                                         r  design_1_i/HTA_theta_0/inst/storemerge1_reg_1363_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.810    -0.896    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X50Y22         FDRE                                         r  design_1_i/HTA_theta_0/inst/storemerge1_reg_1363_reg[41]/C
                         clock pessimism              0.500    -0.395    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120    -0.275    design_1_i/HTA_theta_0/inst/storemerge1_reg_1363_reg[41]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.288%)  route 0.340ns (70.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.584    -0.617    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y21         FDRE                                         r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[4]/Q
                         net (fo=101, routed)         0.340    -0.135    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DIADI[4]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.900    -0.805    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.533    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.237    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.277%)  route 0.341ns (70.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.585    -0.616    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y20         FDRE                                         r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[1]_rep__1/Q
                         net (fo=106, routed)         0.341    -0.134    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DIADI[1]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.900    -0.805    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.533    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.237    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.828%)  route 0.293ns (61.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.594    -0.607    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y4          FDRE                                         r  design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/HTA_theta_0/inst/lhs_V_1_reg_4092_reg[31]/Q
                         net (fo=1, routed)           0.158    -0.308    design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/lhs_V_1_reg_4092_reg[63][31]
    SLICE_X11Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_0_i_26/O
                         net (fo=2, routed)           0.135    -0.128    design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/d0[31]
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.906    -0.799    design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ap_clk
    RAMB18_X0Y1          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.272    -0.527    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    -0.231    design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/HLS_SPFA_0/inst/reg_571_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HLS_SPFA_0/inst/offset_tail_fu_90_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.594    -0.607    design_1_i/HLS_SPFA_0/inst/ap_clk
    SLICE_X9Y45          FDRE                                         r  design_1_i/HLS_SPFA_0/inst/reg_571_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/HLS_SPFA_0/inst/reg_571_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.412    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/reg_571_reg[11][6]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045    -0.367 r  design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514/offset_tail_fu_90[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    design_1_i/HLS_SPFA_0/inst/grp_HLS_malloc_1_s_fu_514_n_156
    SLICE_X8Y45          FDRE                                         r  design_1_i/HLS_SPFA_0/inst/offset_tail_fu_90_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.863    -0.843    design_1_i/HLS_SPFA_0/inst/ap_clk
    SLICE_X8Y45          FDRE                                         r  design_1_i/HLS_SPFA_0/inst/offset_tail_fu_90_reg[6]/C
                         clock pessimism              0.249    -0.594    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/HLS_SPFA_0/inst/offset_tail_fu_90_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.445%)  route 0.307ns (70.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.584    -0.617    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y21         FDRE                                         r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[7]/Q
                         net (fo=74, routed)          0.307    -0.182    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DIADI[7]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.900    -0.805    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.533    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.290    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.737%)  route 0.350ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.584    -0.617    design_1_i/HTA_theta_0/inst/ap_clk
    SLICE_X11Y21         FDRE                                         r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/HTA_theta_0/inst/op_V_assign_reg_4022_reg[5]/Q
                         net (fo=73, routed)          0.350    -0.126    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/DIADI[5]
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4139, routed)        0.900    -0.805    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ap_clk
    RAMB18_X0Y5          RAMB18E1                                     r  design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.533    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.237    design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/HLS_SPFA_0/inst/p_heap0_0_U/HLS_SPFA_p_heap0_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      design_1_i/HTA_theta_0/inst/group_tree_V_1_U/HTA_theta_group_tfYi_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/HLS_SPFA_0/inst/p_heap0_1_U/HLS_SPFA_p_heap0_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/HLS_SPFA_0/inst/p_heap0_1_U/HLS_SPFA_p_heap0_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      design_1_i/HTA_theta_0/inst/addr_layer_map_V_U/HTA_theta_addr_lajbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      design_1_i/HTA_theta_0/inst/addr_tree_map_V_U/HTA_theta_addr_trkbM_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18     design_1_i/HLS_SPFA_0/inst/in_list_U/HLS_SPFA_in_list_ram_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_39_39/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_39_39/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_40_40/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_40_40/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_41_41/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_41_41/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_42_42/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_42_42/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_39_39/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_39_39/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_40_40/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_40_40/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_41_41/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y20     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_41_41/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_42_42/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19     design_1_i/HTA_theta_0/inst/buddy_tree_V_0_U/HTA_theta_buddy_tbkb_ram_U/ram_reg_0_3_42_42/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



