

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_176_11'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_1_fu_71  |MUL_MOD_1  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_11  |     4111|     4111|        17|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln11_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln11_2"   --->   Operation 21 'read' 'trunc_ln11_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_inv_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %n_inv"   --->   Operation 22 'read' 'n_inv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc282"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i13 %i" [Crypto.cpp:176]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%icmp_ln176 = icmp_eq  i13 %i_4, i13 4096" [Crypto.cpp:176]   --->   Operation 27 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.67ns)   --->   "%add_ln176 = add i13 %i_4, i13 1" [Crypto.cpp:176]   --->   Operation 28 'add' 'add_ln176' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc282.split, void %VITIS_LOOP_181_13.preheader.exitStub" [Crypto.cpp:176]   --->   Operation 29 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_9_cast = zext i13 %i_4" [Crypto.cpp:176]   --->   Operation 30 'zext' 'i_9_cast' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_9_cast" [Crypto.cpp:177]   --->   Operation 31 'getelementptr' 'DataTemp_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 32 'load' 'DataTemp_load' <Predicate = (!icmp_ln176)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln176 = store i13 %add_ln176, i13 %i" [Crypto.cpp:176]   --->   Operation 33 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 34 'load' 'DataTemp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 35 [14/14] (5.58ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 35 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 36 [13/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 36 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.65>
ST_5 : Operation 37 [12/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 37 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 38 [11/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 39 [10/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 39 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 40 [9/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 40 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 41 [8/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 41 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 42 [7/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 42 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 43 [6/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 43 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 44 [5/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 44 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.65>
ST_13 : Operation 45 [4/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 45 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 46 [3/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 46 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 47 [2/14] (5.65ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 47 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.21>
ST_16 : Operation 48 [1/14] (4.21ns)   --->   "%call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read" [Crypto.cpp:177]   --->   Operation 48 'call' 'call_ret' <Predicate = (!icmp_ln176)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln176 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:176]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Crypto.cpp:176]   --->   Operation 50 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %call_ret, i12 %DataTemp_addr" [Crypto.cpp:177]   --->   Operation 51 'store' 'store_ln177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc282" [Crypto.cpp:176]   --->   Operation 52 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataTemp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ n_inv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010000000000000000]
trunc_ln11_2_read       (read             ) [ 011111111111111110]
n_inv_read              (read             ) [ 011111111111111110]
store_ln0               (store            ) [ 000000000000000000]
br_ln0                  (br               ) [ 000000000000000000]
i_4                     (load             ) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
icmp_ln176              (icmp             ) [ 011111111111111110]
add_ln176               (add              ) [ 000000000000000000]
br_ln176                (br               ) [ 000000000000000000]
i_9_cast                (zext             ) [ 000000000000000000]
DataTemp_addr           (getelementptr    ) [ 011111111111111111]
store_ln176             (store            ) [ 000000000000000000]
DataTemp_load           (load             ) [ 010111111111111110]
call_ret                (call             ) [ 010000000000000001]
speclooptripcount_ln176 (speclooptripcount) [ 000000000000000000]
specloopname_ln176      (specloopname     ) [ 000000000000000000]
store_ln177             (store            ) [ 000000000000000000]
br_ln176                (br               ) [ 000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataTemp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataTemp"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_inv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inv"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln11_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD.1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="trunc_ln11_2_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="2" slack="0"/>
<pin id="44" dir="0" index="1" bw="2" slack="0"/>
<pin id="45" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln11_2_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="n_inv_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="19" slack="0"/>
<pin id="50" dir="0" index="1" bw="19" slack="0"/>
<pin id="51" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inv_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="DataTemp_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="13" slack="0"/>
<pin id="58" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataTemp_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="12" slack="16"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataTemp_load/1 store_ln177/17 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_MUL_MOD_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="74" dir="0" index="2" bw="19" slack="2"/>
<pin id="75" dir="0" index="3" bw="2" slack="2"/>
<pin id="76" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="13" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_4_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="13" slack="0"/>
<pin id="85" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln176_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="13" slack="0"/>
<pin id="88" dir="0" index="1" bw="13" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln176_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_9_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_9_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln176_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="13" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="115" class="1005" name="trunc_ln11_2_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="2"/>
<pin id="117" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln11_2_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="n_inv_read_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="19" slack="2"/>
<pin id="122" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="n_inv_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln176_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="2"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="129" class="1005" name="DataTemp_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="1"/>
<pin id="131" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="DataTemp_load_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_load "/>
</bind>
</comp>

<comp id="140" class="1005" name="call_ret_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="38" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="118"><net_src comp="42" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="123"><net_src comp="48" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="128"><net_src comp="86" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="54" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="138"><net_src comp="61" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="143"><net_src comp="71" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="61" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataTemp | {17 }
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_176_11 : DataTemp | {1 2 }
	Port: Crypto_Pipeline_VITIS_LOOP_176_11 : n_inv | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_176_11 : trunc_ln11_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln176 : 2
		add_ln176 : 2
		br_ln176 : 3
		i_9_cast : 2
		DataTemp_addr : 3
		DataTemp_load : 4
		store_ln176 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |      grp_MUL_MOD_1_fu_71     |    12   |  6.5906 |   928   |   740   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln176_fu_86       |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |        add_ln176_fu_92       |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|   read   | trunc_ln11_2_read_read_fu_42 |    0    |    0    |    0    |    0    |
|          |     n_inv_read_read_fu_48    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   zext   |        i_9_cast_fu_98        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    12   |  6.5906 |   928   |   768   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  DataTemp_addr_reg_129  |   12   |
|  DataTemp_load_reg_135  |   32   |
|     call_ret_reg_140    |   32   |
|        i_reg_108        |   13   |
|    icmp_ln176_reg_125   |    1   |
|    n_inv_read_reg_120   |   19   |
|trunc_ln11_2_read_reg_115|    2   |
+-------------------------+--------+
|          Total          |   111  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    6   |   928  |   768  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    8   |  1039  |   777  |
+-----------+--------+--------+--------+--------+
