/*
 * Copyright (C) xxx Electronic Technology Co., Ltd 
 * 
 * File   : proj_def.v
 * Author : dongj
 * Create : 2022
 * 
 * History:
 * ----------------------------------------------------------------
 * Revision: 1.0, dongj @2022/12/29 16:29:10
 * Description: 
 * 
 */

`ifndef __PROJ_DEF_V__
`define __PROJ_DEF_V__

`define ADDR_WIDTH 32
`define LEN_WIDTH
`define SIZE_WIDTH
`define BURST_WIDTH
`define LOCK_WIDTH
`define CACHE_WIDTH
`define PROT_WIDTH
`define M_ID_WIDTH
`define SIDEBAND_WIDTH
`define DATA_WIDTH
`define STRB_WIDTH



`endif

// vim: et:ts=4:sw=4:ft=sverilog
