

================================================================
== Vitis HLS Report for 'conv_bckwd'
================================================================
* Date:           Thu May  5 15:25:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_33_1_VITIS_LOOP_34_2                             |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_35_3                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_43_4_VITIS_LOOP_44_5_VITIS_LOOP_45_6             |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_46_7                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_62_8_VITIS_LOOP_63_9                             |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_64_10                                           |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_78_11_VITIS_LOOP_79_12_VITIS_LOOP_80_13          |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_81_14                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_88_15_VITIS_LOOP_89_16                           |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_90_17                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_97_18                                            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_103_19                                           |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_104_20                                          |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_105_21                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |   +++ VITIS_LOOP_106_22_VITIS_LOOP_107_23_VITIS_LOOP_108_24  |        ?|        ?|        12|          2|          1|      ?|       yes|
        |- VITIS_LOOP_121_25_VITIS_LOOP_122_26_VITIS_LOOP_123_27       |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_124_28                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_131_29_VITIS_LOOP_132_30                         |        ?|        ?|     5 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_133_31                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_140_32                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 2, depth = 12
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 178
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 15 16 17 }
  Pipeline-1 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-2 : II = 1, D = 3, States = { 60 61 62 }
  Pipeline-3 : II = 1, D = 3, States = { 78 79 80 }
  Pipeline-4 : II = 1, D = 3, States = { 93 94 95 }
  Pipeline-5 : II = 1, D = 3, States = { 98 99 100 }
  Pipeline-6 : II = 2, D = 12, States = { 115 116 117 118 119 120 121 122 123 124 125 126 }
  Pipeline-7 : II = 1, D = 3, States = { 147 148 149 }
  Pipeline-8 : II = 1, D = 3, States = { 162 163 164 }
  Pipeline-9 : II = 1, D = 3, States = { 171 172 173 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 19 20 
5 --> 6 
6 --> 7 
7 --> 8 18 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 4 
19 --> 65 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 44 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 43 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 26 
44 --> 45 
45 --> 46 
46 --> 47 64 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 63 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 63 61 
61 --> 62 
62 --> 60 
63 --> 46 
64 --> 65 
65 --> 66 82 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 81 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 81 79 
79 --> 80 
80 --> 78 
81 --> 64 
82 --> 83 97 136 
83 --> 84 
84 --> 85 
85 --> 86 96 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 96 94 
94 --> 95 
95 --> 93 
96 --> 82 
97 --> 98 
98 --> 101 99 
99 --> 100 
100 --> 98 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 128 109 
109 --> 110 113 108 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 109 
114 --> 115 
115 --> 116 
116 --> 127 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 115 
127 --> 113 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 155 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 154 
146 --> 147 
147 --> 150 148 
148 --> 149 
149 --> 147 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 134 
155 --> 156 170 178 
156 --> 157 
157 --> 158 
158 --> 159 169 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 165 163 
163 --> 164 
164 --> 162 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 155 
170 --> 171 
171 --> 174 172 
172 --> 173 
173 --> 171 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 179 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 180 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 181 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 182 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 182 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 183 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r"   --->   Operation 183 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 184 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 184 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 185 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 185 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 186 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 186 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 187 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 187 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 188 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 188 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 189 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 190 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 191 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 192 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [conv_bckwd/main.cpp:29]   --->   Operation 193 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_bckwd/main.cpp:30]   --->   Operation 194 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [conv_bckwd/main.cpp:31]   --->   Operation 195 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [conv_bckwd/main.cpp:73]   --->   Operation 196 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_bckwd/main.cpp:74]   --->   Operation 197 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_bckwd/main.cpp:75]   --->   Operation 198 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %W_read" [conv_bckwd/main.cpp:33]   --->   Operation 199 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %H_read" [conv_bckwd/main.cpp:33]   --->   Operation 200 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty = trunc i32 %C_read"   --->   Operation 201 'trunc' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 202 [2/2] (6.91ns)   --->   "%empty_47 = mul i31 %trunc_ln33, i31 %trunc_ln33_1" [conv_bckwd/main.cpp:33]   --->   Operation 202 'mul' 'empty_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 203 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %H_read"   --->   Operation 204 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 205 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22"   --->   Operation 206 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_5, i32 0, i32 0, void @empty_31, i32 0, i32 200, void @empty_32, void @empty_12, void @empty_31, i32 16, i32 16, i32 16, i32 16, void @empty_31, void @empty_31"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_34, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_37, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_38, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_24, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_30, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_10, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_8, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_4, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_3, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_2, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_1, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (2.47ns)   --->   "%cmp56407 = icmp_sgt  i32 %W_read, i32 0"   --->   Operation 240 'icmp' 'cmp56407' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/2] (6.91ns)   --->   "%empty_47 = mul i31 %trunc_ln33, i31 %trunc_ln33_1" [conv_bckwd/main.cpp:33]   --->   Operation 241 'mul' 'empty_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 242 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [conv_bckwd/main.cpp:33]   --->   Operation 243 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph420, i64 %add_ln33_1, void %._crit_edge411" [conv_bckwd/main.cpp:33]   --->   Operation 244 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph420, i32 %select_ln33_1, void %._crit_edge411" [conv_bckwd/main.cpp:33]   --->   Operation 245 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph420, i32 %add_ln34, void %._crit_edge411" [conv_bckwd/main.cpp:34]   --->   Operation 246 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %indvar_flatten, i64 1" [conv_bckwd/main.cpp:33]   --->   Operation 247 'add' 'add_ln33_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (2.77ns)   --->   "%icmp_ln33 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_bckwd/main.cpp:33]   --->   Operation 248 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %._crit_edge416.loopexit, void %._crit_edge421.loopexit" [conv_bckwd/main.cpp:33]   --->   Operation 249 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (2.55ns)   --->   "%add_ln33 = add i32 %i, i32 1" [conv_bckwd/main.cpp:33]   --->   Operation 250 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i32 %j, i32 %H_read" [conv_bckwd/main.cpp:34]   --->   Operation 251 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.69ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i32 0, i32 %j" [conv_bckwd/main.cpp:33]   --->   Operation 252 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.69ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i32 %add_ln33, i32 %i" [conv_bckwd/main.cpp:33]   --->   Operation 253 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i32 %select_ln33_1" [conv_bckwd/main.cpp:33]   --->   Operation 254 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i32 %select_ln33_1" [conv_bckwd/main.cpp:33]   --->   Operation 255 'trunc' 'trunc_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %select_ln33" [conv_bckwd/main.cpp:34]   --->   Operation 256 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %F_read, i32 0" [conv_bckwd/main.cpp:43]   --->   Operation 257 'icmp' 'icmp_ln43' <Predicate = (icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %._crit_edge406.thread, void %.lr.ph405" [conv_bckwd/main.cpp:43]   --->   Operation 258 'br' 'br_ln43' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %FH_read"   --->   Operation 259 'zext' 'cast3' <Predicate = (icmp_ln33 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 260 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 260 'mul' 'bound4' <Predicate = (icmp_ln33 & icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 261 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i31 %trunc_ln33_2, i31 %empty_47" [conv_bckwd/main.cpp:33]   --->   Operation 261 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [2/2] (6.91ns)   --->   "%empty_50 = mul i31 %trunc_ln34, i31 %trunc_ln33" [conv_bckwd/main.cpp:34]   --->   Operation 262 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 263 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i31 %trunc_ln33_2, i31 %empty_47" [conv_bckwd/main.cpp:33]   --->   Operation 263 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/2] (6.91ns)   --->   "%empty_50 = mul i31 %trunc_ln34, i31 %trunc_ln33" [conv_bckwd/main.cpp:34]   --->   Operation 264 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_34_2_str"   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %trunc_ln33_3" [conv_bckwd/main.cpp:36]   --->   Operation 266 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (4.17ns)   --->   "%mul_ln36 = mul i10 %zext_ln36, i10 100" [conv_bckwd/main.cpp:36]   --->   Operation 267 'mul' 'mul_ln36' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %mul_ln36" [conv_bckwd/main.cpp:34]   --->   Operation 268 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_bckwd/main.cpp:34]   --->   Operation 269 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (2.52ns)   --->   "%empty_51 = add i31 %empty_50, i31 %mul_ln33" [conv_bckwd/main.cpp:34]   --->   Operation 270 'add' 'empty_51' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_51, i1 0" [conv_bckwd/main.cpp:34]   --->   Operation 271 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (2.55ns)   --->   "%empty_52 = add i32 %tmp_1, i32 %x_read" [conv_bckwd/main.cpp:34]   --->   Operation 272 'add' 'empty_52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp56407, void %._crit_edge411, void %.lr.ph410" [conv_bckwd/main.cpp:35]   --->   Operation 273 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_52, i32 1, i32 31" [conv_bckwd/main.cpp:35]   --->   Operation 274 'partselect' 'trunc_ln3' <Predicate = (cmp56407)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i31 %trunc_ln3" [conv_bckwd/main.cpp:35]   --->   Operation 275 'sext' 'sext_ln35' <Predicate = (cmp56407)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln35" [conv_bckwd/main.cpp:35]   --->   Operation 276 'getelementptr' 'gmem_addr' <Predicate = (cmp56407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 277 [7/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 277 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 278 [6/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 278 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 279 [5/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 279 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 280 [4/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 280 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %select_ln33" [conv_bckwd/main.cpp:36]   --->   Operation 281 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %trunc_ln36" [conv_bckwd/main.cpp:36]   --->   Operation 282 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (2.25ns) (grouped into DSP with root node mul_ln35)   --->   "%add_ln36 = add i11 %zext_ln34, i11 %zext_ln36_1" [conv_bckwd/main.cpp:36]   --->   Operation 283 'add' 'add_ln36' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [1/1] (0.00ns) (grouped into DSP with root node mul_ln35)   --->   "%zext_ln35 = zext i11 %add_ln36" [conv_bckwd/main.cpp:35]   --->   Operation 284 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln35 = mul i16 %zext_ln35, i16 100" [conv_bckwd/main.cpp:35]   --->   Operation 285 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 286 [3/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 286 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 287 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln35 = mul i16 %zext_ln35, i16 100" [conv_bckwd/main.cpp:35]   --->   Operation 287 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 288 [2/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 288 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 289 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln35 = mul i16 %zext_ln35, i16 100" [conv_bckwd/main.cpp:35]   --->   Operation 289 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 290 [1/7] (7.30ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 290 'readreq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 291 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln35 = mul i16 %zext_ln35, i16 100" [conv_bckwd/main.cpp:35]   --->   Operation 291 'mul' 'mul_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln35 = br void" [conv_bckwd/main.cpp:35]   --->   Operation 292 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%k = phi i31 %add_ln35, void %.split71, i31 0, void %.lr.ph410" [conv_bckwd/main.cpp:35]   --->   Operation 293 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (2.52ns)   --->   "%add_ln35 = add i31 %k, i31 1" [conv_bckwd/main.cpp:35]   --->   Operation 294 'add' 'add_ln35' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k" [conv_bckwd/main.cpp:35]   --->   Operation 295 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 296 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %k_cast, i32 %W_read" [conv_bckwd/main.cpp:35]   --->   Operation 297 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 298 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split71, void %._crit_edge411.loopexit" [conv_bckwd/main.cpp:35]   --->   Operation 299 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i31 %k" [conv_bckwd/main.cpp:36]   --->   Operation 300 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (2.07ns)   --->   "%add_ln36_1 = add i16 %mul_ln35, i16 %trunc_ln36_1" [conv_bckwd/main.cpp:36]   --->   Operation 301 'add' 'add_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 302 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_bckwd/main.cpp:36]   --->   Operation 302 'read' 'gmem_addr_read' <Predicate = (!icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_bckwd/main.cpp:35]   --->   Operation 303 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i16 %add_ln36_1" [conv_bckwd/main.cpp:36]   --->   Operation 304 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln36_2" [conv_bckwd/main.cpp:36]   --->   Operation 305 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln36 = store i16 %gmem_addr_read, i16 %xbuf_V_addr" [conv_bckwd/main.cpp:36]   --->   Operation 306 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 2.55>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge411"   --->   Operation 308 'br' 'br_ln0' <Predicate = (cmp56407)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %select_ln33, i32 1" [conv_bckwd/main.cpp:34]   --->   Operation 309 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 310 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 4.37>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:56]   --->   Operation 311 'add' 'add_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 312 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln56_1 = sub i32 %add_ln56, i32 %FW_read" [conv_bckwd/main.cpp:56]   --->   Operation 312 'sub' 'sub_ln56_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 313 [1/1] (1.58ns)   --->   "%br_ln62 = br void %._crit_edge371" [conv_bckwd/main.cpp:62]   --->   Operation 313 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 20 <SV = 4> <Delay = 6.91>
ST_20 : Operation 314 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 314 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 6.97>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %F_read"   --->   Operation 315 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%cast13 = zext i31 %empty_53"   --->   Operation 316 'zext' 'cast13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%cast14 = zext i64 %bound4"   --->   Operation 317 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [5/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 318 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.97>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %FW_read" [conv_bckwd/main.cpp:43]   --->   Operation 319 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %FH_read" [conv_bckwd/main.cpp:43]   --->   Operation 320 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 321 [2/2] (6.91ns)   --->   "%empty_54 = mul i31 %trunc_ln43, i31 %trunc_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 321 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [4/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 322 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.97>
ST_23 : Operation 323 [1/2] (6.91ns)   --->   "%empty_54 = mul i31 %trunc_ln43, i31 %trunc_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 323 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [3/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 324 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 6.97>
ST_24 : Operation 325 [2/2] (6.91ns)   --->   "%empty_55 = mul i31 %empty_54, i31 %empty" [conv_bckwd/main.cpp:43]   --->   Operation 325 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [2/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 326 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.97>
ST_25 : Operation 327 [1/1] (2.47ns)   --->   "%cmp74387 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 327 'icmp' 'cmp74387' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 328 [1/2] (6.91ns)   --->   "%empty_55 = mul i31 %empty_54, i31 %empty" [conv_bckwd/main.cpp:43]   --->   Operation 328 'mul' 'empty_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/5] (6.97ns)   --->   "%bound15 = mul i95 %cast13, i95 %cast14"   --->   Operation 329 'mul' 'bound15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:45]   --->   Operation 330 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [conv_bckwd/main.cpp:43]   --->   Operation 331 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph405, i32 %select_ln44_3, void %._crit_edge391" [conv_bckwd/main.cpp:44]   --->   Operation 332 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %j_1" [conv_bckwd/main.cpp:44]   --->   Operation 333 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [2/2] (6.91ns)   --->   "%empty_56 = mul i31 %trunc_ln44, i31 %empty_54" [conv_bckwd/main.cpp:44]   --->   Operation 334 'mul' 'empty_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %j_1" [conv_bckwd/main.cpp:47]   --->   Operation 335 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i95 0, void %.lr.ph405, i95 %add_ln43_1, void %._crit_edge391" [conv_bckwd/main.cpp:43]   --->   Operation 336 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph405, i31 %select_ln43_1, void %._crit_edge391" [conv_bckwd/main.cpp:43]   --->   Operation 337 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i64 0, void %.lr.ph405, i64 %select_ln44_4, void %._crit_edge391" [conv_bckwd/main.cpp:44]   --->   Operation 338 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph405, i32 %add_ln45, void %._crit_edge391" [conv_bckwd/main.cpp:45]   --->   Operation 339 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (4.40ns)   --->   "%add_ln43_1 = add i95 %indvar_flatten33, i95 1" [conv_bckwd/main.cpp:43]   --->   Operation 340 'add' 'add_ln43_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [1/2] (6.91ns)   --->   "%empty_56 = mul i31 %trunc_ln44, i31 %empty_54" [conv_bckwd/main.cpp:44]   --->   Operation 341 'mul' 'empty_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (3.11ns)   --->   "%icmp_ln43_1 = icmp_eq  i95 %indvar_flatten33, i95 %bound15" [conv_bckwd/main.cpp:43]   --->   Operation 342 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %._crit_edge401.loopexit, void %._crit_edge406" [conv_bckwd/main.cpp:43]   --->   Operation 343 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (2.77ns)   --->   "%icmp_ln44 = icmp_eq  i64 %indvar_flatten10, i64 %bound4" [conv_bckwd/main.cpp:44]   --->   Operation 344 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:62]   --->   Operation 345 'add' 'add_ln62_1' <Predicate = (icmp_ln43_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 346 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln62_1 = sub i32 %add_ln62_1, i32 %FH_read" [conv_bckwd/main.cpp:62]   --->   Operation 346 'sub' 'sub_ln62_1' <Predicate = (icmp_ln43_1)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %sub_ln62_1" [conv_bckwd/main.cpp:62]   --->   Operation 347 'trunc' 'empty_62' <Predicate = (icmp_ln43_1)> <Delay = 0.00>

State 28 <SV = 12> <Delay = 6.86>
ST_28 : Operation 348 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i_1, i31 1" [conv_bckwd/main.cpp:43]   --->   Operation 348 'add' 'add_ln43' <Predicate = (icmp_ln44)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 349 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i32 0, i32 %j_1" [conv_bckwd/main.cpp:43]   --->   Operation 349 'select' 'select_ln43' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 350 [1/1] (0.73ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i31 %add_ln43, i31 %i_1" [conv_bckwd/main.cpp:43]   --->   Operation 350 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i31 %select_ln43_1" [conv_bckwd/main.cpp:43]   --->   Operation 351 'trunc' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %trunc_ln43_2" [conv_bckwd/main.cpp:47]   --->   Operation 352 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln43_2, i2 0" [conv_bckwd/main.cpp:47]   --->   Operation 353 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i5 %tmp_3" [conv_bckwd/main.cpp:47]   --->   Operation 354 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (1.78ns)   --->   "%add_ln47 = add i6 %zext_ln47_1, i6 %zext_ln47" [conv_bckwd/main.cpp:47]   --->   Operation 355 'add' 'add_ln47' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%zext_ln44 = zext i6 %add_ln47" [conv_bckwd/main.cpp:44]   --->   Operation 356 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%select_ln43_3 = select i1 %icmp_ln44, i5 0, i5 %trunc_ln47" [conv_bckwd/main.cpp:43]   --->   Operation 357 'select' 'select_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (2.47ns)   --->   "%icmp_ln45_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_bckwd/main.cpp:45]   --->   Operation 358 'icmp' 'icmp_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (0.99ns)   --->   "%select_ln43_4 = select i1 %icmp_ln44, i1 %icmp_ln45, i1 %icmp_ln45_1" [conv_bckwd/main.cpp:43]   --->   Operation 359 'select' 'select_ln43_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %select_ln43, i32 1" [conv_bckwd/main.cpp:44]   --->   Operation 360 'add' 'add_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %select_ln43_4, i1 %icmp_ln44" [conv_bckwd/main.cpp:44]   --->   Operation 361 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i32 0, i32 %k_1" [conv_bckwd/main.cpp:44]   --->   Operation 362 'select' 'select_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %add_ln44" [conv_bckwd/main.cpp:44]   --->   Operation 363 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%trunc_ln47_1 = trunc i32 %add_ln44" [conv_bckwd/main.cpp:47]   --->   Operation 364 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%select_ln44_2 = select i1 %select_ln43_4, i5 %trunc_ln47_1, i5 %select_ln43_3" [conv_bckwd/main.cpp:44]   --->   Operation 365 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln47_1)   --->   "%zext_ln47_2 = zext i5 %select_ln44_2" [conv_bckwd/main.cpp:47]   --->   Operation 366 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln47_1 = add i7 %zext_ln44, i7 %zext_ln47_2" [conv_bckwd/main.cpp:47]   --->   Operation 367 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 368 [1/1] (0.69ns)   --->   "%select_ln44_3 = select i1 %select_ln43_4, i32 %add_ln44, i32 %select_ln43" [conv_bckwd/main.cpp:44]   --->   Operation 368 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %select_ln44" [conv_bckwd/main.cpp:45]   --->   Operation 369 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>

State 29 <SV = 13> <Delay = 6.91>
ST_29 : Operation 370 [2/2] (6.91ns)   --->   "%mul_ln43 = mul i31 %select_ln43_1, i31 %empty_55" [conv_bckwd/main.cpp:43]   --->   Operation 370 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [2/2] (6.91ns)   --->   "%p_mid18 = mul i31 %trunc_ln44_1, i31 %empty_54" [conv_bckwd/main.cpp:44]   --->   Operation 371 'mul' 'p_mid18' <Predicate = (select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [2/2] (6.91ns)   --->   "%empty_59 = mul i31 %trunc_ln45, i31 %trunc_ln43" [conv_bckwd/main.cpp:45]   --->   Operation 372 'mul' 'empty_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 6.91>
ST_30 : Operation 373 [1/2] (6.91ns)   --->   "%mul_ln43 = mul i31 %select_ln43_1, i31 %empty_55" [conv_bckwd/main.cpp:43]   --->   Operation 373 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 374 [1/2] (6.91ns)   --->   "%p_mid18 = mul i31 %trunc_ln44_1, i31 %empty_54" [conv_bckwd/main.cpp:44]   --->   Operation 374 'mul' 'p_mid18' <Predicate = (select_ln43_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 375 [1/2] (6.91ns)   --->   "%empty_59 = mul i31 %trunc_ln45, i31 %trunc_ln43" [conv_bckwd/main.cpp:45]   --->   Operation 375 'mul' 'empty_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 5.07>
ST_31 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln43_2 = select i1 %icmp_ln44, i31 0, i31 %empty_56" [conv_bckwd/main.cpp:43]   --->   Operation 376 'select' 'select_ln43_2' <Predicate = (!select_ln43_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 377 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %select_ln43_4, i31 %p_mid18, i31 %select_ln43_2" [conv_bckwd/main.cpp:44]   --->   Operation 377 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i31 %mul_ln43, i31 %empty_59" [conv_bckwd/main.cpp:43]   --->   Operation 378 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 379 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_60 = add i31 %tmp1, i31 %select_ln44_1" [conv_bckwd/main.cpp:43]   --->   Operation 379 'add' 'empty_60' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 32 <SV = 16> <Delay = 5.28>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_4_VITIS_LOOP_44_5_VITIS_LOOP_45_6_str"   --->   Operation 380 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_5_VITIS_LOOP_45_6_str"   --->   Operation 381 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i7 %add_ln47_1" [conv_bckwd/main.cpp:47]   --->   Operation 382 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln47_1, i2 0" [conv_bckwd/main.cpp:47]   --->   Operation 383 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i9 %tmp_2" [conv_bckwd/main.cpp:47]   --->   Operation 384 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (1.82ns)   --->   "%add_ln47_2 = add i30 %zext_ln47_4, i30 %zext_ln47_3" [conv_bckwd/main.cpp:47]   --->   Operation 385 'add' 'add_ln47_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_bckwd/main.cpp:45]   --->   Operation 386 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_60, i1 0" [conv_bckwd/main.cpp:43]   --->   Operation 387 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (2.55ns)   --->   "%empty_61 = add i32 %tmp_5, i32 %w_read" [conv_bckwd/main.cpp:43]   --->   Operation 388 'add' 'empty_61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %cmp74387, void %._crit_edge391, void %.lr.ph390" [conv_bckwd/main.cpp:46]   --->   Operation 389 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_61, i32 1, i32 31" [conv_bckwd/main.cpp:46]   --->   Operation 390 'partselect' 'trunc_ln6' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i31 %trunc_ln6" [conv_bckwd/main.cpp:46]   --->   Operation 391 'sext' 'sext_ln46' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln46" [conv_bckwd/main.cpp:46]   --->   Operation 392 'getelementptr' 'gmem_addr_2' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i32 %select_ln44" [conv_bckwd/main.cpp:47]   --->   Operation 393 'trunc' 'trunc_ln47_2' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i7 %trunc_ln47_2" [conv_bckwd/main.cpp:47]   --->   Operation 394 'zext' 'zext_ln47_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (1.73ns)   --->   "%add_ln47_3 = add i30 %add_ln47_2, i30 %zext_ln47_5" [conv_bckwd/main.cpp:47]   --->   Operation 395 'add' 'add_ln47_3' <Predicate = (cmp74387)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = trunc i30 %add_ln47_3" [conv_bckwd/main.cpp:47]   --->   Operation 396 'trunc' 'trunc_ln47_3' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = trunc i30 %add_ln47_3" [conv_bckwd/main.cpp:47]   --->   Operation 397 'trunc' 'trunc_ln47_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln47_4, i2 0" [conv_bckwd/main.cpp:47]   --->   Operation 398 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp74387)> <Delay = 0.00>
ST_32 : Operation 399 [1/1] (1.73ns)   --->   "%add_ln47_4 = add i10 %p_shl1_cast, i10 %trunc_ln47_3" [conv_bckwd/main.cpp:47]   --->   Operation 399 'add' 'add_ln47_4' <Predicate = (cmp74387)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 7.30>
ST_33 : Operation 400 [7/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 400 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 18> <Delay = 7.30>
ST_34 : Operation 401 [6/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 401 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 19> <Delay = 7.30>
ST_35 : Operation 402 [5/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 402 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 20> <Delay = 7.30>
ST_36 : Operation 403 [4/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 403 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 21> <Delay = 7.30>
ST_37 : Operation 404 [3/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 404 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 22> <Delay = 7.30>
ST_38 : Operation 405 [2/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 405 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 23> <Delay = 7.30>
ST_39 : Operation 406 [1/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 406 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 407 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [conv_bckwd/main.cpp:46]   --->   Operation 407 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 40 <SV = 24> <Delay = 2.52>
ST_40 : Operation 408 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln46, void %.split63, i31 0, void %.lr.ph390" [conv_bckwd/main.cpp:46]   --->   Operation 408 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 409 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %l, i31 1" [conv_bckwd/main.cpp:46]   --->   Operation 409 'add' 'add_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_bckwd/main.cpp:46]   --->   Operation 410 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 411 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 411 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 412 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_bckwd/main.cpp:46]   --->   Operation 412 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 413 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split63, void %._crit_edge391.loopexit" [conv_bckwd/main.cpp:46]   --->   Operation 414 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln47_5 = trunc i31 %l" [conv_bckwd/main.cpp:47]   --->   Operation 415 'trunc' 'trunc_ln47_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (1.73ns)   --->   "%add_ln47_5 = add i10 %add_ln47_4, i10 %trunc_ln47_5" [conv_bckwd/main.cpp:47]   --->   Operation 416 'add' 'add_ln47_5' <Predicate = (!icmp_ln46)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 25> <Delay = 7.30>
ST_41 : Operation 417 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_bckwd/main.cpp:47]   --->   Operation 417 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 26> <Delay = 3.25>
ST_42 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_bckwd/main.cpp:46]   --->   Operation 418 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i10 %add_ln47_5" [conv_bckwd/main.cpp:47]   --->   Operation 419 'zext' 'zext_ln47_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_42 : Operation 420 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln47_6" [conv_bckwd/main.cpp:47]   --->   Operation 420 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_42 : Operation 421 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %gmem_addr_2_read, i10 %wbuf_V_addr" [conv_bckwd/main.cpp:47]   --->   Operation 421 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_42 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 5.00>
ST_43 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge391"   --->   Operation 423 'br' 'br_ln0' <Predicate = (cmp74387)> <Delay = 0.00>
ST_43 : Operation 424 [1/1] (2.55ns)   --->   "%add_ln45 = add i32 %select_ln44, i32 1" [conv_bckwd/main.cpp:45]   --->   Operation 424 'add' 'add_ln45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 425 [1/1] (3.52ns)   --->   "%add_ln44_1 = add i64 %indvar_flatten10, i64 1" [conv_bckwd/main.cpp:44]   --->   Operation 425 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 426 [1/1] (1.48ns)   --->   "%select_ln44_4 = select i1 %icmp_ln44, i64 1, i64 %add_ln44_1" [conv_bckwd/main.cpp:44]   --->   Operation 426 'select' 'select_ln44_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 427 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 44 <SV = 12> <Delay = 6.91>
ST_44 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %empty_53" [conv_bckwd/main.cpp:56]   --->   Operation 428 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %sub_ln62_1" [conv_bckwd/main.cpp:56]   --->   Operation 429 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 430 [2/2] (6.91ns)   --->   "%mul_ln56 = mul i63 %zext_ln56, i63 %zext_ln56_1" [conv_bckwd/main.cpp:56]   --->   Operation 430 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 13> <Delay = 6.91>
ST_45 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln56 = sub i32 %W_read, i32 %FW_read" [conv_bckwd/main.cpp:56]   --->   Operation 431 'sub' 'sub_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 432 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outW = add i32 %sub_ln56, i32 1" [conv_bckwd/main.cpp:56]   --->   Operation 432 'add' 'outW' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 433 [1/1] (2.47ns)   --->   "%cmp106372 = icmp_sgt  i32 %outW, i32 0" [conv_bckwd/main.cpp:56]   --->   Operation 433 'icmp' 'cmp106372' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:62]   --->   Operation 434 'add' 'add_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 435 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln62 = sub i32 %add_ln62, i32 %FW_read" [conv_bckwd/main.cpp:62]   --->   Operation 435 'sub' 'sub_ln62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 436 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %sub_ln62" [conv_bckwd/main.cpp:62]   --->   Operation 436 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 437 [1/2] (6.91ns)   --->   "%mul_ln56 = mul i63 %zext_ln56, i63 %zext_ln56_1" [conv_bckwd/main.cpp:56]   --->   Operation 437 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 438 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [conv_bckwd/main.cpp:62]   --->   Operation 438 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 46 <SV = 14> <Delay = 3.49>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i63 0, void %._crit_edge406, i63 %add_ln62_3, void %._crit_edge376" [conv_bckwd/main.cpp:62]   --->   Operation 439 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %._crit_edge406, i31 %select_ln62_1, void %._crit_edge376" [conv_bckwd/main.cpp:62]   --->   Operation 440 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 441 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %._crit_edge406, i32 %add_ln63, void %._crit_edge376" [conv_bckwd/main.cpp:63]   --->   Operation 441 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 442 [1/1] (3.49ns)   --->   "%add_ln62_3 = add i63 %indvar_flatten44, i63 1" [conv_bckwd/main.cpp:62]   --->   Operation 442 'add' 'add_ln62_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 443 [1/1] (2.78ns)   --->   "%icmp_ln62 = icmp_eq  i63 %indvar_flatten44, i63 %mul_ln56" [conv_bckwd/main.cpp:62]   --->   Operation 443 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %._crit_edge381.loopexit, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:62]   --->   Operation 444 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 445 [1/1] (2.52ns)   --->   "%add_ln62_2 = add i31 %i_2, i31 1" [conv_bckwd/main.cpp:62]   --->   Operation 445 'add' 'add_ln62_2' <Predicate = (!icmp_ln62)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 446 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_2, i32 %sub_ln62_1" [conv_bckwd/main.cpp:63]   --->   Operation 446 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 447 [1/1] (0.73ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i31 %add_ln62_2, i31 %i_2" [conv_bckwd/main.cpp:62]   --->   Operation 447 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %select_ln62_1" [conv_bckwd/main.cpp:62]   --->   Operation 448 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_46 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln78 = br void %.lr.ph370.preheader" [conv_bckwd/main.cpp:78]   --->   Operation 449 'br' 'br_ln78' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 47 <SV = 15> <Delay = 6.91>
ST_47 : Operation 450 [2/2] (6.91ns)   --->   "%mul_ln62 = mul i31 %select_ln62_1, i31 %empty_62" [conv_bckwd/main.cpp:62]   --->   Operation 450 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 6.91>
ST_48 : Operation 451 [1/2] (6.91ns)   --->   "%mul_ln62 = mul i31 %select_ln62_1, i31 %empty_62" [conv_bckwd/main.cpp:62]   --->   Operation 451 'mul' 'mul_ln62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 3.22>
ST_49 : Operation 452 [1/1] (0.69ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i32 0, i32 %j_2" [conv_bckwd/main.cpp:62]   --->   Operation 452 'select' 'select_ln62' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %select_ln62" [conv_bckwd/main.cpp:63]   --->   Operation 453 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 454 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln63, i31 %mul_ln62" [conv_bckwd/main.cpp:63]   --->   Operation 454 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 6.91>
ST_50 : Operation 455 [2/2] (6.91ns)   --->   "%empty_65 = mul i31 %empty_63, i31 %tmp" [conv_bckwd/main.cpp:62]   --->   Operation 455 'mul' 'empty_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 6.91>
ST_51 : Operation 456 [1/2] (6.91ns)   --->   "%empty_65 = mul i31 %empty_63, i31 %tmp" [conv_bckwd/main.cpp:62]   --->   Operation 456 'mul' 'empty_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 4.17>
ST_52 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_8_VITIS_LOOP_63_9_str"   --->   Operation 457 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %trunc_ln62" [conv_bckwd/main.cpp:65]   --->   Operation 458 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 459 [1/1] (4.17ns)   --->   "%mul_ln65 = mul i10 %zext_ln65, i10 100" [conv_bckwd/main.cpp:65]   --->   Operation 459 'mul' 'mul_ln65' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %mul_ln65" [conv_bckwd/main.cpp:63]   --->   Operation 460 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [conv_bckwd/main.cpp:63]   --->   Operation 461 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_65, i1 0" [conv_bckwd/main.cpp:62]   --->   Operation 462 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 463 [1/1] (2.55ns)   --->   "%empty_66 = add i32 %tmp_7, i32 %dy_read" [conv_bckwd/main.cpp:62]   --->   Operation 463 'add' 'empty_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %cmp106372, void %._crit_edge376, void %.lr.ph375" [conv_bckwd/main.cpp:64]   --->   Operation 464 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_66, i32 1, i32 31" [conv_bckwd/main.cpp:64]   --->   Operation 465 'partselect' 'trunc_ln9' <Predicate = (cmp106372)> <Delay = 0.00>
ST_52 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i31 %trunc_ln9" [conv_bckwd/main.cpp:64]   --->   Operation 466 'sext' 'sext_ln64' <Predicate = (cmp106372)> <Delay = 0.00>
ST_52 : Operation 467 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln64" [conv_bckwd/main.cpp:64]   --->   Operation 467 'getelementptr' 'gmem_addr_1' <Predicate = (cmp106372)> <Delay = 0.00>

State 53 <SV = 21> <Delay = 7.30>
ST_53 : Operation 468 [7/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 468 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 22> <Delay = 7.30>
ST_54 : Operation 469 [6/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 469 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 470 [5/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 470 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 24> <Delay = 7.30>
ST_56 : Operation 471 [4/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 471 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %select_ln62" [conv_bckwd/main.cpp:65]   --->   Operation 472 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i9 %trunc_ln65" [conv_bckwd/main.cpp:65]   --->   Operation 473 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 474 [1/1] (2.25ns) (grouped into DSP with root node mul_ln64)   --->   "%add_ln65 = add i11 %zext_ln63, i11 %zext_ln65_1" [conv_bckwd/main.cpp:65]   --->   Operation 474 'add' 'add_ln65' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 475 [1/1] (0.00ns) (grouped into DSP with root node mul_ln64)   --->   "%zext_ln64 = zext i11 %add_ln65" [conv_bckwd/main.cpp:64]   --->   Operation 475 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 476 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 100" [conv_bckwd/main.cpp:64]   --->   Operation 476 'mul' 'mul_ln64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 25> <Delay = 7.30>
ST_57 : Operation 477 [3/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 477 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 478 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 100" [conv_bckwd/main.cpp:64]   --->   Operation 478 'mul' 'mul_ln64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 479 [2/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 479 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 480 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 100" [conv_bckwd/main.cpp:64]   --->   Operation 480 'mul' 'mul_ln64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 27> <Delay = 7.30>
ST_59 : Operation 481 [1/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 481 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 482 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 100" [conv_bckwd/main.cpp:64]   --->   Operation 482 'mul' 'mul_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 483 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [conv_bckwd/main.cpp:64]   --->   Operation 483 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 60 <SV = 28> <Delay = 2.55>
ST_60 : Operation 484 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln64, void %.split57, i32 0, void %.lr.ph375" [conv_bckwd/main.cpp:64]   --->   Operation 484 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 485 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %k_2, i32 1" [conv_bckwd/main.cpp:64]   --->   Operation 485 'add' 'add_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 486 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 486 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 487 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_eq  i32 %k_2, i32 %sub_ln62" [conv_bckwd/main.cpp:64]   --->   Operation 487 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split57, void %._crit_edge376.loopexit" [conv_bckwd/main.cpp:64]   --->   Operation 488 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %k_2" [conv_bckwd/main.cpp:65]   --->   Operation 489 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_60 : Operation 490 [1/1] (2.07ns)   --->   "%add_ln65_1 = add i16 %mul_ln64, i16 %trunc_ln65_1" [conv_bckwd/main.cpp:65]   --->   Operation 490 'add' 'add_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 29> <Delay = 7.30>
ST_61 : Operation 491 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_bckwd/main.cpp:65]   --->   Operation 491 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 30> <Delay = 3.25>
ST_62 : Operation 492 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_bckwd/main.cpp:64]   --->   Operation 492 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_62 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i16 %add_ln65_1" [conv_bckwd/main.cpp:65]   --->   Operation 493 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_62 : Operation 494 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln65_2" [conv_bckwd/main.cpp:65]   --->   Operation 494 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_62 : Operation 495 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %gmem_addr_1_read, i16 %dybuf_V_addr" [conv_bckwd/main.cpp:65]   --->   Operation 495 'store' 'store_ln65' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_62 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 496 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 63 <SV = 29> <Delay = 2.55>
ST_63 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge376"   --->   Operation 497 'br' 'br_ln0' <Predicate = (cmp106372)> <Delay = 0.00>
ST_63 : Operation 498 [1/1] (2.55ns)   --->   "%add_ln63 = add i32 %select_ln62, i32 1" [conv_bckwd/main.cpp:63]   --->   Operation 498 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 499 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 64 <SV = 15> <Delay = 6.91>
ST_64 : Operation 500 [1/1] (0.00ns)   --->   "%indvar_flatten78 = phi i95 %add_ln78_1, void %._crit_edge356, i95 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:78]   --->   Operation 500 'phi' 'indvar_flatten78' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 501 [1/1] (0.00ns)   --->   "%j_3 = phi i32 %select_ln79_3, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:79]   --->   Operation 501 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 502 [1/1] (4.40ns)   --->   "%add_ln78_1 = add i95 %indvar_flatten78, i95 1" [conv_bckwd/main.cpp:78]   --->   Operation 502 'add' 'add_ln78_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %j_3" [conv_bckwd/main.cpp:79]   --->   Operation 503 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 504 [2/2] (6.91ns)   --->   "%empty_67 = mul i31 %trunc_ln79, i31 %empty_54" [conv_bckwd/main.cpp:79]   --->   Operation 504 'mul' 'empty_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %j_3" [conv_bckwd/main.cpp:82]   --->   Operation 505 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 506 [1/1] (3.11ns)   --->   "%icmp_ln78 = icmp_eq  i95 %indvar_flatten78, i95 %bound15" [conv_bckwd/main.cpp:78]   --->   Operation 506 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 6.91>
ST_65 : Operation 507 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %select_ln78_1, void %._crit_edge356, i31 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:78]   --->   Operation 507 'phi' 'i_3' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_65 : Operation 508 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i64 %select_ln79_4, void %._crit_edge356, i64 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:79]   --->   Operation 508 'phi' 'indvar_flatten55' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_65 : Operation 509 [1/1] (0.00ns)   --->   "%k_3 = phi i32 %add_ln80, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader" [conv_bckwd/main.cpp:80]   --->   Operation 509 'phi' 'k_3' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_65 : Operation 510 [1/2] (6.91ns)   --->   "%empty_67 = mul i31 %trunc_ln79, i31 %empty_54" [conv_bckwd/main.cpp:79]   --->   Operation 510 'mul' 'empty_67' <Predicate = (icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %._crit_edge366.loopexit, void %._crit_edge371.loopexit" [conv_bckwd/main.cpp:78]   --->   Operation 511 'br' 'br_ln78' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_65 : Operation 512 [1/1] (2.52ns)   --->   "%add_ln78 = add i31 %i_3, i31 1" [conv_bckwd/main.cpp:78]   --->   Operation 512 'add' 'add_ln78' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 513 [1/1] (2.77ns)   --->   "%icmp_ln79 = icmp_eq  i64 %indvar_flatten55, i64 %bound4" [conv_bckwd/main.cpp:79]   --->   Operation 513 'icmp' 'icmp_ln79' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 514 [1/1] (0.73ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i31 %add_ln78, i31 %i_3" [conv_bckwd/main.cpp:78]   --->   Operation 514 'select' 'select_ln78_1' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i31 %select_ln78_1" [conv_bckwd/main.cpp:78]   --->   Operation 515 'trunc' 'trunc_ln78' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.00>
ST_65 : Operation 516 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %k_3, i32 %FH_read" [conv_bckwd/main.cpp:80]   --->   Operation 516 'icmp' 'icmp_ln80' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 517 [1/1] (0.99ns)   --->   "%select_ln78_4 = select i1 %icmp_ln79, i1 %icmp_ln45, i1 %icmp_ln80" [conv_bckwd/main.cpp:78]   --->   Operation 517 'select' 'select_ln78_4' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79 = or i1 %select_ln78_4, i1 %icmp_ln79" [conv_bckwd/main.cpp:79]   --->   Operation 518 'or' 'or_ln79' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 519 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln79, i32 0, i32 %k_3" [conv_bckwd/main.cpp:79]   --->   Operation 519 'select' 'select_ln79' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %select_ln79" [conv_bckwd/main.cpp:80]   --->   Operation 520 'trunc' 'trunc_ln80' <Predicate = (icmp_ln43 & !icmp_ln78)> <Delay = 0.00>
ST_65 : Operation 521 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge371"   --->   Operation 521 'br' 'br_ln0' <Predicate = (icmp_ln43 & icmp_ln78)> <Delay = 1.58>
ST_65 : Operation 522 [1/1] (0.00ns)   --->   "%add100645 = phi i32 %sub_ln56_1, void %._crit_edge406.thread, i32 %outW, void %._crit_edge371.loopexit"   --->   Operation 522 'phi' 'add100645' <Predicate = (icmp_ln78) | (!icmp_ln43)> <Delay = 0.00>
ST_65 : Operation 523 [1/1] (2.55ns)   --->   "%add_ln55 = add i32 %H_read, i32 1" [conv_bckwd/main.cpp:55]   --->   Operation 523 'add' 'add_ln55' <Predicate = (icmp_ln78) | (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 524 [1/1] (2.55ns)   --->   "%outH = sub i32 %add_ln55, i32 %FH_read" [conv_bckwd/main.cpp:55]   --->   Operation 524 'sub' 'outH' <Predicate = (icmp_ln78) | (!icmp_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 525 [1/1] (1.58ns)   --->   "%br_ln88 = br void" [conv_bckwd/main.cpp:88]   --->   Operation 525 'br' 'br_ln88' <Predicate = (icmp_ln78) | (!icmp_ln43)> <Delay = 1.58>

State 66 <SV = 17> <Delay = 6.91>
ST_66 : Operation 526 [1/1] (0.69ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i32 0, i32 %j_3" [conv_bckwd/main.cpp:78]   --->   Operation 526 'select' 'select_ln78' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 527 [2/2] (6.91ns)   --->   "%mul_ln78 = mul i31 %select_ln78_1, i31 %empty_55" [conv_bckwd/main.cpp:78]   --->   Operation 527 'mul' 'mul_ln78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %trunc_ln78" [conv_bckwd/main.cpp:82]   --->   Operation 528 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln78, i2 0" [conv_bckwd/main.cpp:82]   --->   Operation 529 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i5 %tmp_9" [conv_bckwd/main.cpp:82]   --->   Operation 530 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 531 [1/1] (1.78ns)   --->   "%add_ln82 = add i6 %zext_ln82_1, i6 %zext_ln82" [conv_bckwd/main.cpp:82]   --->   Operation 531 'add' 'add_ln82' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%zext_ln79 = zext i6 %add_ln82" [conv_bckwd/main.cpp:79]   --->   Operation 532 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%select_ln78_3 = select i1 %icmp_ln79, i5 0, i5 %trunc_ln82" [conv_bckwd/main.cpp:78]   --->   Operation 533 'select' 'select_ln78_3' <Predicate = (!select_ln78_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 534 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %select_ln78, i32 1" [conv_bckwd/main.cpp:79]   --->   Operation 534 'add' 'add_ln79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %add_ln79" [conv_bckwd/main.cpp:79]   --->   Operation 535 'trunc' 'trunc_ln79_1' <Predicate = (select_ln78_4)> <Delay = 0.00>
ST_66 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%trunc_ln82_1 = trunc i32 %add_ln79" [conv_bckwd/main.cpp:82]   --->   Operation 536 'trunc' 'trunc_ln82_1' <Predicate = (select_ln78_4)> <Delay = 0.00>
ST_66 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%select_ln79_2 = select i1 %select_ln78_4, i5 %trunc_ln82_1, i5 %select_ln78_3" [conv_bckwd/main.cpp:79]   --->   Operation 537 'select' 'select_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%zext_ln82_2 = zext i5 %select_ln79_2" [conv_bckwd/main.cpp:82]   --->   Operation 538 'zext' 'zext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 539 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln82_1 = add i7 %zext_ln79, i7 %zext_ln82_2" [conv_bckwd/main.cpp:82]   --->   Operation 539 'add' 'add_ln82_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 540 [1/1] (0.69ns)   --->   "%select_ln79_3 = select i1 %select_ln78_4, i32 %add_ln79, i32 %select_ln78" [conv_bckwd/main.cpp:79]   --->   Operation 540 'select' 'select_ln79_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 541 [2/2] (6.91ns)   --->   "%empty_70 = mul i31 %trunc_ln80, i31 %trunc_ln43" [conv_bckwd/main.cpp:80]   --->   Operation 541 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 6.91>
ST_67 : Operation 542 [1/2] (6.91ns)   --->   "%mul_ln78 = mul i31 %select_ln78_1, i31 %empty_55" [conv_bckwd/main.cpp:78]   --->   Operation 542 'mul' 'mul_ln78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 543 [2/2] (6.91ns)   --->   "%p_mid153 = mul i31 %trunc_ln79_1, i31 %empty_54" [conv_bckwd/main.cpp:79]   --->   Operation 543 'mul' 'p_mid153' <Predicate = (select_ln78_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 544 [1/2] (6.91ns)   --->   "%empty_70 = mul i31 %trunc_ln80, i31 %trunc_ln43" [conv_bckwd/main.cpp:80]   --->   Operation 544 'mul' 'empty_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 6.91>
ST_68 : Operation 545 [1/2] (6.91ns)   --->   "%p_mid153 = mul i31 %trunc_ln79_1, i31 %empty_54" [conv_bckwd/main.cpp:79]   --->   Operation 545 'mul' 'p_mid153' <Predicate = (select_ln78_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 5.07>
ST_69 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%select_ln78_2 = select i1 %icmp_ln79, i31 0, i31 %empty_67" [conv_bckwd/main.cpp:78]   --->   Operation 546 'select' 'select_ln78_2' <Predicate = (!select_ln78_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 547 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %select_ln78_4, i31 %p_mid153, i31 %select_ln78_2" [conv_bckwd/main.cpp:79]   --->   Operation 547 'select' 'select_ln79_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i31 %mul_ln78, i31 %empty_70" [conv_bckwd/main.cpp:78]   --->   Operation 548 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 549 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_71 = add i31 %tmp2, i31 %select_ln79_1" [conv_bckwd/main.cpp:78]   --->   Operation 549 'add' 'empty_71' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 70 <SV = 21> <Delay = 5.28>
ST_70 : Operation 550 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_VITIS_LOOP_80_13_str"   --->   Operation 550 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 551 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_79_12_VITIS_LOOP_80_13_str"   --->   Operation 551 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i7 %add_ln82_1" [conv_bckwd/main.cpp:82]   --->   Operation 552 'zext' 'zext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln82_1, i2 0" [conv_bckwd/main.cpp:82]   --->   Operation 553 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i9 %tmp_4" [conv_bckwd/main.cpp:82]   --->   Operation 554 'zext' 'zext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 555 [1/1] (1.82ns)   --->   "%add_ln82_2 = add i30 %zext_ln82_4, i30 %zext_ln82_3" [conv_bckwd/main.cpp:82]   --->   Operation 555 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 556 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv_bckwd/main.cpp:80]   --->   Operation 556 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_71, i1 0" [conv_bckwd/main.cpp:78]   --->   Operation 557 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 558 [1/1] (2.55ns)   --->   "%empty_72 = add i32 %tmp_s, i32 %dw_read" [conv_bckwd/main.cpp:78]   --->   Operation 558 'add' 'empty_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %cmp74387, void %._crit_edge356, void %.lr.ph355" [conv_bckwd/main.cpp:81]   --->   Operation 559 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_72, i32 1, i32 31" [conv_bckwd/main.cpp:81]   --->   Operation 560 'partselect' 'trunc_ln' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i31 %trunc_ln" [conv_bckwd/main.cpp:81]   --->   Operation 561 'sext' 'sext_ln81' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 562 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln81" [conv_bckwd/main.cpp:81]   --->   Operation 562 'getelementptr' 'gmem_addr_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i32 %select_ln79" [conv_bckwd/main.cpp:82]   --->   Operation 563 'trunc' 'trunc_ln82_2' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i7 %trunc_ln82_2" [conv_bckwd/main.cpp:82]   --->   Operation 564 'zext' 'zext_ln82_5' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 565 [1/1] (1.73ns)   --->   "%add_ln82_3 = add i30 %add_ln82_2, i30 %zext_ln82_5" [conv_bckwd/main.cpp:82]   --->   Operation 565 'add' 'add_ln82_3' <Predicate = (cmp74387)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = trunc i30 %add_ln82_3" [conv_bckwd/main.cpp:82]   --->   Operation 566 'trunc' 'trunc_ln82_3' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln82_4 = trunc i30 %add_ln82_3" [conv_bckwd/main.cpp:82]   --->   Operation 567 'trunc' 'trunc_ln82_4' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 568 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln82_4, i2 0" [conv_bckwd/main.cpp:82]   --->   Operation 568 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp74387)> <Delay = 0.00>
ST_70 : Operation 569 [1/1] (1.73ns)   --->   "%add_ln82_4 = add i10 %p_shl3_cast, i10 %trunc_ln82_3" [conv_bckwd/main.cpp:82]   --->   Operation 569 'add' 'add_ln82_4' <Predicate = (cmp74387)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 7.30>
ST_71 : Operation 570 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 570 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 23> <Delay = 7.30>
ST_72 : Operation 571 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 571 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 24> <Delay = 7.30>
ST_73 : Operation 572 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 572 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 25> <Delay = 7.30>
ST_74 : Operation 573 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 573 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 26> <Delay = 7.30>
ST_75 : Operation 574 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 574 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 27> <Delay = 7.30>
ST_76 : Operation 575 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 575 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 28> <Delay = 7.30>
ST_77 : Operation 576 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 576 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 577 [1/1] (1.58ns)   --->   "%br_ln81 = br void" [conv_bckwd/main.cpp:81]   --->   Operation 577 'br' 'br_ln81' <Predicate = true> <Delay = 1.58>

State 78 <SV = 29> <Delay = 2.52>
ST_78 : Operation 578 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln81, void %.split49, i31 0, void %.lr.ph355" [conv_bckwd/main.cpp:81]   --->   Operation 578 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 579 [1/1] (2.52ns)   --->   "%add_ln81 = add i31 %l_1, i31 1" [conv_bckwd/main.cpp:81]   --->   Operation 579 'add' 'add_ln81' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 580 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_bckwd/main.cpp:81]   --->   Operation 580 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 581 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 581 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 582 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_bckwd/main.cpp:81]   --->   Operation 582 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 583 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 583 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split49, void %._crit_edge356.loopexit" [conv_bckwd/main.cpp:81]   --->   Operation 584 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln82_5 = trunc i31 %l_1" [conv_bckwd/main.cpp:82]   --->   Operation 585 'trunc' 'trunc_ln82_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_78 : Operation 586 [1/1] (1.73ns)   --->   "%add_ln82_5 = add i10 %add_ln82_4, i10 %trunc_ln82_5" [conv_bckwd/main.cpp:82]   --->   Operation 586 'add' 'add_ln82_5' <Predicate = (!icmp_ln81)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 7.30>
ST_79 : Operation 587 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [conv_bckwd/main.cpp:82]   --->   Operation 587 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 31> <Delay = 3.25>
ST_80 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_bckwd/main.cpp:81]   --->   Operation 588 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_80 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i10 %add_ln82_5" [conv_bckwd/main.cpp:82]   --->   Operation 589 'zext' 'zext_ln82_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_80 : Operation 590 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln82_6" [conv_bckwd/main.cpp:82]   --->   Operation 590 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_80 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln82 = store i16 %gmem_addr_4_read, i10 %dwbuf_V_addr" [conv_bckwd/main.cpp:82]   --->   Operation 591 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_80 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 592 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 81 <SV = 30> <Delay = 5.00>
ST_81 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge356"   --->   Operation 593 'br' 'br_ln0' <Predicate = (cmp74387)> <Delay = 0.00>
ST_81 : Operation 594 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %select_ln79, i32 1" [conv_bckwd/main.cpp:80]   --->   Operation 594 'add' 'add_ln80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 595 [1/1] (3.52ns)   --->   "%add_ln79_1 = add i64 %indvar_flatten55, i64 1" [conv_bckwd/main.cpp:79]   --->   Operation 595 'add' 'add_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 596 [1/1] (1.48ns)   --->   "%select_ln79_4 = select i1 %icmp_ln79, i64 1, i64 %add_ln79_1" [conv_bckwd/main.cpp:79]   --->   Operation 596 'select' 'select_ln79_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph370.preheader"   --->   Operation 597 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 82 <SV = 17> <Delay = 3.52>
ST_82 : Operation 598 [1/1] (0.00ns)   --->   "%indvar_flatten89 = phi i64 0, void %._crit_edge371, i64 %add_ln88_1, void %._crit_edge341" [conv_bckwd/main.cpp:88]   --->   Operation 598 'phi' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 599 [1/1] (0.00ns)   --->   "%i_4 = phi i32 0, void %._crit_edge371, i32 %select_ln88_1, void %._crit_edge341" [conv_bckwd/main.cpp:88]   --->   Operation 599 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 600 [1/1] (0.00ns)   --->   "%j_4 = phi i32 0, void %._crit_edge371, i32 %add_ln89, void %._crit_edge341" [conv_bckwd/main.cpp:89]   --->   Operation 600 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 601 [1/1] (3.52ns)   --->   "%add_ln88_1 = add i64 %indvar_flatten89, i64 1" [conv_bckwd/main.cpp:88]   --->   Operation 601 'add' 'add_ln88_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 602 [1/1] (2.77ns)   --->   "%icmp_ln88 = icmp_eq  i64 %indvar_flatten89, i64 %bound" [conv_bckwd/main.cpp:88]   --->   Operation 602 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge346.loopexit, void %._crit_edge351.loopexit" [conv_bckwd/main.cpp:88]   --->   Operation 603 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 604 [1/1] (2.55ns)   --->   "%add_ln88 = add i32 %i_4, i32 1" [conv_bckwd/main.cpp:88]   --->   Operation 604 'add' 'add_ln88' <Predicate = (!icmp_ln88)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 605 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %j_4, i32 %H_read" [conv_bckwd/main.cpp:89]   --->   Operation 605 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln88)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 606 [1/1] (0.69ns)   --->   "%select_ln88 = select i1 %icmp_ln89, i32 0, i32 %j_4" [conv_bckwd/main.cpp:88]   --->   Operation 606 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 607 [1/1] (0.69ns)   --->   "%select_ln88_1 = select i1 %icmp_ln89, i32 %add_ln88, i32 %i_4" [conv_bckwd/main.cpp:88]   --->   Operation 607 'select' 'select_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %select_ln88_1" [conv_bckwd/main.cpp:88]   --->   Operation 608 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_82 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i32 %select_ln88_1" [conv_bckwd/main.cpp:88]   --->   Operation 609 'trunc' 'trunc_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_82 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %select_ln88" [conv_bckwd/main.cpp:89]   --->   Operation 610 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_82 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln43, void %._crit_edge301, void %.lr.ph335" [conv_bckwd/main.cpp:97]   --->   Operation 611 'br' 'br_ln97' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 83 <SV = 18> <Delay = 6.91>
ST_83 : Operation 612 [2/2] (6.91ns)   --->   "%mul_ln88 = mul i31 %trunc_ln88, i31 %empty_47" [conv_bckwd/main.cpp:88]   --->   Operation 612 'mul' 'mul_ln88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 613 [2/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln89, i31 %trunc_ln33" [conv_bckwd/main.cpp:89]   --->   Operation 613 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 19> <Delay = 6.91>
ST_84 : Operation 614 [1/2] (6.91ns)   --->   "%mul_ln88 = mul i31 %trunc_ln88, i31 %empty_47" [conv_bckwd/main.cpp:88]   --->   Operation 614 'mul' 'mul_ln88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 615 [1/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln89, i31 %trunc_ln33" [conv_bckwd/main.cpp:89]   --->   Operation 615 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 20> <Delay = 5.07>
ST_85 : Operation 616 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_15_VITIS_LOOP_89_16_str"   --->   Operation 616 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %trunc_ln88_1" [conv_bckwd/main.cpp:91]   --->   Operation 617 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 618 [1/1] (4.17ns)   --->   "%mul_ln91 = mul i10 %zext_ln91, i10 100" [conv_bckwd/main.cpp:91]   --->   Operation 618 'mul' 'mul_ln91' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i10 %mul_ln91" [conv_bckwd/main.cpp:89]   --->   Operation 619 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_bckwd/main.cpp:89]   --->   Operation 620 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 621 [1/1] (2.52ns)   --->   "%empty_76 = add i31 %empty_75, i31 %mul_ln88" [conv_bckwd/main.cpp:89]   --->   Operation 621 'add' 'empty_76' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_76, i1 0" [conv_bckwd/main.cpp:89]   --->   Operation 622 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 623 [1/1] (2.55ns)   --->   "%empty_77 = add i32 %tmp_6, i32 %dx_read" [conv_bckwd/main.cpp:89]   --->   Operation 623 'add' 'empty_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %cmp56407, void %._crit_edge341, void %.lr.ph340" [conv_bckwd/main.cpp:90]   --->   Operation 624 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_77, i32 1, i32 31" [conv_bckwd/main.cpp:90]   --->   Operation 625 'partselect' 'trunc_ln2' <Predicate = (cmp56407)> <Delay = 0.00>
ST_85 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i31 %trunc_ln2" [conv_bckwd/main.cpp:90]   --->   Operation 626 'sext' 'sext_ln90' <Predicate = (cmp56407)> <Delay = 0.00>
ST_85 : Operation 627 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln90" [conv_bckwd/main.cpp:90]   --->   Operation 627 'getelementptr' 'gmem_addr_5' <Predicate = (cmp56407)> <Delay = 0.00>

State 86 <SV = 21> <Delay = 7.30>
ST_86 : Operation 628 [7/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 628 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 22> <Delay = 7.30>
ST_87 : Operation 629 [6/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 629 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 23> <Delay = 7.30>
ST_88 : Operation 630 [5/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 630 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 24> <Delay = 7.30>
ST_89 : Operation 631 [4/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 631 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %select_ln88" [conv_bckwd/main.cpp:91]   --->   Operation 632 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i9 %trunc_ln91" [conv_bckwd/main.cpp:91]   --->   Operation 633 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 634 [1/1] (2.25ns) (grouped into DSP with root node mul_ln90)   --->   "%add_ln91 = add i11 %zext_ln89, i11 %zext_ln91_1" [conv_bckwd/main.cpp:91]   --->   Operation 634 'add' 'add_ln91' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 635 [1/1] (0.00ns) (grouped into DSP with root node mul_ln90)   --->   "%zext_ln90 = zext i11 %add_ln91" [conv_bckwd/main.cpp:90]   --->   Operation 635 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 636 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln90 = mul i16 %zext_ln90, i16 100" [conv_bckwd/main.cpp:90]   --->   Operation 636 'mul' 'mul_ln90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 25> <Delay = 7.30>
ST_90 : Operation 637 [3/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 637 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 638 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln90 = mul i16 %zext_ln90, i16 100" [conv_bckwd/main.cpp:90]   --->   Operation 638 'mul' 'mul_ln90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 26> <Delay = 7.30>
ST_91 : Operation 639 [2/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 639 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 640 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln90 = mul i16 %zext_ln90, i16 100" [conv_bckwd/main.cpp:90]   --->   Operation 640 'mul' 'mul_ln90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 27> <Delay = 7.30>
ST_92 : Operation 641 [1/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 641 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 642 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln90 = mul i16 %zext_ln90, i16 100" [conv_bckwd/main.cpp:90]   --->   Operation 642 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 643 [1/1] (1.58ns)   --->   "%br_ln90 = br void" [conv_bckwd/main.cpp:90]   --->   Operation 643 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 93 <SV = 28> <Delay = 2.52>
ST_93 : Operation 644 [1/1] (0.00ns)   --->   "%k_4 = phi i31 %add_ln90, void %.split43, i31 0, void %.lr.ph340" [conv_bckwd/main.cpp:90]   --->   Operation 644 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 645 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %k_4, i31 1" [conv_bckwd/main.cpp:90]   --->   Operation 645 'add' 'add_ln90' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 646 [1/1] (0.00ns)   --->   "%k_4_cast = zext i31 %k_4" [conv_bckwd/main.cpp:90]   --->   Operation 646 'zext' 'k_4_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 647 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 647 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 648 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %k_4_cast, i32 %W_read" [conv_bckwd/main.cpp:90]   --->   Operation 648 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 649 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 649 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split43, void %._crit_edge341.loopexit" [conv_bckwd/main.cpp:90]   --->   Operation 650 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = trunc i31 %k_4" [conv_bckwd/main.cpp:91]   --->   Operation 651 'trunc' 'trunc_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_93 : Operation 652 [1/1] (2.07ns)   --->   "%add_ln91_1 = add i16 %mul_ln90, i16 %trunc_ln91_1" [conv_bckwd/main.cpp:91]   --->   Operation 652 'add' 'add_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 29> <Delay = 7.30>
ST_94 : Operation 653 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5" [conv_bckwd/main.cpp:91]   --->   Operation 653 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln90)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 30> <Delay = 3.25>
ST_95 : Operation 654 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_bckwd/main.cpp:90]   --->   Operation 654 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i16 %add_ln91_1" [conv_bckwd/main.cpp:91]   --->   Operation 655 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 656 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln91_2" [conv_bckwd/main.cpp:91]   --->   Operation 656 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_95 : Operation 657 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %gmem_addr_5_read, i16 %dxbuf_V_addr" [conv_bckwd/main.cpp:91]   --->   Operation 657 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_95 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 658 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 2.55>
ST_96 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge341"   --->   Operation 659 'br' 'br_ln0' <Predicate = (cmp56407)> <Delay = 0.00>
ST_96 : Operation 660 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %select_ln88, i32 1" [conv_bckwd/main.cpp:89]   --->   Operation 660 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 661 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 18> <Delay = 7.30>
ST_97 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %F_read" [conv_bckwd/main.cpp:97]   --->   Operation 662 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_bckwd/main.cpp:97]   --->   Operation 663 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i31 %trunc_ln1" [conv_bckwd/main.cpp:97]   --->   Operation 664 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 665 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln97" [conv_bckwd/main.cpp:97]   --->   Operation 665 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 666 [1/1] (7.30ns)   --->   "%empty_78 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_bckwd/main.cpp:97]   --->   Operation 666 'writereq' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 667 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_bckwd/main.cpp:97]   --->   Operation 667 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 98 <SV = 19> <Delay = 2.52>
ST_98 : Operation 668 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln97, void %.split41, i31 0, void %.lr.ph335" [conv_bckwd/main.cpp:97]   --->   Operation 668 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 669 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %i_5, i31 1" [conv_bckwd/main.cpp:97]   --->   Operation 669 'add' 'add_ln97' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 670 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 671 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i31 %i_5, i31 %trunc_ln97" [conv_bckwd/main.cpp:97]   --->   Operation 671 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 672 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 672 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split41, void %.lr.ph330" [conv_bckwd/main.cpp:97]   --->   Operation 673 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i31 %i_5" [conv_bckwd/main.cpp:98]   --->   Operation 674 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_98 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %trunc_ln98" [conv_bckwd/main.cpp:98]   --->   Operation 675 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_98 : Operation 676 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln98" [conv_bckwd/main.cpp:98]   --->   Operation 676 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_98 : Operation 677 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr" [conv_bckwd/main.cpp:98]   --->   Operation 677 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 99 <SV = 20> <Delay = 2.32>
ST_99 : Operation 678 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr" [conv_bckwd/main.cpp:98]   --->   Operation 678 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 100 <SV = 21> <Delay = 7.30>
ST_100 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_bckwd/main.cpp:97]   --->   Operation 679 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_100 : Operation 680 [1/1] (7.30ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dbbuf_V_load, i2 3" [conv_bckwd/main.cpp:98]   --->   Operation 680 'write' 'write_ln98' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 681 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 101 <SV = 20> <Delay = 7.30>
ST_101 : Operation 682 [5/5] (7.30ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:103]   --->   Operation 682 'writeresp' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 683 [1/1] (2.47ns)   --->   "%cmp229322 = icmp_sgt  i32 %outH, i32 0" [conv_bckwd/main.cpp:55]   --->   Operation 683 'icmp' 'cmp229322' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 684 [1/1] (2.47ns)   --->   "%cmp231317 = icmp_sgt  i32 %add100645, i32 0" [conv_bckwd/main.cpp:56]   --->   Operation 684 'icmp' 'cmp231317' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 685 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_ne  i32 %add_ln55, i32 %FH_read" [conv_bckwd/main.cpp:104]   --->   Operation 685 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 686 [1/1] (0.69ns)   --->   "%select_ln104 = select i1 %icmp_ln104, i32 %outH, i32 1" [conv_bckwd/main.cpp:104]   --->   Operation 686 'select' 'select_ln104' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i32 %FH_read" [conv_bckwd/main.cpp:103]   --->   Operation 687 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i32 %FW_read" [conv_bckwd/main.cpp:103]   --->   Operation 688 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 689 [2/2] (6.91ns)   --->   "%mul_ln103 = mul i64 %zext_ln103, i64 %zext_ln103_1" [conv_bckwd/main.cpp:103]   --->   Operation 689 'mul' 'mul_ln103' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 21> <Delay = 7.30>
ST_102 : Operation 690 [4/5] (7.30ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:103]   --->   Operation 690 'writeresp' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 691 [1/2] (6.91ns)   --->   "%mul_ln103 = mul i64 %zext_ln103, i64 %zext_ln103_1" [conv_bckwd/main.cpp:103]   --->   Operation 691 'mul' 'mul_ln103' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 22> <Delay = 7.30>
ST_103 : Operation 692 [3/5] (7.30ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:103]   --->   Operation 692 'writeresp' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i32 %C_read" [conv_bckwd/main.cpp:103]   --->   Operation 693 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i64 %mul_ln103" [conv_bckwd/main.cpp:103]   --->   Operation 694 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 695 [5/5] (6.97ns)   --->   "%mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3" [conv_bckwd/main.cpp:103]   --->   Operation 695 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 23> <Delay = 7.30>
ST_104 : Operation 696 [2/5] (7.30ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:103]   --->   Operation 696 'writeresp' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 697 [4/5] (6.97ns)   --->   "%mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3" [conv_bckwd/main.cpp:103]   --->   Operation 697 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 24> <Delay = 7.30>
ST_105 : Operation 698 [1/5] (7.30ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_bckwd/main.cpp:103]   --->   Operation 698 'writeresp' 'empty_80' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 699 [3/5] (6.97ns)   --->   "%mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3" [conv_bckwd/main.cpp:103]   --->   Operation 699 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 25> <Delay = 6.97>
ST_106 : Operation 700 [2/5] (6.97ns)   --->   "%mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3" [conv_bckwd/main.cpp:103]   --->   Operation 700 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 26> <Delay = 6.97>
ST_107 : Operation 701 [1/1] (2.55ns)   --->   "%add_ln103 = add i32 %W_read, i32 1" [conv_bckwd/main.cpp:103]   --->   Operation 701 'add' 'add_ln103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 702 [1/1] (2.55ns)   --->   "%sub_ln103 = sub i32 %add_ln103, i32 %FW_read" [conv_bckwd/main.cpp:103]   --->   Operation 702 'sub' 'sub_ln103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %FH_read" [conv_bckwd/main.cpp:103]   --->   Operation 703 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 704 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_ne  i32 %add_ln103, i32 %FW_read" [conv_bckwd/main.cpp:105]   --->   Operation 704 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 705 [1/1] (0.69ns)   --->   "%select_ln105 = select i1 %icmp_ln105, i32 %sub_ln103, i32 1" [conv_bckwd/main.cpp:105]   --->   Operation 705 'select' 'select_ln105' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 706 [1/5] (6.97ns)   --->   "%mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3" [conv_bckwd/main.cpp:103]   --->   Operation 706 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 707 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %FW_read, i32 0" [conv_bckwd/main.cpp:108]   --->   Operation 707 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 708 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [conv_bckwd/main.cpp:103]   --->   Operation 708 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>

State 108 <SV = 27> <Delay = 6.91>
ST_108 : Operation 709 [1/1] (0.00ns)   --->   "%f = phi i31 %add_ln103_1, void %._crit_edge326, i31 0, void %.lr.ph330" [conv_bckwd/main.cpp:103]   --->   Operation 709 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 710 [1/1] (2.52ns)   --->   "%add_ln103_1 = add i31 %f, i31 1" [conv_bckwd/main.cpp:103]   --->   Operation 710 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 711 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_eq  i31 %f, i31 %trunc_ln97" [conv_bckwd/main.cpp:103]   --->   Operation 711 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 712 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 712 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split39, void %.lr.ph300" [conv_bckwd/main.cpp:103]   --->   Operation 713 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 714 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_bckwd/main.cpp:103]   --->   Operation 714 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 715 [1/1] (0.00ns)   --->   "%empty_82 = trunc i31 %f" [conv_bckwd/main.cpp:103]   --->   Operation 715 'trunc' 'empty_82' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 716 [1/1] (0.00ns)   --->   "%f_cast_cast = zext i3 %empty_82" [conv_bckwd/main.cpp:103]   --->   Operation 716 'zext' 'f_cast_cast' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i3 %empty_82"   --->   Operation 717 'zext' 'zext_ln1118' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %empty_82"   --->   Operation 718 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_82, i2 0"   --->   Operation 719 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_8"   --->   Operation 720 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 721 [1/1] (1.78ns)   --->   "%add_ln1118_2 = add i6 %zext_ln1118_2, i6 %zext_ln1118_1"   --->   Operation 721 'add' 'add_ln1118_2' <Predicate = (!icmp_ln103)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 722 [1/1] (0.00ns)   --->   "%add_ln1118_2_cast = zext i6 %add_ln1118_2"   --->   Operation 722 'zext' 'add_ln1118_2_cast' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 723 [1/1] (4.17ns)   --->   "%empty_83 = mul i10 %zext_ln1118, i10 100"   --->   Operation 723 'mul' 'empty_83' <Predicate = (!icmp_ln103)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 724 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_83"   --->   Operation 724 'zext' 'p_cast' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 725 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %f_cast_cast" [conv_bckwd/main.cpp:103]   --->   Operation 725 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %cmp229322, void %._crit_edge326, void %.lr.ph325.preheader" [conv_bckwd/main.cpp:104]   --->   Operation 726 'br' 'br_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_108 : Operation 727 [1/1] (1.58ns)   --->   "%br_ln104 = br void %.lr.ph325" [conv_bckwd/main.cpp:104]   --->   Operation 727 'br' 'br_ln104' <Predicate = (!icmp_ln103 & cmp229322)> <Delay = 1.58>
ST_108 : Operation 728 [2/2] (6.91ns)   --->   "%bound121 = mul i64 %cast, i64 %zext_ln103" [conv_bckwd/main.cpp:103]   --->   Operation 728 'mul' 'bound121' <Predicate = (icmp_ln103)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 28> <Delay = 3.30>
ST_109 : Operation 729 [1/1] (0.00ns)   --->   "%h = phi i32 %add_ln104, void %._crit_edge321, i32 0, void %.lr.ph325.preheader" [conv_bckwd/main.cpp:104]   --->   Operation 729 'phi' 'h' <Predicate = (cmp229322)> <Delay = 0.00>
ST_109 : Operation 730 [1/1] (2.55ns)   --->   "%add_ln104 = add i32 %h, i32 1" [conv_bckwd/main.cpp:104]   --->   Operation 730 'add' 'add_ln104' <Predicate = (cmp229322)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 731 [1/1] (2.47ns)   --->   "%icmp_ln104_1 = icmp_eq  i32 %h, i32 %select_ln104" [conv_bckwd/main.cpp:104]   --->   Operation 731 'icmp' 'icmp_ln104_1' <Predicate = (cmp229322)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104_1, void %.split35, void %._crit_edge326.loopexit" [conv_bckwd/main.cpp:104]   --->   Operation 732 'br' 'br_ln104' <Predicate = (cmp229322)> <Delay = 0.00>
ST_109 : Operation 733 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_bckwd/main.cpp:104]   --->   Operation 733 'specloopname' 'specloopname_ln104' <Predicate = (cmp229322 & !icmp_ln104_1)> <Delay = 0.00>
ST_109 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cmp231317, void %._crit_edge321, void %.lr.ph320" [conv_bckwd/main.cpp:105]   --->   Operation 734 'br' 'br_ln105' <Predicate = (cmp229322 & !icmp_ln104_1)> <Delay = 0.00>
ST_109 : Operation 735 [1/1] (0.00ns)   --->   "%empty_84 = trunc i32 %h" [conv_bckwd/main.cpp:104]   --->   Operation 735 'trunc' 'empty_84' <Predicate = (cmp229322 & !icmp_ln104_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 736 [1/1] (0.00ns)   --->   "%h_cast_cast217 = zext i9 %empty_84" [conv_bckwd/main.cpp:104]   --->   Operation 736 'zext' 'h_cast_cast217' <Predicate = (cmp229322 & !icmp_ln104_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 737 [1/1] (2.25ns) (grouped into DSP with root node mul_ln105)   --->   "%empty_85 = add i11 %p_cast, i11 %h_cast_cast217"   --->   Operation 737 'add' 'empty_85' <Predicate = (cmp229322 & !icmp_ln104_1 & cmp231317)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 738 [1/1] (0.00ns) (grouped into DSP with root node mul_ln105)   --->   "%zext_ln105 = zext i11 %empty_85" [conv_bckwd/main.cpp:105]   --->   Operation 738 'zext' 'zext_ln105' <Predicate = (cmp229322 & !icmp_ln104_1 & cmp231317)> <Delay = 0.00>
ST_109 : Operation 739 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 100" [conv_bckwd/main.cpp:105]   --->   Operation 739 'mul' 'mul_ln105' <Predicate = (cmp229322 & !icmp_ln104_1 & cmp231317)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge326"   --->   Operation 740 'br' 'br_ln0' <Predicate = (cmp229322 & icmp_ln104_1)> <Delay = 0.00>
ST_109 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 741 'br' 'br_ln0' <Predicate = (icmp_ln104_1) | (!cmp229322)> <Delay = 0.00>

State 110 <SV = 29> <Delay = 1.05>
ST_110 : Operation 742 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 100" [conv_bckwd/main.cpp:105]   --->   Operation 742 'mul' 'mul_ln105' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 30> <Delay = 2.32>
ST_111 : Operation 743 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_1"   --->   Operation 743 'load' 'dbbuf_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_111 : Operation 744 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 100" [conv_bckwd/main.cpp:105]   --->   Operation 744 'mul' 'mul_ln105' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 31> <Delay = 2.32>
ST_112 : Operation 745 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_1"   --->   Operation 745 'load' 'dbbuf_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_112 : Operation 746 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln105 = mul i16 %zext_ln105, i16 100" [conv_bckwd/main.cpp:105]   --->   Operation 746 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 747 [1/1] (1.58ns)   --->   "%br_ln105 = br void" [conv_bckwd/main.cpp:105]   --->   Operation 747 'br' 'br_ln105' <Predicate = true> <Delay = 1.58>

State 113 <SV = 32> <Delay = 5.33>
ST_113 : Operation 748 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln105, void %._crit_edge316.loopexit, i32 0, void %.lr.ph320" [conv_bckwd/main.cpp:105]   --->   Operation 748 'phi' 'w_1' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 749 [1/1] (0.00ns)   --->   "%empty_86 = phi i16 %add_ln703, void %._crit_edge316.loopexit, i16 %dbbuf_V_load_1, void %.lr.ph320"   --->   Operation 749 'phi' 'empty_86' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 750 [1/1] (2.55ns)   --->   "%add_ln105 = add i32 %w_1, i32 1" [conv_bckwd/main.cpp:105]   --->   Operation 750 'add' 'add_ln105' <Predicate = (cmp231317)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 751 [1/1] (2.47ns)   --->   "%icmp_ln105_1 = icmp_eq  i32 %w_1, i32 %select_ln105" [conv_bckwd/main.cpp:105]   --->   Operation 751 'icmp' 'icmp_ln105_1' <Predicate = (cmp231317)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105_1, void %.split32, void %._crit_edge321.loopexit" [conv_bckwd/main.cpp:105]   --->   Operation 752 'br' 'br_ln105' <Predicate = (cmp231317)> <Delay = 0.00>
ST_113 : Operation 753 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %w_1" [conv_bckwd/main.cpp:105]   --->   Operation 753 'trunc' 'empty_87' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 0.00>
ST_113 : Operation 754 [1/1] (2.07ns)   --->   "%empty_88 = add i16 %mul_ln105, i16 %empty_87" [conv_bckwd/main.cpp:105]   --->   Operation 754 'add' 'empty_88' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 755 [1/1] (0.00ns)   --->   "%p_cast238 = zext i16 %empty_88" [conv_bckwd/main.cpp:105]   --->   Operation 755 'zext' 'p_cast238' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 0.00>
ST_113 : Operation 756 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %p_cast238" [conv_bckwd/main.cpp:105]   --->   Operation 756 'getelementptr' 'dybuf_V_addr_1' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 0.00>
ST_113 : Operation 757 [2/2] (3.25ns)   --->   "%r_V = load i16 %dybuf_V_addr_1" [conv_bckwd/main.cpp:105]   --->   Operation 757 'load' 'r_V' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_113 : Operation 758 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 758 'store' 'store_ln0' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 1.58>
ST_113 : Operation 759 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 759 'store' 'store_ln0' <Predicate = (cmp231317 & !icmp_ln105_1)> <Delay = 1.58>
ST_113 : Operation 760 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_86, i3 %dbbuf_V_addr_1"   --->   Operation 760 'store' 'store_ln703' <Predicate = (cmp231317 & icmp_ln105_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_113 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge321" [conv_bckwd/main.cpp:104]   --->   Operation 761 'br' 'br_ln104' <Predicate = (cmp231317 & icmp_ln105_1)> <Delay = 0.00>
ST_113 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph325"   --->   Operation 762 'br' 'br_ln0' <Predicate = (icmp_ln105_1) | (!cmp231317)> <Delay = 0.00>

State 114 <SV = 33> <Delay = 3.25>
ST_114 : Operation 763 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_bckwd/main.cpp:105]   --->   Operation 763 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 764 [1/2] (3.25ns)   --->   "%r_V = load i16 %dybuf_V_addr_1" [conv_bckwd/main.cpp:105]   --->   Operation 764 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_114 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 765 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 766 [1/1] (1.58ns)   --->   "%br_ln106 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91" [conv_bckwd/main.cpp:106]   --->   Operation 766 'br' 'br_ln106' <Predicate = true> <Delay = 1.58>

State 115 <SV = 34> <Delay = 4.52>
ST_115 : Operation 767 [1/1] (0.00ns)   --->   "%indvar_flatten116 = phi i96 0, void %.split32, i96 %add_ln106_1, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:106]   --->   Operation 767 'phi' 'indvar_flatten116' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 768 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.split32, i32 %select_ln106_1, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:106]   --->   Operation 768 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 769 [1/1] (0.00ns)   --->   "%indvar_flatten96 = phi i64 0, void %.split32, i64 %select_ln107_4, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:107]   --->   Operation 769 'phi' 'indvar_flatten96' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 770 [1/1] (4.43ns)   --->   "%add_ln106_1 = add i96 %indvar_flatten116, i96 1" [conv_bckwd/main.cpp:106]   --->   Operation 770 'add' 'add_ln106_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 771 [1/1] (3.12ns)   --->   "%icmp_ln106 = icmp_eq  i96 %indvar_flatten116, i96 %mul_ln103_1" [conv_bckwd/main.cpp:106]   --->   Operation 771 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %._crit_edge311.loopexit, void %._crit_edge316.loopexit" [conv_bckwd/main.cpp:106]   --->   Operation 772 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 773 [1/1] (2.55ns)   --->   "%add_ln106 = add i32 %c, i32 1" [conv_bckwd/main.cpp:106]   --->   Operation 773 'add' 'add_ln106' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 774 [1/1] (2.77ns)   --->   "%icmp_ln107 = icmp_eq  i64 %indvar_flatten96, i64 %mul_ln103" [conv_bckwd/main.cpp:107]   --->   Operation 774 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 775 [1/1] (0.69ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i32 %add_ln106, i32 %c" [conv_bckwd/main.cpp:106]   --->   Operation 775 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %select_ln106_1" [conv_bckwd/main.cpp:106]   --->   Operation 776 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_115 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i5 %trunc_ln106"   --->   Operation 777 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_115 : Operation 778 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118_8)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_4, i12 100"   --->   Operation 778 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 779 [1/1] (3.52ns)   --->   "%add_ln107_1 = add i64 %indvar_flatten96, i64 1" [conv_bckwd/main.cpp:107]   --->   Operation 779 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 35> <Delay = 6.04>
ST_116 : Operation 780 [1/1] (0.00ns)   --->   "%fh = phi i32 0, void %.split32, i32 %select_ln107_3, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:107]   --->   Operation 780 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 781 [1/1] (0.00ns)   --->   "%fw = phi i32 0, void %.split32, i32 %add_ln108, void %._crit_edge311.loopexit" [conv_bckwd/main.cpp:108]   --->   Operation 781 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 782 [1/1] (0.00ns)   --->   "%empty_89 = trunc i32 %fh" [conv_bckwd/main.cpp:107]   --->   Operation 782 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 783 [1/1] (1.82ns)   --->   "%add_ln1118 = add i9 %empty_89, i9 %empty_84"   --->   Operation 783 'add' 'add_ln1118' <Predicate = (!icmp_ln107)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 784 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 784 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 785 [1/1] (0.69ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i32 0, i32 %fh" [conv_bckwd/main.cpp:106]   --->   Operation 785 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 786 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118_8)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_4, i12 100"   --->   Operation 786 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%select_ln106_2 = select i1 %icmp_ln107, i9 0, i9 %empty_89" [conv_bckwd/main.cpp:106]   --->   Operation 787 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln106_3 = select i1 %icmp_ln107, i9 %empty_84, i9 %add_ln1118" [conv_bckwd/main.cpp:106]   --->   Operation 788 'select' 'select_ln106_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 789 [1/1] (2.47ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %fw, i32 %FW_read" [conv_bckwd/main.cpp:108]   --->   Operation 789 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln106 & !icmp_ln107)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 790 [1/1] (0.99ns)   --->   "%select_ln106_4 = select i1 %icmp_ln107, i1 %icmp_ln108, i1 %icmp_ln108_1" [conv_bckwd/main.cpp:106]   --->   Operation 790 'select' 'select_ln106_4' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 791 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %select_ln106, i32 1" [conv_bckwd/main.cpp:107]   --->   Operation 791 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 792 [1/1] (0.00ns)   --->   "%empty_90 = trunc i32 %add_ln107" [conv_bckwd/main.cpp:107]   --->   Operation 792 'trunc' 'empty_90' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_116 : Operation 793 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %select_ln106_4, i9 %empty_90, i9 %select_ln106_2" [conv_bckwd/main.cpp:107]   --->   Operation 793 'select' 'select_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 794 [1/1] (1.82ns)   --->   "%add_ln1118_7 = add i9 %empty_90, i9 %empty_84"   --->   Operation 794 'add' 'add_ln1118_7' <Predicate = (!icmp_ln106)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 795 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %select_ln106_4, i9 %add_ln1118_7, i9 %select_ln106_3" [conv_bckwd/main.cpp:107]   --->   Operation 795 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 796 [1/1] (1.48ns)   --->   "%select_ln107_4 = select i1 %icmp_ln107, i64 1, i64 %add_ln107_1" [conv_bckwd/main.cpp:107]   --->   Operation 796 'select' 'select_ln107_4' <Predicate = (!icmp_ln106)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 117 <SV = 36> <Delay = 5.55>
ST_117 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i5 %trunc_ln106"   --->   Operation 797 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 798 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118_8)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_4, i12 100"   --->   Operation 798 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 799 [1/1] (1.82ns)   --->   "%add_ln1118_3 = add i7 %add_ln1118_2_cast, i7 %zext_ln1118_3"   --->   Operation 799 'add' 'add_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i7 %add_ln1118_3"   --->   Operation 800 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln1118_3, i2 0"   --->   Operation 801 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i9 %tmp_14"   --->   Operation 802 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i30 %zext_ln1118_6, i30 %zext_ln1118_5"   --->   Operation 803 'add' 'add_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %select_ln106_4, i1 %icmp_ln107" [conv_bckwd/main.cpp:107]   --->   Operation 804 'or' 'or_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 805 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i32 0, i32 %fw" [conv_bckwd/main.cpp:107]   --->   Operation 805 'select' 'select_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i9 %select_ln107_1"   --->   Operation 806 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 807 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i30 %add_ln1118_4, i30 %zext_ln1118_7"   --->   Operation 807 'add' 'add_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_117 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_5"   --->   Operation 808 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_5"   --->   Operation 809 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i9 %select_ln107_2"   --->   Operation 810 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 811 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_8 = add i12 %mul_ln1118, i12 %zext_ln1118_8"   --->   Operation 811 'add' 'add_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 812 [1/1] (0.69ns)   --->   "%select_ln107_3 = select i1 %select_ln106_4, i32 %add_ln107, i32 %select_ln106" [conv_bckwd/main.cpp:107]   --->   Operation 812 'select' 'select_ln107_3' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %select_ln107" [conv_bckwd/main.cpp:109]   --->   Operation 813 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i32 %select_ln107"   --->   Operation 814 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_117 : Operation 815 [1/1] (2.07ns)   --->   "%add_ln1118_1 = add i16 %trunc_ln109, i16 %empty_87"   --->   Operation 815 'add' 'add_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 816 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %select_ln107, i32 1" [conv_bckwd/main.cpp:108]   --->   Operation 816 'add' 'add_ln108' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 37> <Delay = 3.72>
ST_118 : Operation 817 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1118_1, i2 0"   --->   Operation 817 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_118 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_6 = add i10 %p_shl7_cast, i10 %trunc_ln1118"   --->   Operation 818 'add' 'add_ln1118_6' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_118 : Operation 819 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_8 = add i12 %mul_ln1118, i12 %zext_ln1118_8"   --->   Operation 819 'add' 'add_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 820 [1/1] (0.00ns)   --->   "%add_ln1118_8_cast = zext i12 %add_ln1118_8"   --->   Operation 820 'zext' 'add_ln1118_8_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_118 : Operation 821 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118_10)   --->   "%mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100"   --->   Operation 821 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 822 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_9 = add i10 %add_ln1118_6, i10 %trunc_ln1118_2"   --->   Operation 822 'add' 'add_ln1118_9' <Predicate = (!icmp_ln106)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 119 <SV = 38> <Delay = 3.25>
ST_119 : Operation 823 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118_10)   --->   "%mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100"   --->   Operation 823 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i10 %add_ln1118_9"   --->   Operation 824 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_119 : Operation 825 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_9"   --->   Operation 825 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_119 : Operation 826 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_9"   --->   Operation 826 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_119 : Operation 827 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 827 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 120 <SV = 39> <Delay = 4.30>
ST_120 : Operation 828 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118_10)   --->   "%mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100"   --->   Operation 828 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 829 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_10 = add i16 %mul_ln1118_1, i16 %add_ln1118_1"   --->   Operation 829 'add' 'add_ln1118_10' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 830 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 830 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_120 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 831 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_120 : Operation 832 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 832 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 40> <Delay = 5.35>
ST_121 : Operation 833 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118_10 = add i16 %mul_ln1118_1, i16 %add_ln1118_1"   --->   Operation 833 'add' 'add_ln1118_10' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i16 %add_ln1118_10"   --->   Operation 834 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_121 : Operation 835 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118_10"   --->   Operation 835 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_121 : Operation 836 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118_10"   --->   Operation 836 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_121 : Operation 837 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i16 %xbuf_V_addr_1"   --->   Operation 837 'load' 'xbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_121 : Operation 838 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 838 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_121 : Operation 839 [2/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i16 %dxbuf_V_addr_2"   --->   Operation 839 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_121 : Operation 840 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118_10"   --->   Operation 840 'icmp' 'addr_cmp' <Predicate = (!icmp_ln106)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 841 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 841 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 842 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118_10, i32 %reuse_addr_reg"   --->   Operation 842 'store' 'store_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 122 <SV = 41> <Delay = 6.15>
ST_122 : Operation 843 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i16 %xbuf_V_addr_1"   --->   Operation 843 'load' 'xbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_122 : Operation 844 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 844 'load' 'reuse_reg_load' <Predicate = (!icmp_ln106 & addr_cmp)> <Delay = 0.00>
ST_122 : Operation 845 [1/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i16 %dxbuf_V_addr_2"   --->   Operation 845 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_122 : Operation 846 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dxbuf_V_load_1"   --->   Operation 846 'select' 'lhs_2' <Predicate = (!icmp_ln106)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 847 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 847 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_122 : Operation 848 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 848 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 849 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 849 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 42> <Delay = 5.35>
ST_123 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %xbuf_V_load"   --->   Operation 850 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_123 : Operation 851 [2/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 851 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_123 : Operation 852 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 852 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 853 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 853 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 854 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_123 : Operation 855 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %dxbuf_V_addr_2"   --->   Operation 855 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_123 : Operation 856 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 856 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 124 <SV = 43> <Delay = 3.25>
ST_124 : Operation 857 [1/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 857 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_124 : Operation 858 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 858 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 44> <Delay = 2.10>
ST_125 : Operation 859 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 859 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_125 : Operation 860 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 860 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 861 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 861 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 45> <Delay = 5.35>
ST_126 : Operation 862 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_22_VITIS_LOOP_107_23_VITIS_LOOP_108_24_str"   --->   Operation 862 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 863 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 863 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 864 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_23_VITIS_LOOP_108_24_str"   --->   Operation 864 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 865 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 865 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 866 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_bckwd/main.cpp:108]   --->   Operation 866 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 867 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 867 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 868 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_126 : Operation 869 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln8, i10 %dwbuf_V_addr_2"   --->   Operation 869 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_126 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91"   --->   Operation 870 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 127 <SV = 36> <Delay = 2.07>
ST_127 : Operation 871 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %empty_86"   --->   Operation 871 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 872 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 128 <SV = 28> <Delay = 6.91>
ST_128 : Operation 873 [1/2] (6.91ns)   --->   "%bound121 = mul i64 %cast, i64 %zext_ln103" [conv_bckwd/main.cpp:103]   --->   Operation 873 'mul' 'bound121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 29> <Delay = 6.97>
ST_129 : Operation 874 [1/1] (0.00ns)   --->   "%cast127 = zext i31 %trunc_ln97" [conv_bckwd/main.cpp:97]   --->   Operation 874 'zext' 'cast127' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 875 [1/1] (0.00ns)   --->   "%cast128 = zext i64 %bound121" [conv_bckwd/main.cpp:103]   --->   Operation 875 'zext' 'cast128' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 876 [5/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:97]   --->   Operation 876 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 30> <Delay = 6.97>
ST_130 : Operation 877 [4/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:97]   --->   Operation 877 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 31> <Delay = 6.97>
ST_131 : Operation 878 [3/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:97]   --->   Operation 878 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 32> <Delay = 6.97>
ST_132 : Operation 879 [2/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:97]   --->   Operation 879 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 33> <Delay = 6.97>
ST_133 : Operation 880 [1/1] (2.47ns)   --->   "%cmp234302 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 880 'icmp' 'cmp234302' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 881 [1/1] (0.00ns)   --->   "%empty_91 = trunc i32 %FW_read"   --->   Operation 881 'trunc' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 882 [1/5] (6.97ns)   --->   "%bound129 = mul i95 %cast127, i95 %cast128" [conv_bckwd/main.cpp:97]   --->   Operation 882 'mul' 'bound129' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 883 [1/1] (2.47ns)   --->   "%icmp_ln123 = icmp_eq  i32 %FH_read, i32 0" [conv_bckwd/main.cpp:123]   --->   Operation 883 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 884 [1/1] (1.58ns)   --->   "%br_ln121 = br void" [conv_bckwd/main.cpp:121]   --->   Operation 884 'br' 'br_ln121' <Predicate = true> <Delay = 1.58>

State 134 <SV = 34> <Delay = 6.91>
ST_134 : Operation 885 [1/1] (0.00ns)   --->   "%indvar_flatten149 = phi i95 0, void %.lr.ph300, i95 %add_ln121_1, void %._crit_edge286" [conv_bckwd/main.cpp:121]   --->   Operation 885 'phi' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 886 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %.lr.ph300, i31 %select_ln121_2, void %._crit_edge286" [conv_bckwd/main.cpp:121]   --->   Operation 886 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 887 [1/1] (4.40ns)   --->   "%add_ln121_1 = add i95 %indvar_flatten149, i95 1" [conv_bckwd/main.cpp:121]   --->   Operation 887 'add' 'add_ln121_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 888 [2/2] (6.91ns)   --->   "%empty_92 = mul i31 %i_6, i31 %empty" [conv_bckwd/main.cpp:121]   --->   Operation 888 'mul' 'empty_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 889 [1/1] (3.11ns)   --->   "%icmp_ln121 = icmp_eq  i95 %indvar_flatten149, i95 %bound129" [conv_bckwd/main.cpp:121]   --->   Operation 889 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 35> <Delay = 6.91>
ST_135 : Operation 890 [1/2] (6.91ns)   --->   "%empty_92 = mul i31 %i_6, i31 %empty" [conv_bckwd/main.cpp:121]   --->   Operation 890 'mul' 'empty_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 36> <Delay = 3.76>
ST_136 : Operation 891 [1/1] (0.00ns)   --->   "%indvar_flatten124 = phi i64 0, void %.lr.ph300, i64 %select_ln122_4, void %._crit_edge286" [conv_bckwd/main.cpp:122]   --->   Operation 891 'phi' 'indvar_flatten124' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 892 [1/1] (0.00ns)   --->   "%j_5 = phi i32 0, void %.lr.ph300, i32 %select_ln122_3, void %._crit_edge286" [conv_bckwd/main.cpp:122]   --->   Operation 892 'phi' 'j_5' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 893 [1/1] (0.00ns)   --->   "%k_5 = phi i32 0, void %.lr.ph300, i32 %add_ln123, void %._crit_edge286" [conv_bckwd/main.cpp:123]   --->   Operation 893 'phi' 'k_5' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %j_5" [conv_bckwd/main.cpp:122]   --->   Operation 894 'trunc' 'trunc_ln122' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 895 [1/1] (2.52ns)   --->   "%tmp6 = add i31 %trunc_ln122, i31 %empty_92" [conv_bckwd/main.cpp:122]   --->   Operation 895 'add' 'tmp6' <Predicate = (icmp_ln43)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %j_5" [conv_bckwd/main.cpp:125]   --->   Operation 896 'trunc' 'trunc_ln125' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit" [conv_bckwd/main.cpp:121]   --->   Operation 897 'br' 'br_ln121' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_136 : Operation 898 [1/1] (2.52ns)   --->   "%add_ln121 = add i31 %i_6, i31 1" [conv_bckwd/main.cpp:121]   --->   Operation 898 'add' 'add_ln121' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 899 [1/1] (2.77ns)   --->   "%icmp_ln122 = icmp_eq  i64 %indvar_flatten124, i64 %bound121" [conv_bckwd/main.cpp:122]   --->   Operation 899 'icmp' 'icmp_ln122' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 900 [1/1] (0.73ns)   --->   "%select_ln121_2 = select i1 %icmp_ln122, i31 %add_ln121, i31 %i_6" [conv_bckwd/main.cpp:121]   --->   Operation 900 'select' 'select_ln121_2' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i31 %select_ln121_2" [conv_bckwd/main.cpp:121]   --->   Operation 901 'trunc' 'trunc_ln121' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 0.00>
ST_136 : Operation 902 [1/1] (2.47ns)   --->   "%icmp_ln123_1 = icmp_eq  i32 %k_5, i32 %FH_read" [conv_bckwd/main.cpp:123]   --->   Operation 902 'icmp' 'icmp_ln123_1' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 903 [1/1] (0.99ns)   --->   "%select_ln121_5 = select i1 %icmp_ln122, i1 %icmp_ln123, i1 %icmp_ln123_1" [conv_bckwd/main.cpp:121]   --->   Operation 903 'select' 'select_ln121_5' <Predicate = (icmp_ln43 & !icmp_ln121)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 904 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge301"   --->   Operation 904 'br' 'br_ln0' <Predicate = (icmp_ln43 & icmp_ln121)> <Delay = 0.00>
ST_136 : Operation 905 [1/1] (1.58ns)   --->   "%br_ln131 = br void" [conv_bckwd/main.cpp:131]   --->   Operation 905 'br' 'br_ln131' <Predicate = (icmp_ln121) | (!icmp_ln43)> <Delay = 1.58>

State 137 <SV = 37> <Delay = 6.91>
ST_137 : Operation 906 [2/2] (6.91ns)   --->   "%p_mid1135 = mul i31 %add_ln121, i31 %empty" [conv_bckwd/main.cpp:121]   --->   Operation 906 'mul' 'p_mid1135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 38> <Delay = 6.91>
ST_138 : Operation 907 [1/2] (6.91ns)   --->   "%p_mid1135 = mul i31 %add_ln121, i31 %empty" [conv_bckwd/main.cpp:121]   --->   Operation 907 'mul' 'p_mid1135' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 39> <Delay = 6.50>
ST_139 : Operation 908 [1/1] (0.69ns)   --->   "%select_ln121 = select i1 %icmp_ln122, i32 0, i32 %j_5" [conv_bckwd/main.cpp:121]   --->   Operation 908 'select' 'select_ln121' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln121_1 = select i1 %icmp_ln122, i31 %p_mid1135, i31 %empty_92" [conv_bckwd/main.cpp:121]   --->   Operation 909 'select' 'select_ln121_1' <Predicate = (select_ln121_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %trunc_ln121" [conv_bckwd/main.cpp:125]   --->   Operation 910 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln121, i2 0" [conv_bckwd/main.cpp:125]   --->   Operation 911 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i5 %tmp_10" [conv_bckwd/main.cpp:125]   --->   Operation 912 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 913 [1/1] (1.78ns)   --->   "%add_ln125 = add i6 %zext_ln125_1, i6 %zext_ln125" [conv_bckwd/main.cpp:125]   --->   Operation 913 'add' 'add_ln125' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_1)   --->   "%zext_ln122 = zext i6 %add_ln125" [conv_bckwd/main.cpp:122]   --->   Operation 914 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%select_ln121_3 = select i1 %icmp_ln122, i31 %p_mid1135, i31 %tmp6" [conv_bckwd/main.cpp:121]   --->   Operation 915 'select' 'select_ln121_3' <Predicate = (!select_ln121_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_1)   --->   "%select_ln121_4 = select i1 %icmp_ln122, i5 0, i5 %trunc_ln125" [conv_bckwd/main.cpp:121]   --->   Operation 916 'select' 'select_ln121_4' <Predicate = (!select_ln121_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 917 [1/1] (2.55ns)   --->   "%add_ln122 = add i32 %select_ln121, i32 1" [conv_bckwd/main.cpp:122]   --->   Operation 917 'add' 'add_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%trunc_ln122_1 = trunc i32 %add_ln122" [conv_bckwd/main.cpp:122]   --->   Operation 918 'trunc' 'trunc_ln122_1' <Predicate = (select_ln121_5)> <Delay = 0.00>
ST_139 : Operation 919 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i31 %trunc_ln122_1, i31 %select_ln121_1" [conv_bckwd/main.cpp:122]   --->   Operation 919 'add' 'tmp6_mid1' <Predicate = (select_ln121_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 920 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln122_1 = select i1 %select_ln121_5, i31 %tmp6_mid1, i31 %select_ln121_3" [conv_bckwd/main.cpp:122]   --->   Operation 920 'select' 'select_ln122_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_1)   --->   "%trunc_ln125_1 = trunc i32 %add_ln122" [conv_bckwd/main.cpp:125]   --->   Operation 921 'trunc' 'trunc_ln125_1' <Predicate = (select_ln121_5)> <Delay = 0.00>
ST_139 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_1)   --->   "%select_ln122_2 = select i1 %select_ln121_5, i5 %trunc_ln125_1, i5 %select_ln121_4" [conv_bckwd/main.cpp:122]   --->   Operation 922 'select' 'select_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_1)   --->   "%zext_ln125_2 = zext i5 %select_ln122_2" [conv_bckwd/main.cpp:125]   --->   Operation 923 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 924 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln125_1 = add i7 %zext_ln122, i7 %zext_ln125_2" [conv_bckwd/main.cpp:125]   --->   Operation 924 'add' 'add_ln125_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 925 [1/1] (0.69ns)   --->   "%select_ln122_3 = select i1 %select_ln121_5, i32 %add_ln122, i32 %select_ln121" [conv_bckwd/main.cpp:122]   --->   Operation 925 'select' 'select_ln122_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 140 <SV = 40> <Delay = 6.91>
ST_140 : Operation 926 [2/2] (6.91ns)   --->   "%mul_ln122 = mul i31 %select_ln122_1, i31 %trunc_ln103" [conv_bckwd/main.cpp:122]   --->   Operation 926 'mul' 'mul_ln122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 41> <Delay = 6.91>
ST_141 : Operation 927 [1/2] (6.91ns)   --->   "%mul_ln122 = mul i31 %select_ln122_1, i31 %trunc_ln103" [conv_bckwd/main.cpp:122]   --->   Operation 927 'mul' 'mul_ln122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 42> <Delay = 3.50>
ST_142 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %select_ln121_5, i1 %icmp_ln122" [conv_bckwd/main.cpp:122]   --->   Operation 928 'or' 'or_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 929 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i32 0, i32 %k_5" [conv_bckwd/main.cpp:122]   --->   Operation 929 'select' 'select_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %select_ln122" [conv_bckwd/main.cpp:123]   --->   Operation 930 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 931 [1/1] (2.52ns)   --->   "%tmp8 = add i31 %trunc_ln123, i31 %mul_ln122" [conv_bckwd/main.cpp:123]   --->   Operation 931 'add' 'tmp8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 43> <Delay = 6.91>
ST_143 : Operation 932 [2/2] (6.91ns)   --->   "%empty_96 = mul i31 %tmp8, i31 %empty_91" [conv_bckwd/main.cpp:123]   --->   Operation 932 'mul' 'empty_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 44> <Delay = 6.91>
ST_144 : Operation 933 [1/2] (6.91ns)   --->   "%empty_96 = mul i31 %tmp8, i31 %empty_91" [conv_bckwd/main.cpp:123]   --->   Operation 933 'mul' 'empty_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 45> <Delay = 5.28>
ST_145 : Operation 934 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_25_VITIS_LOOP_122_26_VITIS_LOOP_123_27_str"   --->   Operation 934 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_122_26_VITIS_LOOP_123_27_str"   --->   Operation 935 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i7 %add_ln125_1" [conv_bckwd/main.cpp:125]   --->   Operation 936 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln125_1, i2 0" [conv_bckwd/main.cpp:125]   --->   Operation 937 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i9 %tmp_11" [conv_bckwd/main.cpp:125]   --->   Operation 938 'zext' 'zext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 939 [1/1] (1.82ns)   --->   "%add_ln125_2 = add i30 %zext_ln125_4, i30 %zext_ln125_3" [conv_bckwd/main.cpp:125]   --->   Operation 939 'add' 'add_ln125_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 940 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_bckwd/main.cpp:123]   --->   Operation 940 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_96, i1 0" [conv_bckwd/main.cpp:123]   --->   Operation 941 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 942 [1/1] (2.55ns)   --->   "%empty_97 = add i32 %tmp_12, i32 %dw_read" [conv_bckwd/main.cpp:123]   --->   Operation 942 'add' 'empty_97' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %cmp234302, void %._crit_edge286, void %.lr.ph285" [conv_bckwd/main.cpp:124]   --->   Operation 943 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_97, i32 1, i32 31" [conv_bckwd/main.cpp:124]   --->   Operation 944 'partselect' 'trunc_ln4' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i31 %trunc_ln4" [conv_bckwd/main.cpp:124]   --->   Operation 945 'sext' 'sext_ln124' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 946 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %sext_ln124" [conv_bckwd/main.cpp:124]   --->   Operation 946 'getelementptr' 'gmem_addr_7' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i32 %select_ln122" [conv_bckwd/main.cpp:125]   --->   Operation 947 'trunc' 'trunc_ln125_2' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i7 %trunc_ln125_2" [conv_bckwd/main.cpp:125]   --->   Operation 948 'zext' 'zext_ln125_5' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 949 [1/1] (1.73ns)   --->   "%add_ln125_3 = add i30 %add_ln125_2, i30 %zext_ln125_5" [conv_bckwd/main.cpp:125]   --->   Operation 949 'add' 'add_ln125_3' <Predicate = (cmp234302)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i30 %add_ln125_3" [conv_bckwd/main.cpp:125]   --->   Operation 950 'trunc' 'trunc_ln125_3' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i30 %add_ln125_3" [conv_bckwd/main.cpp:125]   --->   Operation 951 'trunc' 'trunc_ln125_4' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 952 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln125_4, i2 0" [conv_bckwd/main.cpp:125]   --->   Operation 952 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp234302)> <Delay = 0.00>
ST_145 : Operation 953 [1/1] (1.73ns)   --->   "%add_ln125_4 = add i10 %p_shl5_cast, i10 %trunc_ln125_3" [conv_bckwd/main.cpp:125]   --->   Operation 953 'add' 'add_ln125_4' <Predicate = (cmp234302)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 46> <Delay = 7.30>
ST_146 : Operation 954 [1/1] (7.30ns)   --->   "%empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 %FW_read" [conv_bckwd/main.cpp:124]   --->   Operation 954 'writereq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 955 [1/1] (1.58ns)   --->   "%br_ln124 = br void" [conv_bckwd/main.cpp:124]   --->   Operation 955 'br' 'br_ln124' <Predicate = true> <Delay = 1.58>

State 147 <SV = 47> <Delay = 4.98>
ST_147 : Operation 956 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln124, void %.split19, i31 0, void %.lr.ph285" [conv_bckwd/main.cpp:124]   --->   Operation 956 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 957 [1/1] (2.52ns)   --->   "%add_ln124 = add i31 %l_2, i31 1" [conv_bckwd/main.cpp:124]   --->   Operation 957 'add' 'add_ln124' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 958 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_bckwd/main.cpp:124]   --->   Operation 958 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 959 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 959 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 960 [1/1] (2.47ns)   --->   "%icmp_ln124 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_bckwd/main.cpp:124]   --->   Operation 960 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 961 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 961 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %.split19, void %._crit_edge286.loopexit" [conv_bckwd/main.cpp:124]   --->   Operation 962 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i31 %l_2" [conv_bckwd/main.cpp:125]   --->   Operation 963 'trunc' 'trunc_ln125_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_147 : Operation 964 [1/1] (1.73ns)   --->   "%add_ln125_5 = add i10 %add_ln125_4, i10 %trunc_ln125_5" [conv_bckwd/main.cpp:125]   --->   Operation 964 'add' 'add_ln125_5' <Predicate = (!icmp_ln124)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i10 %add_ln125_5" [conv_bckwd/main.cpp:125]   --->   Operation 965 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_147 : Operation 966 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln125_6" [conv_bckwd/main.cpp:125]   --->   Operation 966 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_147 : Operation 967 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_bckwd/main.cpp:125]   --->   Operation 967 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 148 <SV = 48> <Delay = 3.25>
ST_148 : Operation 968 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_bckwd/main.cpp:125]   --->   Operation 968 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 149 <SV = 49> <Delay = 7.30>
ST_149 : Operation 969 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv_bckwd/main.cpp:124]   --->   Operation 969 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_149 : Operation 970 [1/1] (7.30ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %dwbuf_V_load, i2 3" [conv_bckwd/main.cpp:125]   --->   Operation 970 'write' 'write_ln125' <Predicate = (!icmp_ln124)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 971 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 150 <SV = 48> <Delay = 7.30>
ST_150 : Operation 972 [5/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:123]   --->   Operation 972 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 49> <Delay = 7.30>
ST_151 : Operation 973 [4/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:123]   --->   Operation 973 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 50> <Delay = 7.30>
ST_152 : Operation 974 [3/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:123]   --->   Operation 974 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 51> <Delay = 7.30>
ST_153 : Operation 975 [2/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:123]   --->   Operation 975 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 52> <Delay = 7.30>
ST_154 : Operation 976 [1/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_bckwd/main.cpp:123]   --->   Operation 976 'writeresp' 'empty_95' <Predicate = (cmp234302)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln123 = br void %._crit_edge286" [conv_bckwd/main.cpp:123]   --->   Operation 977 'br' 'br_ln123' <Predicate = (cmp234302)> <Delay = 0.00>
ST_154 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln123 = add i32 %select_ln122, i32 1" [conv_bckwd/main.cpp:123]   --->   Operation 978 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 979 [1/1] (3.52ns)   --->   "%add_ln122_1 = add i64 %indvar_flatten124, i64 1" [conv_bckwd/main.cpp:122]   --->   Operation 979 'add' 'add_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 980 [1/1] (1.48ns)   --->   "%select_ln122_4 = select i1 %icmp_ln122, i64 1, i64 %add_ln122_1" [conv_bckwd/main.cpp:122]   --->   Operation 980 'select' 'select_ln122_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 981 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 155 <SV = 37> <Delay = 3.52>
ST_155 : Operation 982 [1/1] (0.00ns)   --->   "%indvar_flatten160 = phi i64 0, void %._crit_edge301, i64 %add_ln131_1, void %._crit_edge271" [conv_bckwd/main.cpp:131]   --->   Operation 982 'phi' 'indvar_flatten160' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 983 [1/1] (0.00ns)   --->   "%i_7 = phi i32 0, void %._crit_edge301, i32 %select_ln131_1, void %._crit_edge271" [conv_bckwd/main.cpp:131]   --->   Operation 983 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 984 [1/1] (0.00ns)   --->   "%j_6 = phi i32 0, void %._crit_edge301, i32 %add_ln132, void %._crit_edge271" [conv_bckwd/main.cpp:132]   --->   Operation 984 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 985 [1/1] (3.52ns)   --->   "%add_ln131_1 = add i64 %indvar_flatten160, i64 1" [conv_bckwd/main.cpp:131]   --->   Operation 985 'add' 'add_ln131_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 986 [1/1] (2.77ns)   --->   "%icmp_ln131 = icmp_eq  i64 %indvar_flatten160, i64 %bound" [conv_bckwd/main.cpp:131]   --->   Operation 986 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %._crit_edge276.loopexit, void %._crit_edge281.loopexit" [conv_bckwd/main.cpp:131]   --->   Operation 987 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 988 [1/1] (2.55ns)   --->   "%add_ln131 = add i32 %i_7, i32 1" [conv_bckwd/main.cpp:131]   --->   Operation 988 'add' 'add_ln131' <Predicate = (!icmp_ln131)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 989 [1/1] (2.47ns)   --->   "%icmp_ln132 = icmp_eq  i32 %j_6, i32 %H_read" [conv_bckwd/main.cpp:132]   --->   Operation 989 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln131)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 990 [1/1] (0.69ns)   --->   "%select_ln131 = select i1 %icmp_ln132, i32 0, i32 %j_6" [conv_bckwd/main.cpp:131]   --->   Operation 990 'select' 'select_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 991 [1/1] (0.69ns)   --->   "%select_ln131_1 = select i1 %icmp_ln132, i32 %add_ln131, i32 %i_7" [conv_bckwd/main.cpp:131]   --->   Operation 991 'select' 'select_ln131_1' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i32 %select_ln131_1" [conv_bckwd/main.cpp:131]   --->   Operation 992 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i32 %select_ln131_1" [conv_bckwd/main.cpp:131]   --->   Operation 993 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %select_ln131" [conv_bckwd/main.cpp:132]   --->   Operation 994 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln43, void %._crit_edge, void %.lr.ph" [conv_bckwd/main.cpp:140]   --->   Operation 995 'br' 'br_ln140' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_bckwd/main.cpp:140]   --->   Operation 996 'partselect' 'trunc_ln5' <Predicate = (icmp_ln43 & icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i31 %trunc_ln5" [conv_bckwd/main.cpp:140]   --->   Operation 997 'sext' 'sext_ln140' <Predicate = (icmp_ln43 & icmp_ln131)> <Delay = 0.00>
ST_155 : Operation 998 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %sext_ln140" [conv_bckwd/main.cpp:140]   --->   Operation 998 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln43 & icmp_ln131)> <Delay = 0.00>

State 156 <SV = 38> <Delay = 6.91>
ST_156 : Operation 999 [2/2] (6.91ns)   --->   "%mul_ln131 = mul i31 %trunc_ln131, i31 %empty_47" [conv_bckwd/main.cpp:131]   --->   Operation 999 'mul' 'mul_ln131' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1000 [2/2] (6.91ns)   --->   "%empty_101 = mul i31 %trunc_ln132, i31 %trunc_ln33" [conv_bckwd/main.cpp:132]   --->   Operation 1000 'mul' 'empty_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 39> <Delay = 6.91>
ST_157 : Operation 1001 [1/2] (6.91ns)   --->   "%mul_ln131 = mul i31 %trunc_ln131, i31 %empty_47" [conv_bckwd/main.cpp:131]   --->   Operation 1001 'mul' 'mul_ln131' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %trunc_ln131_1" [conv_bckwd/main.cpp:134]   --->   Operation 1002 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1003 [1/1] (4.17ns)   --->   "%mul_ln134 = mul i10 %zext_ln134, i10 100" [conv_bckwd/main.cpp:134]   --->   Operation 1003 'mul' 'mul_ln134' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1004 [1/2] (6.91ns)   --->   "%empty_101 = mul i31 %trunc_ln132, i31 %trunc_ln33" [conv_bckwd/main.cpp:132]   --->   Operation 1004 'mul' 'empty_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 40> <Delay = 5.07>
ST_158 : Operation 1005 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_29_VITIS_LOOP_132_30_str"   --->   Operation 1005 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i10 %mul_ln134" [conv_bckwd/main.cpp:132]   --->   Operation 1006 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1007 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv_bckwd/main.cpp:132]   --->   Operation 1007 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1008 [1/1] (2.52ns)   --->   "%empty_102 = add i31 %empty_101, i31 %mul_ln131" [conv_bckwd/main.cpp:132]   --->   Operation 1008 'add' 'empty_102' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_102, i1 0" [conv_bckwd/main.cpp:132]   --->   Operation 1009 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1010 [1/1] (2.55ns)   --->   "%empty_103 = add i32 %tmp_13, i32 %dx_read" [conv_bckwd/main.cpp:132]   --->   Operation 1010 'add' 'empty_103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1011 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %cmp56407, void %._crit_edge271, void %.lr.ph270" [conv_bckwd/main.cpp:133]   --->   Operation 1011 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_103, i32 1, i32 31" [conv_bckwd/main.cpp:133]   --->   Operation 1012 'partselect' 'trunc_ln7' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i31 %trunc_ln7" [conv_bckwd/main.cpp:133]   --->   Operation 1013 'sext' 'sext_ln133' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1014 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16 %gmem, i32 %sext_ln133" [conv_bckwd/main.cpp:133]   --->   Operation 1014 'getelementptr' 'gmem_addr_8' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %select_ln131" [conv_bckwd/main.cpp:134]   --->   Operation 1015 'trunc' 'trunc_ln134' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i9 %trunc_ln134" [conv_bckwd/main.cpp:134]   --->   Operation 1016 'zext' 'zext_ln134_1' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1017 [1/1] (2.25ns) (grouped into DSP with root node mul_ln133)   --->   "%add_ln134 = add i11 %zext_ln132, i11 %zext_ln134_1" [conv_bckwd/main.cpp:134]   --->   Operation 1017 'add' 'add_ln134' <Predicate = (cmp56407)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1018 [1/1] (0.00ns) (grouped into DSP with root node mul_ln133)   --->   "%zext_ln133 = zext i11 %add_ln134" [conv_bckwd/main.cpp:133]   --->   Operation 1018 'zext' 'zext_ln133' <Predicate = (cmp56407)> <Delay = 0.00>
ST_158 : Operation 1019 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln133 = mul i16 %zext_ln133, i16 100" [conv_bckwd/main.cpp:133]   --->   Operation 1019 'mul' 'mul_ln133' <Predicate = (cmp56407)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 41> <Delay = 7.30>
ST_159 : Operation 1020 [1/1] (7.30ns)   --->   "%empty_98 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_8, i32 %W_read" [conv_bckwd/main.cpp:133]   --->   Operation 1020 'writereq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1021 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln133 = mul i16 %zext_ln133, i16 100" [conv_bckwd/main.cpp:133]   --->   Operation 1021 'mul' 'mul_ln133' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 160 <SV = 42> <Delay = 1.05>
ST_160 : Operation 1022 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln133 = mul i16 %zext_ln133, i16 100" [conv_bckwd/main.cpp:133]   --->   Operation 1022 'mul' 'mul_ln133' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 43> <Delay = 1.58>
ST_161 : Operation 1023 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln133 = mul i16 %zext_ln133, i16 100" [conv_bckwd/main.cpp:133]   --->   Operation 1023 'mul' 'mul_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1024 [1/1] (1.58ns)   --->   "%br_ln133 = br void" [conv_bckwd/main.cpp:133]   --->   Operation 1024 'br' 'br_ln133' <Predicate = true> <Delay = 1.58>

State 162 <SV = 44> <Delay = 5.33>
ST_162 : Operation 1025 [1/1] (0.00ns)   --->   "%k_6 = phi i31 %add_ln133, void %.split13, i31 0, void %.lr.ph270" [conv_bckwd/main.cpp:133]   --->   Operation 1025 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1026 [1/1] (2.52ns)   --->   "%add_ln133 = add i31 %k_6, i31 1" [conv_bckwd/main.cpp:133]   --->   Operation 1026 'add' 'add_ln133' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1027 [1/1] (0.00ns)   --->   "%k_6_cast = zext i31 %k_6" [conv_bckwd/main.cpp:133]   --->   Operation 1027 'zext' 'k_6_cast' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1028 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1028 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1029 [1/1] (2.47ns)   --->   "%icmp_ln133 = icmp_eq  i32 %k_6_cast, i32 %W_read" [conv_bckwd/main.cpp:133]   --->   Operation 1029 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1030 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1030 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %.split13, void %._crit_edge271.loopexit" [conv_bckwd/main.cpp:133]   --->   Operation 1031 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i31 %k_6" [conv_bckwd/main.cpp:134]   --->   Operation 1032 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_162 : Operation 1033 [1/1] (2.07ns)   --->   "%add_ln134_1 = add i16 %mul_ln133, i16 %trunc_ln134_1" [conv_bckwd/main.cpp:134]   --->   Operation 1033 'add' 'add_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i16 %add_ln134_1" [conv_bckwd/main.cpp:134]   --->   Operation 1034 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_162 : Operation 1035 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln134_2" [conv_bckwd/main.cpp:134]   --->   Operation 1035 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_162 : Operation 1036 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i16 %dxbuf_V_addr_1" [conv_bckwd/main.cpp:134]   --->   Operation 1036 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln133)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 163 <SV = 45> <Delay = 3.25>
ST_163 : Operation 1037 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i16 %dxbuf_V_addr_1" [conv_bckwd/main.cpp:134]   --->   Operation 1037 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln133)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 164 <SV = 46> <Delay = 7.30>
ST_164 : Operation 1038 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_bckwd/main.cpp:133]   --->   Operation 1038 'specloopname' 'specloopname_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_164 : Operation 1039 [1/1] (7.30ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_8, i16 %dxbuf_V_load, i2 3" [conv_bckwd/main.cpp:134]   --->   Operation 1039 'write' 'write_ln134' <Predicate = (!icmp_ln133)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1040 'br' 'br_ln0' <Predicate = (!icmp_ln133)> <Delay = 0.00>

State 165 <SV = 45> <Delay = 7.30>
ST_165 : Operation 1041 [5/5] (7.30ns)   --->   "%empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:132]   --->   Operation 1041 'writeresp' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 46> <Delay = 7.30>
ST_166 : Operation 1042 [4/5] (7.30ns)   --->   "%empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:132]   --->   Operation 1042 'writeresp' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 47> <Delay = 7.30>
ST_167 : Operation 1043 [3/5] (7.30ns)   --->   "%empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:132]   --->   Operation 1043 'writeresp' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 48> <Delay = 7.30>
ST_168 : Operation 1044 [2/5] (7.30ns)   --->   "%empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:132]   --->   Operation 1044 'writeresp' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 49> <Delay = 7.30>
ST_169 : Operation 1045 [1/5] (7.30ns)   --->   "%empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [conv_bckwd/main.cpp:132]   --->   Operation 1045 'writeresp' 'empty_100' <Predicate = (cmp56407)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln132 = br void %._crit_edge271" [conv_bckwd/main.cpp:132]   --->   Operation 1046 'br' 'br_ln132' <Predicate = (cmp56407)> <Delay = 0.00>
ST_169 : Operation 1047 [1/1] (2.55ns)   --->   "%add_ln132 = add i32 %select_ln131, i32 1" [conv_bckwd/main.cpp:132]   --->   Operation 1047 'add' 'add_ln132' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1048 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 170 <SV = 38> <Delay = 7.30>
ST_170 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %F_read" [conv_bckwd/main.cpp:140]   --->   Operation 1049 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1050 [1/1] (7.30ns)   --->   "%empty_104 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 %F_read" [conv_bckwd/main.cpp:140]   --->   Operation 1050 'writereq' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 1051 [1/1] (1.58ns)   --->   "%br_ln140 = br void" [conv_bckwd/main.cpp:140]   --->   Operation 1051 'br' 'br_ln140' <Predicate = true> <Delay = 1.58>

State 171 <SV = 39> <Delay = 2.52>
ST_171 : Operation 1052 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln140, void %.split, i31 0, void %.lr.ph" [conv_bckwd/main.cpp:140]   --->   Operation 1052 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1053 [1/1] (2.52ns)   --->   "%add_ln140 = add i31 %i_8, i31 1" [conv_bckwd/main.cpp:140]   --->   Operation 1053 'add' 'add_ln140' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1054 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1054 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1055 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_eq  i31 %i_8, i31 %trunc_ln140" [conv_bckwd/main.cpp:140]   --->   Operation 1055 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1056 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1056 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1057 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %.split, void %._crit_edge.loopexit" [conv_bckwd/main.cpp:140]   --->   Operation 1057 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i31 %i_8" [conv_bckwd/main.cpp:141]   --->   Operation 1058 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_171 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %trunc_ln141" [conv_bckwd/main.cpp:141]   --->   Operation 1059 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_171 : Operation 1060 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln141" [conv_bckwd/main.cpp:141]   --->   Operation 1060 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_171 : Operation 1061 [2/2] (2.32ns)   --->   "%dbbuf_V_load_2 = load i3 %dbbuf_V_addr_2" [conv_bckwd/main.cpp:141]   --->   Operation 1061 'load' 'dbbuf_V_load_2' <Predicate = (!icmp_ln140)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 172 <SV = 40> <Delay = 2.32>
ST_172 : Operation 1062 [1/2] (2.32ns)   --->   "%dbbuf_V_load_2 = load i3 %dbbuf_V_addr_2" [conv_bckwd/main.cpp:141]   --->   Operation 1062 'load' 'dbbuf_V_load_2' <Predicate = (!icmp_ln140)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 173 <SV = 41> <Delay = 7.30>
ST_173 : Operation 1063 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_bckwd/main.cpp:140]   --->   Operation 1063 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_173 : Operation 1064 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %dbbuf_V_load_2, i2 3" [conv_bckwd/main.cpp:141]   --->   Operation 1064 'write' 'write_ln141' <Predicate = (!icmp_ln140)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1065 'br' 'br_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 174 <SV = 40> <Delay = 7.30>
ST_174 : Operation 1066 [5/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:145]   --->   Operation 1066 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 41> <Delay = 7.30>
ST_175 : Operation 1067 [4/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:145]   --->   Operation 1067 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 42> <Delay = 7.30>
ST_176 : Operation 1068 [3/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:145]   --->   Operation 1068 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 43> <Delay = 7.30>
ST_177 : Operation 1069 [2/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:145]   --->   Operation 1069 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 44> <Delay = 7.30>
ST_178 : Operation 1070 [1/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_bckwd/main.cpp:145]   --->   Operation 1070 'writeresp' 'empty_106' <Predicate = (icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln145 = br void %._crit_edge" [conv_bckwd/main.cpp:145]   --->   Operation 1071 'br' 'br_ln145' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_178 : Operation 1072 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [conv_bckwd/main.cpp:145]   --->   Operation 1072 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'FW' [50]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_47', conv_bckwd/main.cpp:33) [72]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_47', conv_bckwd/main.cpp:33) [72]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [151]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', conv_bckwd/main.cpp:33) [91]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', conv_bckwd/main.cpp:33) [91]  (6.91 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_51', conv_bckwd/main.cpp:34) [99]  (2.52 ns)
	'add' operation ('empty_52', conv_bckwd/main.cpp:34) [101]  (2.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:35) [107]  (7.3 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:35) with incoming values : ('add_ln35', conv_bckwd/main.cpp:35) [115]  (0 ns)
	'add' operation ('add_ln35', conv_bckwd/main.cpp:35) [116]  (2.52 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:36) [128]  (7.3 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', conv_bckwd/main.cpp:36) [127]  (0 ns)
	'store' operation ('store_ln36', conv_bckwd/main.cpp:36) of variable 'gmem_addr_read', conv_bckwd/main.cpp:36 on array 'xbuf.V', conv_bckwd/main.cpp:29 [129]  (3.25 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln34', conv_bckwd/main.cpp:34) [134]  (2.55 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln56', conv_bckwd/main.cpp:56) [140]  (0 ns)
	'sub' operation ('sub_ln56_1', conv_bckwd/main.cpp:56) [141]  (4.37 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [151]  (6.91 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [154]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [154]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [154]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [154]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound15') [154]  (6.98 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:44) with incoming values : ('select_ln44_3', conv_bckwd/main.cpp:44) [161]  (0 ns)
	'mul' operation ('empty_56', conv_bckwd/main.cpp:44) [165]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_56', conv_bckwd/main.cpp:44) [165]  (6.91 ns)

 <State 28>: 6.86ns
The critical path consists of the following:
	'add' operation ('add_ln43', conv_bckwd/main.cpp:43) [170]  (2.52 ns)
	'select' operation ('select_ln43_1', conv_bckwd/main.cpp:43) [174]  (0.733 ns)
	'add' operation ('add_ln47', conv_bckwd/main.cpp:47) [180]  (1.78 ns)
	'add' operation ('add_ln47_1', conv_bckwd/main.cpp:47) [196]  (1.83 ns)

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln43', conv_bckwd/main.cpp:43) [175]  (6.91 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln43', conv_bckwd/main.cpp:43) [175]  (6.91 ns)

 <State 31>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln43_2', conv_bckwd/main.cpp:43) [182]  (0 ns)
	'select' operation ('select_ln44_1', conv_bckwd/main.cpp:44) [192]  (0.733 ns)
	'add' operation ('empty_60', conv_bckwd/main.cpp:43) [206]  (4.34 ns)

 <State 32>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln47_2', conv_bckwd/main.cpp:47) [200]  (1.82 ns)
	'add' operation ('add_ln47_3', conv_bckwd/main.cpp:47) [217]  (1.73 ns)
	'add' operation ('add_ln47_4', conv_bckwd/main.cpp:47) [221]  (1.73 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:46) [214]  (7.3 ns)

 <State 40>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:46) with incoming values : ('add_ln46', conv_bckwd/main.cpp:46) [224]  (0 ns)
	'add' operation ('add_ln46', conv_bckwd/main.cpp:46) [225]  (2.52 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:47) [237]  (7.3 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_bckwd/main.cpp:47) [236]  (0 ns)
	'store' operation ('store_ln47', conv_bckwd/main.cpp:47) of variable 'gmem_addr_2_read', conv_bckwd/main.cpp:47 on array 'wbuf.V', conv_bckwd/main.cpp:30 [238]  (3.25 ns)

 <State 43>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln44_1', conv_bckwd/main.cpp:44) [244]  (3.52 ns)
	'select' operation ('select_ln44_4', conv_bckwd/main.cpp:44) [245]  (1.48 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', conv_bckwd/main.cpp:56) [259]  (6.91 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', conv_bckwd/main.cpp:56) [259]  (6.91 ns)

 <State 46>: 3.49ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten44', conv_bckwd/main.cpp:62) with incoming values : ('add_ln62_3', conv_bckwd/main.cpp:62) [262]  (0 ns)
	'add' operation ('add_ln62_3', conv_bckwd/main.cpp:62) [265]  (3.49 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', conv_bckwd/main.cpp:62) [274]  (6.91 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', conv_bckwd/main.cpp:62) [274]  (6.91 ns)

 <State 49>: 3.22ns
The critical path consists of the following:
	'select' operation ('select_ln62', conv_bckwd/main.cpp:62) [272]  (0.698 ns)
	'add' operation ('tmp', conv_bckwd/main.cpp:63) [281]  (2.52 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_65', conv_bckwd/main.cpp:62) [282]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_65', conv_bckwd/main.cpp:62) [282]  (6.91 ns)

 <State 52>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln65', conv_bckwd/main.cpp:65) [277]  (4.17 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:64) [290]  (7.3 ns)

 <State 60>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:64) with incoming values : ('add_ln64', conv_bckwd/main.cpp:64) [298]  (0 ns)
	'add' operation ('add_ln64', conv_bckwd/main.cpp:64) [299]  (2.55 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:65) [309]  (7.3 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr', conv_bckwd/main.cpp:65) [308]  (0 ns)
	'store' operation ('store_ln65', conv_bckwd/main.cpp:65) of variable 'gmem_addr_1_read', conv_bckwd/main.cpp:65 on array 'dybuf.V', conv_bckwd/main.cpp:31 [310]  (3.25 ns)

 <State 63>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln63', conv_bckwd/main.cpp:63) [315]  (2.55 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_bckwd/main.cpp:79) with incoming values : ('select_ln79_3', conv_bckwd/main.cpp:79) [323]  (0 ns)
	'mul' operation ('empty_67', conv_bckwd/main.cpp:79) [327]  (6.91 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_67', conv_bckwd/main.cpp:79) [327]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln78', conv_bckwd/main.cpp:78) [337]  (6.91 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln78', conv_bckwd/main.cpp:78) [337]  (6.91 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid153', conv_bckwd/main.cpp:79) [353]  (6.91 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln78_2', conv_bckwd/main.cpp:78) [344]  (0 ns)
	'select' operation ('select_ln79_1', conv_bckwd/main.cpp:79) [354]  (0.733 ns)
	'add' operation ('empty_71', conv_bckwd/main.cpp:78) [368]  (4.34 ns)

 <State 70>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln82_2', conv_bckwd/main.cpp:82) [362]  (1.82 ns)
	'add' operation ('add_ln82_3', conv_bckwd/main.cpp:82) [379]  (1.73 ns)
	'add' operation ('add_ln82_4', conv_bckwd/main.cpp:82) [383]  (1.73 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:81) [376]  (7.3 ns)

 <State 78>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:81) with incoming values : ('add_ln81', conv_bckwd/main.cpp:81) [386]  (0 ns)
	'add' operation ('add_ln81', conv_bckwd/main.cpp:81) [387]  (2.52 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:82) [399]  (7.3 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_bckwd/main.cpp:82) [398]  (0 ns)
	'store' operation ('store_ln82', conv_bckwd/main.cpp:82) of variable 'gmem_addr_4_read', conv_bckwd/main.cpp:82 on array 'dwbuf.V', conv_bckwd/main.cpp:74 [400]  (3.25 ns)

 <State 81>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln79_1', conv_bckwd/main.cpp:79) [406]  (3.52 ns)
	'select' operation ('select_ln79_4', conv_bckwd/main.cpp:79) [407]  (1.48 ns)

 <State 82>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten89', conv_bckwd/main.cpp:88) with incoming values : ('add_ln88_1', conv_bckwd/main.cpp:88) [417]  (0 ns)
	'add' operation ('add_ln88_1', conv_bckwd/main.cpp:88) [420]  (3.52 ns)

 <State 83>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln88', conv_bckwd/main.cpp:88) [430]  (6.91 ns)

 <State 84>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln88', conv_bckwd/main.cpp:88) [430]  (6.91 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_76', conv_bckwd/main.cpp:89) [438]  (2.52 ns)
	'add' operation ('empty_77', conv_bckwd/main.cpp:89) [440]  (2.55 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:90) [446]  (7.3 ns)

 <State 93>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:90) with incoming values : ('add_ln90', conv_bckwd/main.cpp:90) [454]  (0 ns)
	'add' operation ('add_ln90', conv_bckwd/main.cpp:90) [455]  (2.52 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_bckwd/main.cpp:91) [467]  (7.3 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dxbuf_V_addr', conv_bckwd/main.cpp:91) [466]  (0 ns)
	'store' operation ('store_ln91', conv_bckwd/main.cpp:91) of variable 'gmem_addr_5_read', conv_bckwd/main.cpp:91 on array 'dxbuf.V', conv_bckwd/main.cpp:73 [468]  (3.25 ns)

 <State 96>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln89', conv_bckwd/main.cpp:89) [473]  (2.55 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_bckwd/main.cpp:97) [481]  (0 ns)
	bus request on port 'gmem' (conv_bckwd/main.cpp:97) [482]  (7.3 ns)

 <State 98>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:97) with incoming values : ('add_ln97', conv_bckwd/main.cpp:97) [485]  (0 ns)
	'add' operation ('add_ln97', conv_bckwd/main.cpp:97) [486]  (2.52 ns)

 <State 99>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load', conv_bckwd/main.cpp:98) on array 'dbbuf.V', conv_bckwd/main.cpp:75 [496]  (2.32 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:98) [497]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:103) [500]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:103) [500]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:103) [500]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:103) [500]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:103) [500]  (7.3 ns)

 <State 106>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln103_1', conv_bckwd/main.cpp:103) [515]  (6.98 ns)

 <State 107>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln103_1', conv_bckwd/main.cpp:103) [515]  (6.98 ns)

 <State 108>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound121', conv_bckwd/main.cpp:103) [678]  (6.91 ns)

 <State 109>: 3.3ns
The critical path consists of the following:
	'phi' operation ('h', conv_bckwd/main.cpp:104) with incoming values : ('add_ln104', conv_bckwd/main.cpp:104) [541]  (0 ns)
	'add' operation of DSP[554] ('empty_85') [552]  (2.25 ns)
	'mul' operation of DSP[554] ('mul_ln105', conv_bckwd/main.cpp:105) [554]  (1.05 ns)

 <State 110>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[554] ('mul_ln105', conv_bckwd/main.cpp:105) [554]  (1.05 ns)

 <State 111>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1') on array 'dbbuf.V', conv_bckwd/main.cpp:75 [549]  (2.32 ns)

 <State 112>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1') on array 'dbbuf.V', conv_bckwd/main.cpp:75 [549]  (2.32 ns)

 <State 113>: 5.33ns
The critical path consists of the following:
	'phi' operation ('w', conv_bckwd/main.cpp:105) with incoming values : ('add_ln105', conv_bckwd/main.cpp:105) [557]  (0 ns)
	'add' operation ('empty_88', conv_bckwd/main.cpp:105) [565]  (2.08 ns)
	'getelementptr' operation ('dybuf_V_addr_1', conv_bckwd/main.cpp:105) [567]  (0 ns)
	'load' operation ('r.V', conv_bckwd/main.cpp:105) on array 'dybuf.V', conv_bckwd/main.cpp:31 [568]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V', conv_bckwd/main.cpp:105) on array 'dybuf.V', conv_bckwd/main.cpp:31 [568]  (3.25 ns)

 <State 115>: 4.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten96', conv_bckwd/main.cpp:107) with incoming values : ('select_ln107_4', conv_bckwd/main.cpp:107) [576]  (0 ns)
	'icmp' operation ('icmp_ln107', conv_bckwd/main.cpp:107) [588]  (2.78 ns)
	'select' operation ('select_ln106_1', conv_bckwd/main.cpp:106) [590]  (0.698 ns)
	'mul' operation of DSP[620] ('mul_ln1118') [594]  (1.05 ns)

 <State 116>: 6.04ns
The critical path consists of the following:
	'phi' operation ('fh', conv_bckwd/main.cpp:107) with incoming values : ('select_ln107_3', conv_bckwd/main.cpp:107) [577]  (0 ns)
	'select' operation ('select_ln106', conv_bckwd/main.cpp:106) [589]  (0.698 ns)
	'add' operation ('add_ln107', conv_bckwd/main.cpp:107) [605]  (2.55 ns)
	'add' operation ('add_ln1118_7') [617]  (1.82 ns)
	'select' operation ('select_ln107_2', conv_bckwd/main.cpp:107) [618]  (0.968 ns)

 <State 117>: 5.55ns
The critical path consists of the following:
	'add' operation ('add_ln1118_3') [595]  (1.83 ns)
	'add' operation ('add_ln1118_4') [599]  (0 ns)
	'add' operation ('add_ln1118_5') [612]  (3.73 ns)

 <State 118>: 3.73ns
The critical path consists of the following:
	'add' operation ('add_ln1118_6') [616]  (0 ns)
	'add' operation ('add_ln1118_9') [628]  (3.73 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [630]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_bckwd/main.cpp:30 [645]  (3.25 ns)

 <State 120>: 4.3ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_bckwd/main.cpp:30 [645]  (3.25 ns)
	'mul' operation of DSP[654] ('mul_ln1192_1') [653]  (1.05 ns)

 <State 121>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[633] ('add_ln1118_10') [633]  (2.1 ns)
	'getelementptr' operation ('xbuf_V_addr_1') [635]  (0 ns)
	'load' operation ('xbuf_V_load') on array 'xbuf.V', conv_bckwd/main.cpp:29 [637]  (3.25 ns)

 <State 122>: 6.16ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load_1') on array 'dxbuf.V', conv_bckwd/main.cpp:73 [649]  (3.25 ns)
	'select' operation ('lhs') [651]  (0.805 ns)
	'add' operation of DSP[654] ('ret.V') [654]  (2.1 ns)

 <State 123>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[654] ('ret.V') [654]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dxbuf.V', conv_bckwd/main.cpp:73 [656]  (3.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_bckwd/main.cpp:74 [639]  (3.25 ns)

 <State 125>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[642] ('ret.V') [642]  (2.1 ns)

 <State 126>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[642] ('ret.V') [642]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln8' on array 'dwbuf.V', conv_bckwd/main.cpp:74 [644]  (3.25 ns)

 <State 127>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [664]  (2.08 ns)

 <State 128>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound121', conv_bckwd/main.cpp:103) [678]  (6.91 ns)

 <State 129>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:97) [681]  (6.98 ns)

 <State 130>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:97) [681]  (6.98 ns)

 <State 131>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:97) [681]  (6.98 ns)

 <State 132>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:97) [681]  (6.98 ns)

 <State 133>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound129', conv_bckwd/main.cpp:97) [681]  (6.98 ns)

 <State 134>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:121) with incoming values : ('select_ln121_2', conv_bckwd/main.cpp:121) [686]  (0 ns)
	'mul' operation ('empty_92', conv_bckwd/main.cpp:121) [691]  (6.91 ns)

 <State 135>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_92', conv_bckwd/main.cpp:121) [691]  (6.91 ns)

 <State 136>: 3.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten124', conv_bckwd/main.cpp:122) with incoming values : ('select_ln122_4', conv_bckwd/main.cpp:122) [687]  (0 ns)
	'icmp' operation ('icmp_ln122', conv_bckwd/main.cpp:122) [700]  (2.78 ns)
	'select' operation ('select_ln121_5', conv_bckwd/main.cpp:121) [714]  (0.993 ns)

 <State 137>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1135', conv_bckwd/main.cpp:121) [702]  (6.91 ns)

 <State 138>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1135', conv_bckwd/main.cpp:121) [702]  (6.91 ns)

 <State 139>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln121', conv_bckwd/main.cpp:121) [701]  (0.698 ns)
	'add' operation ('add_ln122', conv_bckwd/main.cpp:122) [715]  (2.55 ns)
	'add' operation ('tmp6_mid1', conv_bckwd/main.cpp:122) [720]  (2.52 ns)
	'select' operation ('select_ln122_1', conv_bckwd/main.cpp:122) [721]  (0.733 ns)

 <State 140>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln122', conv_bckwd/main.cpp:122) [722]  (6.91 ns)

 <State 141>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln122', conv_bckwd/main.cpp:122) [722]  (6.91 ns)

 <State 142>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln122', conv_bckwd/main.cpp:122) [717]  (0 ns)
	'select' operation ('select_ln122', conv_bckwd/main.cpp:122) [718]  (0.978 ns)
	'add' operation ('tmp8', conv_bckwd/main.cpp:123) [734]  (2.52 ns)

 <State 143>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_96', conv_bckwd/main.cpp:123) [735]  (6.91 ns)

 <State 144>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_96', conv_bckwd/main.cpp:123) [735]  (6.91 ns)

 <State 145>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln125_2', conv_bckwd/main.cpp:125) [730]  (1.82 ns)
	'add' operation ('add_ln125_3', conv_bckwd/main.cpp:125) [746]  (1.73 ns)
	'add' operation ('add_ln125_4', conv_bckwd/main.cpp:125) [750]  (1.73 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:124) [743]  (7.3 ns)

 <State 147>: 4.98ns
The critical path consists of the following:
	'phi' operation ('l', conv_bckwd/main.cpp:124) with incoming values : ('add_ln124', conv_bckwd/main.cpp:124) [753]  (0 ns)
	'add' operation ('add_ln125_5', conv_bckwd/main.cpp:125) [763]  (1.73 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_bckwd/main.cpp:125) [765]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_bckwd/main.cpp:125) on array 'dwbuf.V', conv_bckwd/main.cpp:74 [766]  (3.25 ns)

 <State 148>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_bckwd/main.cpp:125) on array 'dwbuf.V', conv_bckwd/main.cpp:74 [766]  (3.25 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:125) [767]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:123) [770]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:123) [770]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:123) [770]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:123) [770]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:123) [770]  (7.3 ns)

 <State 155>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten160', conv_bckwd/main.cpp:131) with incoming values : ('add_ln131_1', conv_bckwd/main.cpp:131) [782]  (0 ns)
	'add' operation ('add_ln131_1', conv_bckwd/main.cpp:131) [785]  (3.52 ns)

 <State 156>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln131', conv_bckwd/main.cpp:131) [795]  (6.91 ns)

 <State 157>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln131', conv_bckwd/main.cpp:131) [795]  (6.91 ns)

 <State 158>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_102', conv_bckwd/main.cpp:132) [803]  (2.52 ns)
	'add' operation ('empty_103', conv_bckwd/main.cpp:132) [805]  (2.55 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:133) [811]  (7.3 ns)

 <State 160>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[816] ('mul_ln133', conv_bckwd/main.cpp:133) [816]  (1.05 ns)

 <State 161>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', conv_bckwd/main.cpp:133) with incoming values : ('add_ln133', conv_bckwd/main.cpp:133) [819]  (1.59 ns)

 <State 162>: 5.33ns
The critical path consists of the following:
	'phi' operation ('k', conv_bckwd/main.cpp:133) with incoming values : ('add_ln133', conv_bckwd/main.cpp:133) [819]  (0 ns)
	'add' operation ('add_ln134_1', conv_bckwd/main.cpp:134) [829]  (2.08 ns)
	'getelementptr' operation ('dxbuf_V_addr_1', conv_bckwd/main.cpp:134) [831]  (0 ns)
	'load' operation ('dxbuf_V_load', conv_bckwd/main.cpp:134) on array 'dxbuf.V', conv_bckwd/main.cpp:73 [832]  (3.25 ns)

 <State 163>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', conv_bckwd/main.cpp:134) on array 'dxbuf.V', conv_bckwd/main.cpp:73 [832]  (3.25 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:134) [833]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:132) [836]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:132) [836]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:132) [836]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:132) [836]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:132) [836]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_bckwd/main.cpp:140) [848]  (7.3 ns)

 <State 171>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_bckwd/main.cpp:140) with incoming values : ('add_ln140', conv_bckwd/main.cpp:140) [851]  (0 ns)
	'add' operation ('add_ln140', conv_bckwd/main.cpp:140) [852]  (2.52 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_2', conv_bckwd/main.cpp:141) on array 'dbbuf.V', conv_bckwd/main.cpp:75 [862]  (2.32 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_bckwd/main.cpp:141) [863]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:145) [866]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:145) [866]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:145) [866]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:145) [866]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_bckwd/main.cpp:145) [866]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
