// Seed: 2052546115
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5
    , id_16,
    input uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    output tri0 id_13,
    output wor id_14
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8
);
  assign id_2 = 1'h0;
  tri0 id_10;
  assign id_10 = id_0;
  module_0(
      id_10, id_5, id_10, id_1, id_8, id_5, id_6, id_10, id_10, id_1, id_1, id_0, id_5, id_2, id_8
  );
endmodule
