
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030d4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000024  20000000  000030d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b4  20000024  000030f8  00020024  2**2
                  ALLOC
  3 .stack        00002000  200000d8  000031ac  00020024  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002c4de  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003ee6  00000000  00000000  0004c583  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004794  00000000  00000000  00050469  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004e0  00000000  00000000  00054bfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004c8  00000000  00000000  000550dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a7cb  00000000  00000000  000555a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e33f  00000000  00000000  0006fd70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008905d  00000000  00000000  0007e0af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000c9c  00000000  00000000  0010710c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d8 20 00 20 19 01 00 00 15 01 00 00 15 01 00 00     . . ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 f5 02 00 00 15 01 00 00 15 01 00 00     ................
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000024 	.word	0x20000024
      d4:	00000000 	.word	0x00000000
      d8:	000030d4 	.word	0x000030d4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000028 	.word	0x20000028
     108:	000030d4 	.word	0x000030d4
     10c:	000030d4 	.word	0x000030d4
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	000030d4 	.word	0x000030d4
     1c8:	20000000 	.word	0x20000000
     1cc:	20000024 	.word	0x20000024
     1d0:	20000004 	.word	0x20000004
     1d4:	20000024 	.word	0x20000024
     1d8:	200000d8 	.word	0x200000d8
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	00002f8d 	.word	0x00002f8d
     1f8:	00001545 	.word	0x00001545

000001fc <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     1fc:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     1fe:	2203      	movs	r2, #3
     200:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     202:	421a      	tst	r2, r3
     204:	d1fc      	bne.n	200 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     206:	4770      	bx	lr

00000208 <master_election>:
#include "Master.h"
#include "interrupt.h"


uint8_t master_election()
{
     208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     20a:	4c14      	ldr	r4, [pc, #80]	; (25c <master_election+0x54>)
     20c:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     20e:	0020      	movs	r0, r4
     210:	4f13      	ldr	r7, [pc, #76]	; (260 <master_election+0x58>)
     212:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     214:	682b      	ldr	r3, [r5, #0]
     216:	2602      	movs	r6, #2
     218:	43b3      	bics	r3, r6
     21a:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     21c:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     21e:	0020      	movs	r0, r4
     220:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     222:	682b      	ldr	r3, [r5, #0]
     224:	4333      	orrs	r3, r6
     226:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     228:	4b0e      	ldr	r3, [pc, #56]	; (264 <master_election+0x5c>)
     22a:	4798      	blx	r3
	uint8_t i_am_master = 0;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     22c:	0020      	movs	r0, r4
     22e:	4b0e      	ldr	r3, [pc, #56]	; (268 <master_election+0x60>)
     230:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     232:	2802      	cmp	r0, #2
     234:	d003      	beq.n	23e <master_election+0x36>
		configure_i2c_master();
		i_am_master = 1;
	}	
	else
	{
		init_irq_pin();
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <master_election+0x64>)
     238:	4798      	blx	r3
	uint8_t i_am_master = 0;
     23a:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     23e:	4b0c      	ldr	r3, [pc, #48]	; (270 <master_election+0x68>)
     240:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     242:	4806      	ldr	r0, [pc, #24]	; (25c <master_election+0x54>)
     244:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     246:	4b06      	ldr	r3, [pc, #24]	; (260 <master_election+0x58>)
     248:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     24a:	6823      	ldr	r3, [r4, #0]
     24c:	2202      	movs	r2, #2
     24e:	4393      	bics	r3, r2
     250:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     252:	4b08      	ldr	r3, [pc, #32]	; (274 <master_election+0x6c>)
     254:	4798      	blx	r3
		i_am_master = 1;
     256:	2001      	movs	r0, #1
     258:	e7f0      	b.n	23c <master_election+0x34>
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	200000cc 	.word	0x200000cc
     260:	000001fd 	.word	0x000001fd
     264:	000013f1 	.word	0x000013f1
     268:	00000a39 	.word	0x00000a39
     26c:	000014d5 	.word	0x000014d5
     270:	00001485 	.word	0x00001485
     274:	0000135d 	.word	0x0000135d

00000278 <send_master>:

void send_master(uint8_t msg_type, uint8_t data)
{
     278:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     27a:	4b07      	ldr	r3, [pc, #28]	; (298 <send_master+0x20>)
     27c:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     27e:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     280:	4a06      	ldr	r2, [pc, #24]	; (29c <send_master+0x24>)
     282:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     284:	0016      	movs	r6, r2
     286:	4d06      	ldr	r5, [pc, #24]	; (2a0 <send_master+0x28>)
     288:	4c06      	ldr	r4, [pc, #24]	; (2a4 <send_master+0x2c>)
     28a:	0031      	movs	r1, r6
     28c:	0028      	movs	r0, r5
     28e:	47a0      	blx	r4
	while (status != STATUS_OK)
     290:	2800      	cmp	r0, #0
     292:	d1fa      	bne.n	28a <send_master+0x12>
	}
}
     294:	bd70      	pop	{r4, r5, r6, pc}
     296:	46c0      	nop			; (mov r8, r8)
     298:	20000018 	.word	0x20000018
     29c:	2000000c 	.word	0x2000000c
     2a0:	200000a8 	.word	0x200000a8
     2a4:	0000089d 	.word	0x0000089d

000002a8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2a8:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2aa:	2a00      	cmp	r2, #0
     2ac:	d001      	beq.n	2b2 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2ae:	0018      	movs	r0, r3
     2b0:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     2b2:	008b      	lsls	r3, r1, #2
     2b4:	4a06      	ldr	r2, [pc, #24]	; (2d0 <extint_register_callback+0x28>)
     2b6:	589b      	ldr	r3, [r3, r2]
     2b8:	2b00      	cmp	r3, #0
     2ba:	d003      	beq.n	2c4 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     2bc:	4283      	cmp	r3, r0
     2be:	d005      	beq.n	2cc <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     2c0:	231d      	movs	r3, #29
     2c2:	e7f4      	b.n	2ae <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     2c4:	0089      	lsls	r1, r1, #2
     2c6:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     2c8:	2300      	movs	r3, #0
     2ca:	e7f0      	b.n	2ae <extint_register_callback+0x6>
		return STATUS_OK;
     2cc:	2300      	movs	r3, #0
     2ce:	e7ee      	b.n	2ae <extint_register_callback+0x6>
     2d0:	20000068 	.word	0x20000068

000002d4 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2d4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2d6:	2900      	cmp	r1, #0
     2d8:	d001      	beq.n	2de <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     2da:	0018      	movs	r0, r3
     2dc:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     2de:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     2e0:	281f      	cmp	r0, #31
     2e2:	d800      	bhi.n	2e6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     2e4:	4a02      	ldr	r2, [pc, #8]	; (2f0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     2e6:	2301      	movs	r3, #1
     2e8:	4083      	lsls	r3, r0
     2ea:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     2ec:	2300      	movs	r3, #0
     2ee:	e7f4      	b.n	2da <extint_chan_enable_callback+0x6>
     2f0:	40001800 	.word	0x40001800

000002f4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     2f4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     2f6:	2200      	movs	r2, #0
     2f8:	4b10      	ldr	r3, [pc, #64]	; (33c <EIC_Handler+0x48>)
     2fa:	701a      	strb	r2, [r3, #0]
     2fc:	2300      	movs	r3, #0
     2fe:	4910      	ldr	r1, [pc, #64]	; (340 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     300:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     302:	4e10      	ldr	r6, [pc, #64]	; (344 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     304:	4c0d      	ldr	r4, [pc, #52]	; (33c <EIC_Handler+0x48>)
     306:	e00a      	b.n	31e <EIC_Handler+0x2a>
		return eics[eic_index];
     308:	490d      	ldr	r1, [pc, #52]	; (340 <EIC_Handler+0x4c>)
     30a:	e008      	b.n	31e <EIC_Handler+0x2a>
     30c:	7823      	ldrb	r3, [r4, #0]
     30e:	3301      	adds	r3, #1
     310:	b2db      	uxtb	r3, r3
     312:	7023      	strb	r3, [r4, #0]
     314:	2b0f      	cmp	r3, #15
     316:	d810      	bhi.n	33a <EIC_Handler+0x46>
		return NULL;
     318:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     31a:	2b1f      	cmp	r3, #31
     31c:	d9f4      	bls.n	308 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     31e:	0028      	movs	r0, r5
     320:	4018      	ands	r0, r3
     322:	2201      	movs	r2, #1
     324:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     326:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     328:	4210      	tst	r0, r2
     32a:	d0ef      	beq.n	30c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     32c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     32e:	009b      	lsls	r3, r3, #2
     330:	599b      	ldr	r3, [r3, r6]
     332:	2b00      	cmp	r3, #0
     334:	d0ea      	beq.n	30c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     336:	4798      	blx	r3
     338:	e7e8      	b.n	30c <EIC_Handler+0x18>
			}
		}
	}
}
     33a:	bd70      	pop	{r4, r5, r6, pc}
     33c:	20000064 	.word	0x20000064
     340:	40001800 	.word	0x40001800
     344:	20000068 	.word	0x20000068

00000348 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     348:	4a04      	ldr	r2, [pc, #16]	; (35c <_extint_enable+0x14>)
     34a:	7813      	ldrb	r3, [r2, #0]
     34c:	2102      	movs	r1, #2
     34e:	430b      	orrs	r3, r1
     350:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     352:	7853      	ldrb	r3, [r2, #1]
     354:	b25b      	sxtb	r3, r3
     356:	2b00      	cmp	r3, #0
     358:	dbfb      	blt.n	352 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     35a:	4770      	bx	lr
     35c:	40001800 	.word	0x40001800

00000360 <_system_extint_init>:
{
     360:	b500      	push	{lr}
     362:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     364:	4a12      	ldr	r2, [pc, #72]	; (3b0 <_system_extint_init+0x50>)
     366:	6993      	ldr	r3, [r2, #24]
     368:	2140      	movs	r1, #64	; 0x40
     36a:	430b      	orrs	r3, r1
     36c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     36e:	a901      	add	r1, sp, #4
     370:	2300      	movs	r3, #0
     372:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     374:	2005      	movs	r0, #5
     376:	4b0f      	ldr	r3, [pc, #60]	; (3b4 <_system_extint_init+0x54>)
     378:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     37a:	2005      	movs	r0, #5
     37c:	4b0e      	ldr	r3, [pc, #56]	; (3b8 <_system_extint_init+0x58>)
     37e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     380:	4a0e      	ldr	r2, [pc, #56]	; (3bc <_system_extint_init+0x5c>)
     382:	7813      	ldrb	r3, [r2, #0]
     384:	2101      	movs	r1, #1
     386:	430b      	orrs	r3, r1
     388:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     38a:	7853      	ldrb	r3, [r2, #1]
     38c:	b25b      	sxtb	r3, r3
     38e:	2b00      	cmp	r3, #0
     390:	dbfb      	blt.n	38a <_system_extint_init+0x2a>
     392:	4b0b      	ldr	r3, [pc, #44]	; (3c0 <_system_extint_init+0x60>)
     394:	0019      	movs	r1, r3
     396:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     398:	2200      	movs	r2, #0
     39a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     39c:	4299      	cmp	r1, r3
     39e:	d1fc      	bne.n	39a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3a0:	2210      	movs	r2, #16
     3a2:	4b08      	ldr	r3, [pc, #32]	; (3c4 <_system_extint_init+0x64>)
     3a4:	601a      	str	r2, [r3, #0]
	_extint_enable();
     3a6:	4b08      	ldr	r3, [pc, #32]	; (3c8 <_system_extint_init+0x68>)
     3a8:	4798      	blx	r3
}
     3aa:	b003      	add	sp, #12
     3ac:	bd00      	pop	{pc}
     3ae:	46c0      	nop			; (mov r8, r8)
     3b0:	40000400 	.word	0x40000400
     3b4:	00001205 	.word	0x00001205
     3b8:	00001179 	.word	0x00001179
     3bc:	40001800 	.word	0x40001800
     3c0:	20000068 	.word	0x20000068
     3c4:	e000e100 	.word	0xe000e100
     3c8:	00000349 	.word	0x00000349

000003cc <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     3cc:	2300      	movs	r3, #0
     3ce:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     3d0:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     3d2:	2201      	movs	r2, #1
     3d4:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     3d6:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     3d8:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     3da:	3302      	adds	r3, #2
     3dc:	72c3      	strb	r3, [r0, #11]
}
     3de:	4770      	bx	lr

000003e0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	b083      	sub	sp, #12
     3e4:	0005      	movs	r5, r0
     3e6:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3e8:	a901      	add	r1, sp, #4
     3ea:	2300      	movs	r3, #0
     3ec:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     3ee:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     3f0:	7923      	ldrb	r3, [r4, #4]
     3f2:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     3f4:	7a23      	ldrb	r3, [r4, #8]
     3f6:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     3f8:	7820      	ldrb	r0, [r4, #0]
     3fa:	4b15      	ldr	r3, [pc, #84]	; (450 <extint_chan_set_config+0x70>)
     3fc:	4798      	blx	r3
		return NULL;
     3fe:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     400:	2d1f      	cmp	r5, #31
     402:	d800      	bhi.n	406 <extint_chan_set_config+0x26>
		return eics[eic_index];
     404:	4813      	ldr	r0, [pc, #76]	; (454 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     406:	2207      	movs	r2, #7
     408:	402a      	ands	r2, r5
     40a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     40c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     40e:	7aa3      	ldrb	r3, [r4, #10]
     410:	2b00      	cmp	r3, #0
     412:	d001      	beq.n	418 <extint_chan_set_config+0x38>
     414:	2308      	movs	r3, #8
     416:	431f      	orrs	r7, r3
     418:	08eb      	lsrs	r3, r5, #3
     41a:	009b      	lsls	r3, r3, #2
     41c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     41e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     420:	260f      	movs	r6, #15
     422:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     424:	43b1      	bics	r1, r6
			(new_config << config_pos);
     426:	4097      	lsls	r7, r2
     428:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     42a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     42c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     42e:	7a63      	ldrb	r3, [r4, #9]
     430:	2b00      	cmp	r3, #0
     432:	d106      	bne.n	442 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     434:	6943      	ldr	r3, [r0, #20]
     436:	2201      	movs	r2, #1
     438:	40aa      	lsls	r2, r5
     43a:	4393      	bics	r3, r2
     43c:	6143      	str	r3, [r0, #20]
	}
}
     43e:	b003      	add	sp, #12
     440:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     442:	6942      	ldr	r2, [r0, #20]
     444:	2301      	movs	r3, #1
     446:	40ab      	lsls	r3, r5
     448:	4313      	orrs	r3, r2
     44a:	6143      	str	r3, [r0, #20]
     44c:	e7f7      	b.n	43e <extint_chan_set_config+0x5e>
     44e:	46c0      	nop			; (mov r8, r8)
     450:	000012fd 	.word	0x000012fd
     454:	40001800 	.word	0x40001800

00000458 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     458:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     45a:	2207      	movs	r2, #7
     45c:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     45e:	421a      	tst	r2, r3
     460:	d1fc      	bne.n	45c <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     462:	4770      	bx	lr

00000464 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     464:	b5f0      	push	{r4, r5, r6, r7, lr}
     466:	46d6      	mov	lr, sl
     468:	464f      	mov	r7, r9
     46a:	4646      	mov	r6, r8
     46c:	b5c0      	push	{r6, r7, lr}
     46e:	b08a      	sub	sp, #40	; 0x28
     470:	0006      	movs	r6, r0
     472:	000f      	movs	r7, r1
     474:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     476:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     478:	0008      	movs	r0, r1
     47a:	4b97      	ldr	r3, [pc, #604]	; (6d8 <i2c_master_init+0x274>)
     47c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     47e:	4a97      	ldr	r2, [pc, #604]	; (6dc <i2c_master_init+0x278>)
     480:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     482:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     484:	2301      	movs	r3, #1
     486:	40ab      	lsls	r3, r5
     488:	430b      	orrs	r3, r1
     48a:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     48c:	a909      	add	r1, sp, #36	; 0x24
     48e:	7b23      	ldrb	r3, [r4, #12]
     490:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     492:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     494:	b2c5      	uxtb	r5, r0
     496:	0028      	movs	r0, r5
     498:	4b91      	ldr	r3, [pc, #580]	; (6e0 <i2c_master_init+0x27c>)
     49a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     49c:	0028      	movs	r0, r5
     49e:	4b91      	ldr	r3, [pc, #580]	; (6e4 <i2c_master_init+0x280>)
     4a0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     4a2:	7b20      	ldrb	r0, [r4, #12]
     4a4:	2100      	movs	r1, #0
     4a6:	4b90      	ldr	r3, [pc, #576]	; (6e8 <i2c_master_init+0x284>)
     4a8:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4aa:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     4ac:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4ae:	079b      	lsls	r3, r3, #30
     4b0:	d505      	bpl.n	4be <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     4b2:	b00a      	add	sp, #40	; 0x28
     4b4:	bc1c      	pop	{r2, r3, r4}
     4b6:	4690      	mov	r8, r2
     4b8:	4699      	mov	r9, r3
     4ba:	46a2      	mov	sl, r4
     4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4be:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     4c0:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4c2:	07db      	lsls	r3, r3, #31
     4c4:	d4f5      	bmi.n	4b2 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     4c6:	2314      	movs	r3, #20
     4c8:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     4ca:	6833      	ldr	r3, [r6, #0]
     4cc:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     4ce:	0018      	movs	r0, r3
     4d0:	4b81      	ldr	r3, [pc, #516]	; (6d8 <i2c_master_init+0x274>)
     4d2:	4798      	blx	r3
     4d4:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4d6:	2380      	movs	r3, #128	; 0x80
     4d8:	aa08      	add	r2, sp, #32
     4da:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     4dc:	2300      	movs	r3, #0
     4de:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     4e0:	2201      	movs	r2, #1
     4e2:	a908      	add	r1, sp, #32
     4e4:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     4e6:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     4e8:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     4ea:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     4ec:	2800      	cmp	r0, #0
     4ee:	d100      	bne.n	4f2 <i2c_master_init+0x8e>
     4f0:	e0af      	b.n	652 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     4f2:	ab08      	add	r3, sp, #32
     4f4:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     4f6:	2302      	movs	r3, #2
     4f8:	aa08      	add	r2, sp, #32
     4fa:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     4fc:	0c00      	lsrs	r0, r0, #16
     4fe:	b2c0      	uxtb	r0, r0
     500:	0011      	movs	r1, r2
     502:	4b7a      	ldr	r3, [pc, #488]	; (6ec <i2c_master_init+0x288>)
     504:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     506:	2f00      	cmp	r7, #0
     508:	d100      	bne.n	50c <i2c_master_init+0xa8>
     50a:	e0a7      	b.n	65c <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     50c:	ab08      	add	r3, sp, #32
     50e:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     510:	2302      	movs	r3, #2
     512:	aa08      	add	r2, sp, #32
     514:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     516:	0c3f      	lsrs	r7, r7, #16
     518:	b2f8      	uxtb	r0, r7
     51a:	0011      	movs	r1, r2
     51c:	4b73      	ldr	r3, [pc, #460]	; (6ec <i2c_master_init+0x288>)
     51e:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     520:	8aa3      	ldrh	r3, [r4, #20]
     522:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     524:	8ae3      	ldrh	r3, [r4, #22]
     526:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     528:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     52a:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     52c:	2b00      	cmp	r3, #0
     52e:	d104      	bne.n	53a <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     530:	4b6f      	ldr	r3, [pc, #444]	; (6f0 <i2c_master_init+0x28c>)
     532:	789b      	ldrb	r3, [r3, #2]
     534:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     536:	0fdb      	lsrs	r3, r3, #31
     538:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     53a:	68a1      	ldr	r1, [r4, #8]
     53c:	6923      	ldr	r3, [r4, #16]
     53e:	430b      	orrs	r3, r1
     540:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     542:	2224      	movs	r2, #36	; 0x24
     544:	5ca2      	ldrb	r2, [r4, r2]
     546:	2a00      	cmp	r2, #0
     548:	d002      	beq.n	550 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     54a:	2280      	movs	r2, #128	; 0x80
     54c:	05d2      	lsls	r2, r2, #23
     54e:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     550:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     552:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     554:	222c      	movs	r2, #44	; 0x2c
     556:	5ca2      	ldrb	r2, [r4, r2]
     558:	2a00      	cmp	r2, #0
     55a:	d103      	bne.n	564 <i2c_master_init+0x100>
     55c:	2280      	movs	r2, #128	; 0x80
     55e:	0492      	lsls	r2, r2, #18
     560:	4291      	cmp	r1, r2
     562:	d102      	bne.n	56a <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     564:	2280      	movs	r2, #128	; 0x80
     566:	0512      	lsls	r2, r2, #20
     568:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     56a:	222d      	movs	r2, #45	; 0x2d
     56c:	5ca2      	ldrb	r2, [r4, r2]
     56e:	2a00      	cmp	r2, #0
     570:	d002      	beq.n	578 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     572:	2280      	movs	r2, #128	; 0x80
     574:	0412      	lsls	r2, r2, #16
     576:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     578:	222e      	movs	r2, #46	; 0x2e
     57a:	5ca2      	ldrb	r2, [r4, r2]
     57c:	2a00      	cmp	r2, #0
     57e:	d002      	beq.n	586 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     580:	2280      	movs	r2, #128	; 0x80
     582:	03d2      	lsls	r2, r2, #15
     584:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     586:	4642      	mov	r2, r8
     588:	6812      	ldr	r2, [r2, #0]
     58a:	4313      	orrs	r3, r2
     58c:	4642      	mov	r2, r8
     58e:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     590:	2380      	movs	r3, #128	; 0x80
     592:	005b      	lsls	r3, r3, #1
     594:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     596:	0028      	movs	r0, r5
     598:	3014      	adds	r0, #20
     59a:	b2c0      	uxtb	r0, r0
     59c:	4b55      	ldr	r3, [pc, #340]	; (6f4 <i2c_master_init+0x290>)
     59e:	4798      	blx	r3
     5a0:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     5a2:	23fa      	movs	r3, #250	; 0xfa
     5a4:	009b      	lsls	r3, r3, #2
     5a6:	6822      	ldr	r2, [r4, #0]
     5a8:	435a      	muls	r2, r3
     5aa:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     5ac:	6863      	ldr	r3, [r4, #4]
     5ae:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     5b0:	4d51      	ldr	r5, [pc, #324]	; (6f8 <i2c_master_init+0x294>)
     5b2:	47a8      	blx	r5
     5b4:	9000      	str	r0, [sp, #0]
     5b6:	9101      	str	r1, [sp, #4]
     5b8:	464b      	mov	r3, r9
     5ba:	0058      	lsls	r0, r3, #1
     5bc:	47a8      	blx	r5
     5be:	9002      	str	r0, [sp, #8]
     5c0:	9103      	str	r1, [sp, #12]
     5c2:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     5c4:	47a8      	blx	r5
     5c6:	9004      	str	r0, [sp, #16]
     5c8:	9105      	str	r1, [sp, #20]
     5ca:	4f4c      	ldr	r7, [pc, #304]	; (6fc <i2c_master_init+0x298>)
     5cc:	4a4c      	ldr	r2, [pc, #304]	; (700 <i2c_master_init+0x29c>)
     5ce:	4b4d      	ldr	r3, [pc, #308]	; (704 <i2c_master_init+0x2a0>)
     5d0:	9800      	ldr	r0, [sp, #0]
     5d2:	9901      	ldr	r1, [sp, #4]
     5d4:	47b8      	blx	r7
     5d6:	0002      	movs	r2, r0
     5d8:	000b      	movs	r3, r1
     5da:	9804      	ldr	r0, [sp, #16]
     5dc:	9905      	ldr	r1, [sp, #20]
     5de:	47b8      	blx	r7
     5e0:	4e49      	ldr	r6, [pc, #292]	; (708 <i2c_master_init+0x2a4>)
     5e2:	2200      	movs	r2, #0
     5e4:	4b49      	ldr	r3, [pc, #292]	; (70c <i2c_master_init+0x2a8>)
     5e6:	47b0      	blx	r6
     5e8:	9004      	str	r0, [sp, #16]
     5ea:	9105      	str	r1, [sp, #20]
     5ec:	4648      	mov	r0, r9
     5ee:	47a8      	blx	r5
     5f0:	0002      	movs	r2, r0
     5f2:	000b      	movs	r3, r1
     5f4:	9804      	ldr	r0, [sp, #16]
     5f6:	9905      	ldr	r1, [sp, #20]
     5f8:	47b8      	blx	r7
     5fa:	0002      	movs	r2, r0
     5fc:	000b      	movs	r3, r1
     5fe:	4d44      	ldr	r5, [pc, #272]	; (710 <i2c_master_init+0x2ac>)
     600:	9800      	ldr	r0, [sp, #0]
     602:	9901      	ldr	r1, [sp, #4]
     604:	47a8      	blx	r5
     606:	9a02      	ldr	r2, [sp, #8]
     608:	9b03      	ldr	r3, [sp, #12]
     60a:	47b0      	blx	r6
     60c:	2200      	movs	r2, #0
     60e:	4b41      	ldr	r3, [pc, #260]	; (714 <i2c_master_init+0x2b0>)
     610:	47a8      	blx	r5
     612:	9a02      	ldr	r2, [sp, #8]
     614:	9b03      	ldr	r3, [sp, #12]
     616:	4d40      	ldr	r5, [pc, #256]	; (718 <i2c_master_init+0x2b4>)
     618:	47a8      	blx	r5
     61a:	4b40      	ldr	r3, [pc, #256]	; (71c <i2c_master_init+0x2b8>)
     61c:	4798      	blx	r3
     61e:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     620:	2380      	movs	r3, #128	; 0x80
     622:	049b      	lsls	r3, r3, #18
     624:	68a2      	ldr	r2, [r4, #8]
     626:	429a      	cmp	r2, r3
     628:	d01e      	beq.n	668 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     62a:	0003      	movs	r3, r0
     62c:	2040      	movs	r0, #64	; 0x40
     62e:	2dff      	cmp	r5, #255	; 0xff
     630:	d900      	bls.n	634 <i2c_master_init+0x1d0>
     632:	e73e      	b.n	4b2 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     634:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     636:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     638:	25ff      	movs	r5, #255	; 0xff
     63a:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     63c:	0624      	lsls	r4, r4, #24
     63e:	4325      	orrs	r5, r4
     640:	0400      	lsls	r0, r0, #16
     642:	23ff      	movs	r3, #255	; 0xff
     644:	041b      	lsls	r3, r3, #16
     646:	4018      	ands	r0, r3
     648:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     64a:	4643      	mov	r3, r8
     64c:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     64e:	2000      	movs	r0, #0
     650:	e72f      	b.n	4b2 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     652:	2100      	movs	r1, #0
     654:	4640      	mov	r0, r8
     656:	4b32      	ldr	r3, [pc, #200]	; (720 <i2c_master_init+0x2bc>)
     658:	4798      	blx	r3
     65a:	e74a      	b.n	4f2 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     65c:	2101      	movs	r1, #1
     65e:	4640      	mov	r0, r8
     660:	4b2f      	ldr	r3, [pc, #188]	; (720 <i2c_master_init+0x2bc>)
     662:	4798      	blx	r3
     664:	0007      	movs	r7, r0
     666:	e751      	b.n	50c <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     668:	26fa      	movs	r6, #250	; 0xfa
     66a:	00b6      	lsls	r6, r6, #2
     66c:	4653      	mov	r3, sl
     66e:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     670:	9800      	ldr	r0, [sp, #0]
     672:	9901      	ldr	r1, [sp, #4]
     674:	0002      	movs	r2, r0
     676:	000b      	movs	r3, r1
     678:	4c23      	ldr	r4, [pc, #140]	; (708 <i2c_master_init+0x2a4>)
     67a:	47a0      	blx	r4
     67c:	9000      	str	r0, [sp, #0]
     67e:	9101      	str	r1, [sp, #4]
     680:	0030      	movs	r0, r6
     682:	4b1d      	ldr	r3, [pc, #116]	; (6f8 <i2c_master_init+0x294>)
     684:	4798      	blx	r3
     686:	2200      	movs	r2, #0
     688:	4b26      	ldr	r3, [pc, #152]	; (724 <i2c_master_init+0x2c0>)
     68a:	47b8      	blx	r7
     68c:	0002      	movs	r2, r0
     68e:	000b      	movs	r3, r1
     690:	9800      	ldr	r0, [sp, #0]
     692:	9901      	ldr	r1, [sp, #4]
     694:	4c20      	ldr	r4, [pc, #128]	; (718 <i2c_master_init+0x2b4>)
     696:	47a0      	blx	r4
     698:	2200      	movs	r2, #0
     69a:	4b1e      	ldr	r3, [pc, #120]	; (714 <i2c_master_init+0x2b0>)
     69c:	4c1c      	ldr	r4, [pc, #112]	; (710 <i2c_master_init+0x2ac>)
     69e:	47a0      	blx	r4
     6a0:	4b1e      	ldr	r3, [pc, #120]	; (71c <i2c_master_init+0x2b8>)
     6a2:	4798      	blx	r3
     6a4:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     6a6:	d00c      	beq.n	6c2 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     6a8:	0031      	movs	r1, r6
     6aa:	9807      	ldr	r0, [sp, #28]
     6ac:	4b1e      	ldr	r3, [pc, #120]	; (728 <i2c_master_init+0x2c4>)
     6ae:	4798      	blx	r3
     6b0:	3802      	subs	r0, #2
     6b2:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     6b4:	002b      	movs	r3, r5
     6b6:	2dff      	cmp	r5, #255	; 0xff
     6b8:	d80c      	bhi.n	6d4 <i2c_master_init+0x270>
     6ba:	28ff      	cmp	r0, #255	; 0xff
     6bc:	d9bc      	bls.n	638 <i2c_master_init+0x1d4>
     6be:	2040      	movs	r0, #64	; 0x40
     6c0:	e6f7      	b.n	4b2 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     6c2:	0071      	lsls	r1, r6, #1
     6c4:	1e48      	subs	r0, r1, #1
     6c6:	9b07      	ldr	r3, [sp, #28]
     6c8:	469c      	mov	ip, r3
     6ca:	4460      	add	r0, ip
     6cc:	4b16      	ldr	r3, [pc, #88]	; (728 <i2c_master_init+0x2c4>)
     6ce:	4798      	blx	r3
     6d0:	3801      	subs	r0, #1
     6d2:	e7ef      	b.n	6b4 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     6d4:	2040      	movs	r0, #64	; 0x40
     6d6:	e6ec      	b.n	4b2 <i2c_master_init+0x4e>
     6d8:	00000c21 	.word	0x00000c21
     6dc:	40000400 	.word	0x40000400
     6e0:	00001205 	.word	0x00001205
     6e4:	00001179 	.word	0x00001179
     6e8:	00000a5d 	.word	0x00000a5d
     6ec:	000012fd 	.word	0x000012fd
     6f0:	41002000 	.word	0x41002000
     6f4:	00001221 	.word	0x00001221
     6f8:	00002ee1 	.word	0x00002ee1
     6fc:	0000234d 	.word	0x0000234d
     700:	e826d695 	.word	0xe826d695
     704:	3e112e0b 	.word	0x3e112e0b
     708:	000016c5 	.word	0x000016c5
     70c:	40240000 	.word	0x40240000
     710:	0000284d 	.word	0x0000284d
     714:	3ff00000 	.word	0x3ff00000
     718:	00001ce5 	.word	0x00001ce5
     71c:	00002e79 	.word	0x00002e79
     720:	00000aa9 	.word	0x00000aa9
     724:	40080000 	.word	0x40080000
     728:	000015ad 	.word	0x000015ad

0000072c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     72c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     72e:	7e1a      	ldrb	r2, [r3, #24]
     730:	0792      	lsls	r2, r2, #30
     732:	d507      	bpl.n	744 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     734:	2202      	movs	r2, #2
     736:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     738:	8b5b      	ldrh	r3, [r3, #26]
     73a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     73c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     73e:	17db      	asrs	r3, r3, #31
     740:	4018      	ands	r0, r3
}
     742:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     744:	8b5a      	ldrh	r2, [r3, #26]
     746:	0752      	lsls	r2, r2, #29
     748:	d506      	bpl.n	758 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     74a:	6859      	ldr	r1, [r3, #4]
     74c:	22c0      	movs	r2, #192	; 0xc0
     74e:	0292      	lsls	r2, r2, #10
     750:	430a      	orrs	r2, r1
     752:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     754:	2018      	movs	r0, #24
     756:	e7f4      	b.n	742 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     758:	2000      	movs	r0, #0
     75a:	e7f2      	b.n	742 <_i2c_master_address_response+0x16>

0000075c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     75c:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     75e:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     760:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     762:	2401      	movs	r4, #1
     764:	2502      	movs	r5, #2
     766:	7e11      	ldrb	r1, [r2, #24]
     768:	4221      	tst	r1, r4
     76a:	d10b      	bne.n	784 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     76c:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     76e:	4229      	tst	r1, r5
     770:	d106      	bne.n	780 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     772:	3301      	adds	r3, #1
     774:	b29b      	uxth	r3, r3
     776:	8901      	ldrh	r1, [r0, #8]
     778:	4299      	cmp	r1, r3
     77a:	d8f4      	bhi.n	766 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     77c:	2012      	movs	r0, #18
     77e:	e002      	b.n	786 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     780:	2000      	movs	r0, #0
     782:	e000      	b.n	786 <_i2c_master_wait_for_bus+0x2a>
     784:	2000      	movs	r0, #0
}
     786:	bd30      	pop	{r4, r5, pc}

00000788 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     788:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     78a:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     78c:	6862      	ldr	r2, [r4, #4]
     78e:	2380      	movs	r3, #128	; 0x80
     790:	02db      	lsls	r3, r3, #11
     792:	4313      	orrs	r3, r2
     794:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     796:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     798:	4b02      	ldr	r3, [pc, #8]	; (7a4 <_i2c_master_send_hs_master_code+0x1c>)
     79a:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     79c:	2301      	movs	r3, #1
     79e:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     7a0:	bd10      	pop	{r4, pc}
     7a2:	46c0      	nop			; (mov r8, r8)
     7a4:	0000075d 	.word	0x0000075d

000007a8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     7aa:	46de      	mov	lr, fp
     7ac:	4657      	mov	r7, sl
     7ae:	464e      	mov	r6, r9
     7b0:	4645      	mov	r5, r8
     7b2:	b5e0      	push	{r5, r6, r7, lr}
     7b4:	b083      	sub	sp, #12
     7b6:	0006      	movs	r6, r0
     7b8:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7ba:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     7bc:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     7be:	4b32      	ldr	r3, [pc, #200]	; (888 <_i2c_master_write_packet+0xe0>)
     7c0:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     7c2:	7a7b      	ldrb	r3, [r7, #9]
     7c4:	2b00      	cmp	r3, #0
     7c6:	d11d      	bne.n	804 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     7c8:	686b      	ldr	r3, [r5, #4]
     7ca:	4a30      	ldr	r2, [pc, #192]	; (88c <_i2c_master_write_packet+0xe4>)
     7cc:	4013      	ands	r3, r2
     7ce:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     7d0:	7a3b      	ldrb	r3, [r7, #8]
     7d2:	2b00      	cmp	r3, #0
     7d4:	d01b      	beq.n	80e <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7d6:	883b      	ldrh	r3, [r7, #0]
     7d8:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7da:	7a7a      	ldrb	r2, [r7, #9]
     7dc:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7de:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7e0:	2280      	movs	r2, #128	; 0x80
     7e2:	0212      	lsls	r2, r2, #8
     7e4:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7e6:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     7e8:	0030      	movs	r0, r6
     7ea:	4b29      	ldr	r3, [pc, #164]	; (890 <_i2c_master_write_packet+0xe8>)
     7ec:	4798      	blx	r3
     7ee:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     7f0:	2800      	cmp	r0, #0
     7f2:	d013      	beq.n	81c <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     7f4:	9801      	ldr	r0, [sp, #4]
     7f6:	b003      	add	sp, #12
     7f8:	bc3c      	pop	{r2, r3, r4, r5}
     7fa:	4690      	mov	r8, r2
     7fc:	4699      	mov	r9, r3
     7fe:	46a2      	mov	sl, r4
     800:	46ab      	mov	fp, r5
     802:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     804:	7ab9      	ldrb	r1, [r7, #10]
     806:	0030      	movs	r0, r6
     808:	4b22      	ldr	r3, [pc, #136]	; (894 <_i2c_master_write_packet+0xec>)
     80a:	4798      	blx	r3
     80c:	e7dc      	b.n	7c8 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     80e:	883b      	ldrh	r3, [r7, #0]
     810:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     812:	7a7a      	ldrb	r2, [r7, #9]
     814:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     816:	4313      	orrs	r3, r2
     818:	626b      	str	r3, [r5, #36]	; 0x24
     81a:	e7e5      	b.n	7e8 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     81c:	0030      	movs	r0, r6
     81e:	4b1e      	ldr	r3, [pc, #120]	; (898 <_i2c_master_write_packet+0xf0>)
     820:	4798      	blx	r3
     822:	1e03      	subs	r3, r0, #0
     824:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     826:	d1e5      	bne.n	7f4 <_i2c_master_write_packet+0x4c>
     828:	46a0      	mov	r8, r4
     82a:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     82c:	3320      	adds	r3, #32
     82e:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     830:	4b15      	ldr	r3, [pc, #84]	; (888 <_i2c_master_write_packet+0xe0>)
     832:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     834:	4b16      	ldr	r3, [pc, #88]	; (890 <_i2c_master_write_packet+0xe8>)
     836:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     838:	4544      	cmp	r4, r8
     83a:	d015      	beq.n	868 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     83c:	8b6b      	ldrh	r3, [r5, #26]
     83e:	464a      	mov	r2, r9
     840:	4213      	tst	r3, r2
     842:	d01d      	beq.n	880 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     844:	0030      	movs	r0, r6
     846:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     848:	687b      	ldr	r3, [r7, #4]
     84a:	5d1a      	ldrb	r2, [r3, r4]
     84c:	2328      	movs	r3, #40	; 0x28
     84e:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     850:	0030      	movs	r0, r6
     852:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     854:	2800      	cmp	r0, #0
     856:	d106      	bne.n	866 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     858:	8b6b      	ldrh	r3, [r5, #26]
     85a:	3401      	adds	r4, #1
     85c:	075b      	lsls	r3, r3, #29
     85e:	d5eb      	bpl.n	838 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     860:	231e      	movs	r3, #30
     862:	9301      	str	r3, [sp, #4]
     864:	e000      	b.n	868 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     866:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     868:	7ab3      	ldrb	r3, [r6, #10]
     86a:	2b00      	cmp	r3, #0
     86c:	d0c2      	beq.n	7f4 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     86e:	0030      	movs	r0, r6
     870:	4b05      	ldr	r3, [pc, #20]	; (888 <_i2c_master_write_packet+0xe0>)
     872:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     874:	686a      	ldr	r2, [r5, #4]
     876:	23c0      	movs	r3, #192	; 0xc0
     878:	029b      	lsls	r3, r3, #10
     87a:	4313      	orrs	r3, r2
     87c:	606b      	str	r3, [r5, #4]
     87e:	e7b9      	b.n	7f4 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     880:	2341      	movs	r3, #65	; 0x41
     882:	9301      	str	r3, [sp, #4]
     884:	e7b6      	b.n	7f4 <_i2c_master_write_packet+0x4c>
     886:	46c0      	nop			; (mov r8, r8)
     888:	00000459 	.word	0x00000459
     88c:	fffbffff 	.word	0xfffbffff
     890:	0000075d 	.word	0x0000075d
     894:	00000789 	.word	0x00000789
     898:	0000072d 	.word	0x0000072d

0000089c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     89c:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     89e:	2301      	movs	r3, #1
     8a0:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     8a2:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     8a4:	4b01      	ldr	r3, [pc, #4]	; (8ac <i2c_master_write_packet_wait+0x10>)
     8a6:	4798      	blx	r3
}
     8a8:	bd10      	pop	{r4, pc}
     8aa:	46c0      	nop			; (mov r8, r8)
     8ac:	000007a9 	.word	0x000007a9

000008b0 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     8b0:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8b2:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     8b4:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8b6:	2404      	movs	r4, #4
     8b8:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8ba:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8bc:	7e11      	ldrb	r1, [r2, #24]
     8be:	4221      	tst	r1, r4
     8c0:	d10e      	bne.n	8e0 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8c2:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8c4:	4229      	tst	r1, r5
     8c6:	d10d      	bne.n	8e4 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     8c8:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8ca:	4231      	tst	r1, r6
     8cc:	d106      	bne.n	8dc <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     8ce:	3301      	adds	r3, #1
     8d0:	b29b      	uxth	r3, r3
     8d2:	88c1      	ldrh	r1, [r0, #6]
     8d4:	4299      	cmp	r1, r3
     8d6:	d8f1      	bhi.n	8bc <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     8d8:	2012      	movs	r0, #18
     8da:	e002      	b.n	8e2 <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     8dc:	2000      	movs	r0, #0
     8de:	e000      	b.n	8e2 <_i2c_slave_wait_for_bus+0x32>
     8e0:	2000      	movs	r0, #0
}
     8e2:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     8e4:	2000      	movs	r0, #0
     8e6:	e7fc      	b.n	8e2 <_i2c_slave_wait_for_bus+0x32>

000008e8 <i2c_slave_init>:
{
     8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     8ea:	b085      	sub	sp, #20
     8ec:	0005      	movs	r5, r0
     8ee:	000c      	movs	r4, r1
     8f0:	0016      	movs	r6, r2
	module->hw = hw;
     8f2:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     8f4:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     8f6:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     8f8:	079b      	lsls	r3, r3, #30
     8fa:	d501      	bpl.n	900 <i2c_slave_init+0x18>
}
     8fc:	b005      	add	sp, #20
     8fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     900:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     902:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     904:	07db      	lsls	r3, r3, #31
     906:	d4f9      	bmi.n	8fc <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     908:	0008      	movs	r0, r1
     90a:	4b43      	ldr	r3, [pc, #268]	; (a18 <i2c_slave_init+0x130>)
     90c:	4798      	blx	r3
     90e:	4b43      	ldr	r3, [pc, #268]	; (a1c <i2c_slave_init+0x134>)
     910:	469c      	mov	ip, r3
     912:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     914:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     916:	2701      	movs	r7, #1
     918:	003a      	movs	r2, r7
     91a:	409a      	lsls	r2, r3
     91c:	0013      	movs	r3, r2
     91e:	430b      	orrs	r3, r1
     920:	4662      	mov	r2, ip
     922:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     924:	a903      	add	r1, sp, #12
     926:	7e33      	ldrb	r3, [r6, #24]
     928:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     92a:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     92c:	b2c3      	uxtb	r3, r0
     92e:	9301      	str	r3, [sp, #4]
     930:	0018      	movs	r0, r3
     932:	4b3b      	ldr	r3, [pc, #236]	; (a20 <i2c_slave_init+0x138>)
     934:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     936:	9801      	ldr	r0, [sp, #4]
     938:	4b3a      	ldr	r3, [pc, #232]	; (a24 <i2c_slave_init+0x13c>)
     93a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     93c:	7e30      	ldrb	r0, [r6, #24]
     93e:	2100      	movs	r1, #0
     940:	4b39      	ldr	r3, [pc, #228]	; (a28 <i2c_slave_init+0x140>)
     942:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     944:	2310      	movs	r3, #16
     946:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     948:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     94a:	8933      	ldrh	r3, [r6, #8]
     94c:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     94e:	7c33      	ldrb	r3, [r6, #16]
     950:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     952:	2380      	movs	r3, #128	; 0x80
     954:	aa02      	add	r2, sp, #8
     956:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     958:	2300      	movs	r3, #0
     95a:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     95c:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     95e:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     960:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     962:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     964:	2800      	cmp	r0, #0
     966:	d04b      	beq.n	a00 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     968:	ab02      	add	r3, sp, #8
     96a:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     96c:	2302      	movs	r3, #2
     96e:	aa02      	add	r2, sp, #8
     970:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     972:	0c00      	lsrs	r0, r0, #16
     974:	b2c0      	uxtb	r0, r0
     976:	0011      	movs	r1, r2
     978:	4b2c      	ldr	r3, [pc, #176]	; (a2c <i2c_slave_init+0x144>)
     97a:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     97c:	2d00      	cmp	r5, #0
     97e:	d044      	beq.n	a0a <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     980:	ab02      	add	r3, sp, #8
     982:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     984:	2302      	movs	r3, #2
     986:	aa02      	add	r2, sp, #8
     988:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     98a:	0c2d      	lsrs	r5, r5, #16
     98c:	b2e8      	uxtb	r0, r5
     98e:	0011      	movs	r1, r2
     990:	4b26      	ldr	r3, [pc, #152]	; (a2c <i2c_slave_init+0x144>)
     992:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     994:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     996:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     998:	2b00      	cmp	r3, #0
     99a:	d104      	bne.n	9a6 <i2c_slave_init+0xbe>
     99c:	4b24      	ldr	r3, [pc, #144]	; (a30 <i2c_slave_init+0x148>)
     99e:	789b      	ldrb	r3, [r3, #2]
     9a0:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     9a2:	0fdb      	lsrs	r3, r3, #31
     9a4:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     9a6:	2325      	movs	r3, #37	; 0x25
     9a8:	5cf3      	ldrb	r3, [r6, r3]
     9aa:	2b00      	cmp	r3, #0
     9ac:	d104      	bne.n	9b8 <i2c_slave_init+0xd0>
     9ae:	2380      	movs	r3, #128	; 0x80
     9b0:	049b      	lsls	r3, r3, #18
     9b2:	6971      	ldr	r1, [r6, #20]
     9b4:	4299      	cmp	r1, r3
     9b6:	d102      	bne.n	9be <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     9b8:	2380      	movs	r3, #128	; 0x80
     9ba:	051b      	lsls	r3, r3, #20
     9bc:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9be:	6820      	ldr	r0, [r4, #0]
     9c0:	6873      	ldr	r3, [r6, #4]
     9c2:	6971      	ldr	r1, [r6, #20]
     9c4:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     9c6:	2124      	movs	r1, #36	; 0x24
     9c8:	5c71      	ldrb	r1, [r6, r1]
     9ca:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9cc:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     9ce:	2126      	movs	r1, #38	; 0x26
     9d0:	5c71      	ldrb	r1, [r6, r1]
     9d2:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9d4:	430b      	orrs	r3, r1
     9d6:	4303      	orrs	r3, r0
     9d8:	4313      	orrs	r3, r2
     9da:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     9dc:	8972      	ldrh	r2, [r6, #10]
     9de:	2380      	movs	r3, #128	; 0x80
     9e0:	005b      	lsls	r3, r3, #1
     9e2:	4313      	orrs	r3, r2
     9e4:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     9e6:	89b3      	ldrh	r3, [r6, #12]
     9e8:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     9ea:	89f2      	ldrh	r2, [r6, #14]
     9ec:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     9ee:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     9f0:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     9f2:	4313      	orrs	r3, r2
     9f4:	7c32      	ldrb	r2, [r6, #16]
     9f6:	03d2      	lsls	r2, r2, #15
     9f8:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     9fa:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     9fc:	2000      	movs	r0, #0
     9fe:	e77d      	b.n	8fc <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a00:	2100      	movs	r1, #0
     a02:	0020      	movs	r0, r4
     a04:	4b0b      	ldr	r3, [pc, #44]	; (a34 <i2c_slave_init+0x14c>)
     a06:	4798      	blx	r3
     a08:	e7ae      	b.n	968 <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a0a:	2101      	movs	r1, #1
     a0c:	0020      	movs	r0, r4
     a0e:	4b09      	ldr	r3, [pc, #36]	; (a34 <i2c_slave_init+0x14c>)
     a10:	4798      	blx	r3
     a12:	0005      	movs	r5, r0
     a14:	e7b4      	b.n	980 <i2c_slave_init+0x98>
     a16:	46c0      	nop			; (mov r8, r8)
     a18:	00000c21 	.word	0x00000c21
     a1c:	40000400 	.word	0x40000400
     a20:	00001205 	.word	0x00001205
     a24:	00001179 	.word	0x00001179
     a28:	00000a5d 	.word	0x00000a5d
     a2c:	000012fd 	.word	0x000012fd
     a30:	41002000 	.word	0x41002000
     a34:	00000aa9 	.word	0x00000aa9

00000a38 <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     a38:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     a3a:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     a3c:	4b06      	ldr	r3, [pc, #24]	; (a58 <i2c_slave_get_direction_wait+0x20>)
     a3e:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     a40:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     a42:	2800      	cmp	r0, #0
     a44:	d001      	beq.n	a4a <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     a46:	0018      	movs	r0, r3
     a48:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     a4a:	7e22      	ldrb	r2, [r4, #24]
     a4c:	0792      	lsls	r2, r2, #30
     a4e:	d5fa      	bpl.n	a46 <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     a50:	8b63      	ldrh	r3, [r4, #26]
     a52:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     a54:	0fdb      	lsrs	r3, r3, #31
     a56:	e7f6      	b.n	a46 <i2c_slave_get_direction_wait+0xe>
     a58:	000008b1 	.word	0x000008b1

00000a5c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     a5c:	b510      	push	{r4, lr}
     a5e:	b082      	sub	sp, #8
     a60:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     a62:	4b0e      	ldr	r3, [pc, #56]	; (a9c <sercom_set_gclk_generator+0x40>)
     a64:	781b      	ldrb	r3, [r3, #0]
     a66:	2b00      	cmp	r3, #0
     a68:	d007      	beq.n	a7a <sercom_set_gclk_generator+0x1e>
     a6a:	2900      	cmp	r1, #0
     a6c:	d105      	bne.n	a7a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     a6e:	4b0b      	ldr	r3, [pc, #44]	; (a9c <sercom_set_gclk_generator+0x40>)
     a70:	785b      	ldrb	r3, [r3, #1]
     a72:	4283      	cmp	r3, r0
     a74:	d010      	beq.n	a98 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     a76:	201d      	movs	r0, #29
     a78:	e00c      	b.n	a94 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     a7a:	a901      	add	r1, sp, #4
     a7c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     a7e:	2013      	movs	r0, #19
     a80:	4b07      	ldr	r3, [pc, #28]	; (aa0 <sercom_set_gclk_generator+0x44>)
     a82:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     a84:	2013      	movs	r0, #19
     a86:	4b07      	ldr	r3, [pc, #28]	; (aa4 <sercom_set_gclk_generator+0x48>)
     a88:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     a8a:	4b04      	ldr	r3, [pc, #16]	; (a9c <sercom_set_gclk_generator+0x40>)
     a8c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     a8e:	2201      	movs	r2, #1
     a90:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     a92:	2000      	movs	r0, #0
}
     a94:	b002      	add	sp, #8
     a96:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     a98:	2000      	movs	r0, #0
     a9a:	e7fb      	b.n	a94 <sercom_set_gclk_generator+0x38>
     a9c:	20000040 	.word	0x20000040
     aa0:	00001205 	.word	0x00001205
     aa4:	00001179 	.word	0x00001179

00000aa8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     aa8:	4b40      	ldr	r3, [pc, #256]	; (bac <_sercom_get_default_pad+0x104>)
     aaa:	4298      	cmp	r0, r3
     aac:	d031      	beq.n	b12 <_sercom_get_default_pad+0x6a>
     aae:	d90a      	bls.n	ac6 <_sercom_get_default_pad+0x1e>
     ab0:	4b3f      	ldr	r3, [pc, #252]	; (bb0 <_sercom_get_default_pad+0x108>)
     ab2:	4298      	cmp	r0, r3
     ab4:	d04d      	beq.n	b52 <_sercom_get_default_pad+0xaa>
     ab6:	4b3f      	ldr	r3, [pc, #252]	; (bb4 <_sercom_get_default_pad+0x10c>)
     ab8:	4298      	cmp	r0, r3
     aba:	d05a      	beq.n	b72 <_sercom_get_default_pad+0xca>
     abc:	4b3e      	ldr	r3, [pc, #248]	; (bb8 <_sercom_get_default_pad+0x110>)
     abe:	4298      	cmp	r0, r3
     ac0:	d037      	beq.n	b32 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     ac2:	2000      	movs	r0, #0
}
     ac4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     ac6:	4b3d      	ldr	r3, [pc, #244]	; (bbc <_sercom_get_default_pad+0x114>)
     ac8:	4298      	cmp	r0, r3
     aca:	d00c      	beq.n	ae6 <_sercom_get_default_pad+0x3e>
     acc:	4b3c      	ldr	r3, [pc, #240]	; (bc0 <_sercom_get_default_pad+0x118>)
     ace:	4298      	cmp	r0, r3
     ad0:	d1f7      	bne.n	ac2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ad2:	2901      	cmp	r1, #1
     ad4:	d017      	beq.n	b06 <_sercom_get_default_pad+0x5e>
     ad6:	2900      	cmp	r1, #0
     ad8:	d05d      	beq.n	b96 <_sercom_get_default_pad+0xee>
     ada:	2902      	cmp	r1, #2
     adc:	d015      	beq.n	b0a <_sercom_get_default_pad+0x62>
     ade:	2903      	cmp	r1, #3
     ae0:	d015      	beq.n	b0e <_sercom_get_default_pad+0x66>
	return 0;
     ae2:	2000      	movs	r0, #0
     ae4:	e7ee      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ae6:	2901      	cmp	r1, #1
     ae8:	d007      	beq.n	afa <_sercom_get_default_pad+0x52>
     aea:	2900      	cmp	r1, #0
     aec:	d051      	beq.n	b92 <_sercom_get_default_pad+0xea>
     aee:	2902      	cmp	r1, #2
     af0:	d005      	beq.n	afe <_sercom_get_default_pad+0x56>
     af2:	2903      	cmp	r1, #3
     af4:	d005      	beq.n	b02 <_sercom_get_default_pad+0x5a>
	return 0;
     af6:	2000      	movs	r0, #0
     af8:	e7e4      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     afa:	4832      	ldr	r0, [pc, #200]	; (bc4 <_sercom_get_default_pad+0x11c>)
     afc:	e7e2      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     afe:	4832      	ldr	r0, [pc, #200]	; (bc8 <_sercom_get_default_pad+0x120>)
     b00:	e7e0      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b02:	4832      	ldr	r0, [pc, #200]	; (bcc <_sercom_get_default_pad+0x124>)
     b04:	e7de      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b06:	4832      	ldr	r0, [pc, #200]	; (bd0 <_sercom_get_default_pad+0x128>)
     b08:	e7dc      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b0a:	4832      	ldr	r0, [pc, #200]	; (bd4 <_sercom_get_default_pad+0x12c>)
     b0c:	e7da      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b0e:	4832      	ldr	r0, [pc, #200]	; (bd8 <_sercom_get_default_pad+0x130>)
     b10:	e7d8      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b12:	2901      	cmp	r1, #1
     b14:	d007      	beq.n	b26 <_sercom_get_default_pad+0x7e>
     b16:	2900      	cmp	r1, #0
     b18:	d03f      	beq.n	b9a <_sercom_get_default_pad+0xf2>
     b1a:	2902      	cmp	r1, #2
     b1c:	d005      	beq.n	b2a <_sercom_get_default_pad+0x82>
     b1e:	2903      	cmp	r1, #3
     b20:	d005      	beq.n	b2e <_sercom_get_default_pad+0x86>
	return 0;
     b22:	2000      	movs	r0, #0
     b24:	e7ce      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b26:	482d      	ldr	r0, [pc, #180]	; (bdc <_sercom_get_default_pad+0x134>)
     b28:	e7cc      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b2a:	482d      	ldr	r0, [pc, #180]	; (be0 <_sercom_get_default_pad+0x138>)
     b2c:	e7ca      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b2e:	482d      	ldr	r0, [pc, #180]	; (be4 <_sercom_get_default_pad+0x13c>)
     b30:	e7c8      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b32:	2901      	cmp	r1, #1
     b34:	d007      	beq.n	b46 <_sercom_get_default_pad+0x9e>
     b36:	2900      	cmp	r1, #0
     b38:	d031      	beq.n	b9e <_sercom_get_default_pad+0xf6>
     b3a:	2902      	cmp	r1, #2
     b3c:	d005      	beq.n	b4a <_sercom_get_default_pad+0xa2>
     b3e:	2903      	cmp	r1, #3
     b40:	d005      	beq.n	b4e <_sercom_get_default_pad+0xa6>
	return 0;
     b42:	2000      	movs	r0, #0
     b44:	e7be      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b46:	4828      	ldr	r0, [pc, #160]	; (be8 <_sercom_get_default_pad+0x140>)
     b48:	e7bc      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b4a:	4828      	ldr	r0, [pc, #160]	; (bec <_sercom_get_default_pad+0x144>)
     b4c:	e7ba      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b4e:	4828      	ldr	r0, [pc, #160]	; (bf0 <_sercom_get_default_pad+0x148>)
     b50:	e7b8      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b52:	2901      	cmp	r1, #1
     b54:	d007      	beq.n	b66 <_sercom_get_default_pad+0xbe>
     b56:	2900      	cmp	r1, #0
     b58:	d023      	beq.n	ba2 <_sercom_get_default_pad+0xfa>
     b5a:	2902      	cmp	r1, #2
     b5c:	d005      	beq.n	b6a <_sercom_get_default_pad+0xc2>
     b5e:	2903      	cmp	r1, #3
     b60:	d005      	beq.n	b6e <_sercom_get_default_pad+0xc6>
	return 0;
     b62:	2000      	movs	r0, #0
     b64:	e7ae      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b66:	4823      	ldr	r0, [pc, #140]	; (bf4 <_sercom_get_default_pad+0x14c>)
     b68:	e7ac      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b6a:	4823      	ldr	r0, [pc, #140]	; (bf8 <_sercom_get_default_pad+0x150>)
     b6c:	e7aa      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b6e:	4823      	ldr	r0, [pc, #140]	; (bfc <_sercom_get_default_pad+0x154>)
     b70:	e7a8      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b72:	2901      	cmp	r1, #1
     b74:	d007      	beq.n	b86 <_sercom_get_default_pad+0xde>
     b76:	2900      	cmp	r1, #0
     b78:	d015      	beq.n	ba6 <_sercom_get_default_pad+0xfe>
     b7a:	2902      	cmp	r1, #2
     b7c:	d005      	beq.n	b8a <_sercom_get_default_pad+0xe2>
     b7e:	2903      	cmp	r1, #3
     b80:	d005      	beq.n	b8e <_sercom_get_default_pad+0xe6>
	return 0;
     b82:	2000      	movs	r0, #0
     b84:	e79e      	b.n	ac4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b86:	481e      	ldr	r0, [pc, #120]	; (c00 <_sercom_get_default_pad+0x158>)
     b88:	e79c      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b8a:	481e      	ldr	r0, [pc, #120]	; (c04 <_sercom_get_default_pad+0x15c>)
     b8c:	e79a      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b8e:	481e      	ldr	r0, [pc, #120]	; (c08 <_sercom_get_default_pad+0x160>)
     b90:	e798      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b92:	481e      	ldr	r0, [pc, #120]	; (c0c <_sercom_get_default_pad+0x164>)
     b94:	e796      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b96:	2003      	movs	r0, #3
     b98:	e794      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b9a:	481d      	ldr	r0, [pc, #116]	; (c10 <_sercom_get_default_pad+0x168>)
     b9c:	e792      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     b9e:	481d      	ldr	r0, [pc, #116]	; (c14 <_sercom_get_default_pad+0x16c>)
     ba0:	e790      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     ba2:	481d      	ldr	r0, [pc, #116]	; (c18 <_sercom_get_default_pad+0x170>)
     ba4:	e78e      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     ba6:	481d      	ldr	r0, [pc, #116]	; (c1c <_sercom_get_default_pad+0x174>)
     ba8:	e78c      	b.n	ac4 <_sercom_get_default_pad+0x1c>
     baa:	46c0      	nop			; (mov r8, r8)
     bac:	42001000 	.word	0x42001000
     bb0:	42001800 	.word	0x42001800
     bb4:	42001c00 	.word	0x42001c00
     bb8:	42001400 	.word	0x42001400
     bbc:	42000800 	.word	0x42000800
     bc0:	42000c00 	.word	0x42000c00
     bc4:	00050003 	.word	0x00050003
     bc8:	00060003 	.word	0x00060003
     bcc:	00070003 	.word	0x00070003
     bd0:	00010003 	.word	0x00010003
     bd4:	001e0003 	.word	0x001e0003
     bd8:	001f0003 	.word	0x001f0003
     bdc:	000d0002 	.word	0x000d0002
     be0:	000e0002 	.word	0x000e0002
     be4:	000f0002 	.word	0x000f0002
     be8:	00110003 	.word	0x00110003
     bec:	00120003 	.word	0x00120003
     bf0:	00130003 	.word	0x00130003
     bf4:	003f0005 	.word	0x003f0005
     bf8:	003e0005 	.word	0x003e0005
     bfc:	00520005 	.word	0x00520005
     c00:	00170003 	.word	0x00170003
     c04:	00180003 	.word	0x00180003
     c08:	00190003 	.word	0x00190003
     c0c:	00040003 	.word	0x00040003
     c10:	000c0002 	.word	0x000c0002
     c14:	00100003 	.word	0x00100003
     c18:	00530005 	.word	0x00530005
     c1c:	00160003 	.word	0x00160003

00000c20 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     c20:	b530      	push	{r4, r5, lr}
     c22:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     c24:	4b0b      	ldr	r3, [pc, #44]	; (c54 <_sercom_get_sercom_inst_index+0x34>)
     c26:	466a      	mov	r2, sp
     c28:	cb32      	ldmia	r3!, {r1, r4, r5}
     c2a:	c232      	stmia	r2!, {r1, r4, r5}
     c2c:	cb32      	ldmia	r3!, {r1, r4, r5}
     c2e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     c30:	9b00      	ldr	r3, [sp, #0]
     c32:	4283      	cmp	r3, r0
     c34:	d00b      	beq.n	c4e <_sercom_get_sercom_inst_index+0x2e>
     c36:	2301      	movs	r3, #1
     c38:	009a      	lsls	r2, r3, #2
     c3a:	4669      	mov	r1, sp
     c3c:	5852      	ldr	r2, [r2, r1]
     c3e:	4282      	cmp	r2, r0
     c40:	d006      	beq.n	c50 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     c42:	3301      	adds	r3, #1
     c44:	2b06      	cmp	r3, #6
     c46:	d1f7      	bne.n	c38 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     c48:	2000      	movs	r0, #0
}
     c4a:	b007      	add	sp, #28
     c4c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     c4e:	2300      	movs	r3, #0
			return i;
     c50:	b2d8      	uxtb	r0, r3
     c52:	e7fa      	b.n	c4a <_sercom_get_sercom_inst_index+0x2a>
     c54:	00002fd4 	.word	0x00002fd4

00000c58 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     c58:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     c5a:	2000      	movs	r0, #0
     c5c:	4b08      	ldr	r3, [pc, #32]	; (c80 <delay_init+0x28>)
     c5e:	4798      	blx	r3
     c60:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     c62:	4c08      	ldr	r4, [pc, #32]	; (c84 <delay_init+0x2c>)
     c64:	21fa      	movs	r1, #250	; 0xfa
     c66:	0089      	lsls	r1, r1, #2
     c68:	47a0      	blx	r4
     c6a:	4b07      	ldr	r3, [pc, #28]	; (c88 <delay_init+0x30>)
     c6c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     c6e:	4907      	ldr	r1, [pc, #28]	; (c8c <delay_init+0x34>)
     c70:	0028      	movs	r0, r5
     c72:	47a0      	blx	r4
     c74:	4b06      	ldr	r3, [pc, #24]	; (c90 <delay_init+0x38>)
     c76:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     c78:	2205      	movs	r2, #5
     c7a:	4b06      	ldr	r3, [pc, #24]	; (c94 <delay_init+0x3c>)
     c7c:	601a      	str	r2, [r3, #0]
}
     c7e:	bd70      	pop	{r4, r5, r6, pc}
     c80:	000010ed 	.word	0x000010ed
     c84:	000015ad 	.word	0x000015ad
     c88:	20000000 	.word	0x20000000
     c8c:	000f4240 	.word	0x000f4240
     c90:	20000004 	.word	0x20000004
     c94:	e000e010 	.word	0xe000e010

00000c98 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     c98:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     c9a:	4b08      	ldr	r3, [pc, #32]	; (cbc <delay_cycles_us+0x24>)
     c9c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     c9e:	4a08      	ldr	r2, [pc, #32]	; (cc0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     ca0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     ca2:	2180      	movs	r1, #128	; 0x80
     ca4:	0249      	lsls	r1, r1, #9
	while (n--) {
     ca6:	3801      	subs	r0, #1
     ca8:	d307      	bcc.n	cba <delay_cycles_us+0x22>
	if (n > 0) {
     caa:	2c00      	cmp	r4, #0
     cac:	d0fb      	beq.n	ca6 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     cae:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     cb0:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cb2:	6813      	ldr	r3, [r2, #0]
     cb4:	420b      	tst	r3, r1
     cb6:	d0fc      	beq.n	cb2 <delay_cycles_us+0x1a>
     cb8:	e7f5      	b.n	ca6 <delay_cycles_us+0xe>
	}
}
     cba:	bd30      	pop	{r4, r5, pc}
     cbc:	20000004 	.word	0x20000004
     cc0:	e000e010 	.word	0xe000e010

00000cc4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     cc4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     cc6:	4b08      	ldr	r3, [pc, #32]	; (ce8 <delay_cycles_ms+0x24>)
     cc8:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     cca:	4a08      	ldr	r2, [pc, #32]	; (cec <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     ccc:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cce:	2180      	movs	r1, #128	; 0x80
     cd0:	0249      	lsls	r1, r1, #9
	while (n--) {
     cd2:	3801      	subs	r0, #1
     cd4:	d307      	bcc.n	ce6 <delay_cycles_ms+0x22>
	if (n > 0) {
     cd6:	2c00      	cmp	r4, #0
     cd8:	d0fb      	beq.n	cd2 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     cda:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     cdc:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cde:	6813      	ldr	r3, [r2, #0]
     ce0:	420b      	tst	r3, r1
     ce2:	d0fc      	beq.n	cde <delay_cycles_ms+0x1a>
     ce4:	e7f5      	b.n	cd2 <delay_cycles_ms+0xe>
	}
}
     ce6:	bd30      	pop	{r4, r5, pc}
     ce8:	20000000 	.word	0x20000000
     cec:	e000e010 	.word	0xe000e010

00000cf0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     cf0:	4b0c      	ldr	r3, [pc, #48]	; (d24 <cpu_irq_enter_critical+0x34>)
     cf2:	681b      	ldr	r3, [r3, #0]
     cf4:	2b00      	cmp	r3, #0
     cf6:	d106      	bne.n	d06 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     cf8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     cfc:	2b00      	cmp	r3, #0
     cfe:	d007      	beq.n	d10 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     d00:	2200      	movs	r2, #0
     d02:	4b09      	ldr	r3, [pc, #36]	; (d28 <cpu_irq_enter_critical+0x38>)
     d04:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     d06:	4a07      	ldr	r2, [pc, #28]	; (d24 <cpu_irq_enter_critical+0x34>)
     d08:	6813      	ldr	r3, [r2, #0]
     d0a:	3301      	adds	r3, #1
     d0c:	6013      	str	r3, [r2, #0]
}
     d0e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     d10:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d12:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     d16:	2200      	movs	r2, #0
     d18:	4b04      	ldr	r3, [pc, #16]	; (d2c <cpu_irq_enter_critical+0x3c>)
     d1a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     d1c:	3201      	adds	r2, #1
     d1e:	4b02      	ldr	r3, [pc, #8]	; (d28 <cpu_irq_enter_critical+0x38>)
     d20:	701a      	strb	r2, [r3, #0]
     d22:	e7f0      	b.n	d06 <cpu_irq_enter_critical+0x16>
     d24:	20000044 	.word	0x20000044
     d28:	20000048 	.word	0x20000048
     d2c:	20000008 	.word	0x20000008

00000d30 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     d30:	4b08      	ldr	r3, [pc, #32]	; (d54 <cpu_irq_leave_critical+0x24>)
     d32:	681a      	ldr	r2, [r3, #0]
     d34:	3a01      	subs	r2, #1
     d36:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     d38:	681b      	ldr	r3, [r3, #0]
     d3a:	2b00      	cmp	r3, #0
     d3c:	d109      	bne.n	d52 <cpu_irq_leave_critical+0x22>
     d3e:	4b06      	ldr	r3, [pc, #24]	; (d58 <cpu_irq_leave_critical+0x28>)
     d40:	781b      	ldrb	r3, [r3, #0]
     d42:	2b00      	cmp	r3, #0
     d44:	d005      	beq.n	d52 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     d46:	2201      	movs	r2, #1
     d48:	4b04      	ldr	r3, [pc, #16]	; (d5c <cpu_irq_leave_critical+0x2c>)
     d4a:	701a      	strb	r2, [r3, #0]
     d4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     d50:	b662      	cpsie	i
	}
}
     d52:	4770      	bx	lr
     d54:	20000044 	.word	0x20000044
     d58:	20000048 	.word	0x20000048
     d5c:	20000008 	.word	0x20000008

00000d60 <system_board_init>:




void system_board_init(void)
{
     d60:	b5f0      	push	{r4, r5, r6, r7, lr}
     d62:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     d64:	ac01      	add	r4, sp, #4
     d66:	2501      	movs	r5, #1
     d68:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     d6a:	2700      	movs	r7, #0
     d6c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     d6e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     d70:	0021      	movs	r1, r4
     d72:	2013      	movs	r0, #19
     d74:	4e06      	ldr	r6, [pc, #24]	; (d90 <system_board_init+0x30>)
     d76:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d78:	2280      	movs	r2, #128	; 0x80
     d7a:	0312      	lsls	r2, r2, #12
     d7c:	4b05      	ldr	r3, [pc, #20]	; (d94 <system_board_init+0x34>)
     d7e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     d80:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     d82:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     d84:	0021      	movs	r1, r4
     d86:	201c      	movs	r0, #28
     d88:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     d8a:	b003      	add	sp, #12
     d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d8e:	46c0      	nop			; (mov r8, r8)
     d90:	00000d99 	.word	0x00000d99
     d94:	41004400 	.word	0x41004400

00000d98 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     d98:	b500      	push	{lr}
     d9a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     d9c:	ab01      	add	r3, sp, #4
     d9e:	2280      	movs	r2, #128	; 0x80
     da0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     da2:	780a      	ldrb	r2, [r1, #0]
     da4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     da6:	784a      	ldrb	r2, [r1, #1]
     da8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     daa:	788a      	ldrb	r2, [r1, #2]
     dac:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     dae:	0019      	movs	r1, r3
     db0:	4b01      	ldr	r3, [pc, #4]	; (db8 <port_pin_set_config+0x20>)
     db2:	4798      	blx	r3
}
     db4:	b003      	add	sp, #12
     db6:	bd00      	pop	{pc}
     db8:	000012fd 	.word	0x000012fd

00000dbc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     dbc:	b510      	push	{r4, lr}
	switch (clock_source) {
     dbe:	2808      	cmp	r0, #8
     dc0:	d803      	bhi.n	dca <system_clock_source_get_hz+0xe>
     dc2:	0080      	lsls	r0, r0, #2
     dc4:	4b1c      	ldr	r3, [pc, #112]	; (e38 <system_clock_source_get_hz+0x7c>)
     dc6:	581b      	ldr	r3, [r3, r0]
     dc8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     dca:	2000      	movs	r0, #0
     dcc:	e032      	b.n	e34 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     dce:	4b1b      	ldr	r3, [pc, #108]	; (e3c <system_clock_source_get_hz+0x80>)
     dd0:	6918      	ldr	r0, [r3, #16]
     dd2:	e02f      	b.n	e34 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     dd4:	4b1a      	ldr	r3, [pc, #104]	; (e40 <system_clock_source_get_hz+0x84>)
     dd6:	6a1b      	ldr	r3, [r3, #32]
     dd8:	059b      	lsls	r3, r3, #22
     dda:	0f9b      	lsrs	r3, r3, #30
     ddc:	4819      	ldr	r0, [pc, #100]	; (e44 <system_clock_source_get_hz+0x88>)
     dde:	40d8      	lsrs	r0, r3
     de0:	e028      	b.n	e34 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     de2:	4b16      	ldr	r3, [pc, #88]	; (e3c <system_clock_source_get_hz+0x80>)
     de4:	6958      	ldr	r0, [r3, #20]
     de6:	e025      	b.n	e34 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     de8:	4b14      	ldr	r3, [pc, #80]	; (e3c <system_clock_source_get_hz+0x80>)
     dea:	681b      	ldr	r3, [r3, #0]
			return 0;
     dec:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     dee:	079b      	lsls	r3, r3, #30
     df0:	d520      	bpl.n	e34 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     df2:	4913      	ldr	r1, [pc, #76]	; (e40 <system_clock_source_get_hz+0x84>)
     df4:	2210      	movs	r2, #16
     df6:	68cb      	ldr	r3, [r1, #12]
     df8:	421a      	tst	r2, r3
     dfa:	d0fc      	beq.n	df6 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     dfc:	4b0f      	ldr	r3, [pc, #60]	; (e3c <system_clock_source_get_hz+0x80>)
     dfe:	681a      	ldr	r2, [r3, #0]
     e00:	2324      	movs	r3, #36	; 0x24
     e02:	4013      	ands	r3, r2
     e04:	2b04      	cmp	r3, #4
     e06:	d001      	beq.n	e0c <system_clock_source_get_hz+0x50>
			return 48000000UL;
     e08:	480f      	ldr	r0, [pc, #60]	; (e48 <system_clock_source_get_hz+0x8c>)
     e0a:	e013      	b.n	e34 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e0c:	2000      	movs	r0, #0
     e0e:	4b0f      	ldr	r3, [pc, #60]	; (e4c <system_clock_source_get_hz+0x90>)
     e10:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     e12:	4b0a      	ldr	r3, [pc, #40]	; (e3c <system_clock_source_get_hz+0x80>)
     e14:	689b      	ldr	r3, [r3, #8]
     e16:	041b      	lsls	r3, r3, #16
     e18:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e1a:	4358      	muls	r0, r3
     e1c:	e00a      	b.n	e34 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     e1e:	2350      	movs	r3, #80	; 0x50
     e20:	4a07      	ldr	r2, [pc, #28]	; (e40 <system_clock_source_get_hz+0x84>)
     e22:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     e24:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     e26:	075b      	lsls	r3, r3, #29
     e28:	d504      	bpl.n	e34 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     e2a:	4b04      	ldr	r3, [pc, #16]	; (e3c <system_clock_source_get_hz+0x80>)
     e2c:	68d8      	ldr	r0, [r3, #12]
     e2e:	e001      	b.n	e34 <system_clock_source_get_hz+0x78>
		return 32768UL;
     e30:	2080      	movs	r0, #128	; 0x80
     e32:	0200      	lsls	r0, r0, #8
	}
}
     e34:	bd10      	pop	{r4, pc}
     e36:	46c0      	nop			; (mov r8, r8)
     e38:	00002fec 	.word	0x00002fec
     e3c:	2000004c 	.word	0x2000004c
     e40:	40000800 	.word	0x40000800
     e44:	007a1200 	.word	0x007a1200
     e48:	02dc6c00 	.word	0x02dc6c00
     e4c:	00001221 	.word	0x00001221

00000e50 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     e50:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     e52:	490c      	ldr	r1, [pc, #48]	; (e84 <system_clock_source_osc8m_set_config+0x34>)
     e54:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     e56:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     e58:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     e5a:	7840      	ldrb	r0, [r0, #1]
     e5c:	2201      	movs	r2, #1
     e5e:	4010      	ands	r0, r2
     e60:	0180      	lsls	r0, r0, #6
     e62:	2640      	movs	r6, #64	; 0x40
     e64:	43b3      	bics	r3, r6
     e66:	4303      	orrs	r3, r0
     e68:	402a      	ands	r2, r5
     e6a:	01d2      	lsls	r2, r2, #7
     e6c:	2080      	movs	r0, #128	; 0x80
     e6e:	4383      	bics	r3, r0
     e70:	4313      	orrs	r3, r2
     e72:	2203      	movs	r2, #3
     e74:	4022      	ands	r2, r4
     e76:	0212      	lsls	r2, r2, #8
     e78:	4803      	ldr	r0, [pc, #12]	; (e88 <system_clock_source_osc8m_set_config+0x38>)
     e7a:	4003      	ands	r3, r0
     e7c:	4313      	orrs	r3, r2
     e7e:	620b      	str	r3, [r1, #32]
}
     e80:	bd70      	pop	{r4, r5, r6, pc}
     e82:	46c0      	nop			; (mov r8, r8)
     e84:	40000800 	.word	0x40000800
     e88:	fffffcff 	.word	0xfffffcff

00000e8c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     e8c:	2808      	cmp	r0, #8
     e8e:	d803      	bhi.n	e98 <system_clock_source_enable+0xc>
     e90:	0080      	lsls	r0, r0, #2
     e92:	4b25      	ldr	r3, [pc, #148]	; (f28 <system_clock_source_enable+0x9c>)
     e94:	581b      	ldr	r3, [r3, r0]
     e96:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e98:	2017      	movs	r0, #23
     e9a:	e044      	b.n	f26 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     e9c:	4a23      	ldr	r2, [pc, #140]	; (f2c <system_clock_source_enable+0xa0>)
     e9e:	6a13      	ldr	r3, [r2, #32]
     ea0:	2102      	movs	r1, #2
     ea2:	430b      	orrs	r3, r1
     ea4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     ea6:	2000      	movs	r0, #0
     ea8:	e03d      	b.n	f26 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     eaa:	4a20      	ldr	r2, [pc, #128]	; (f2c <system_clock_source_enable+0xa0>)
     eac:	6993      	ldr	r3, [r2, #24]
     eae:	2102      	movs	r1, #2
     eb0:	430b      	orrs	r3, r1
     eb2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     eb4:	2000      	movs	r0, #0
		break;
     eb6:	e036      	b.n	f26 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     eb8:	4a1c      	ldr	r2, [pc, #112]	; (f2c <system_clock_source_enable+0xa0>)
     eba:	8a13      	ldrh	r3, [r2, #16]
     ebc:	2102      	movs	r1, #2
     ebe:	430b      	orrs	r3, r1
     ec0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     ec2:	2000      	movs	r0, #0
		break;
     ec4:	e02f      	b.n	f26 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     ec6:	4a19      	ldr	r2, [pc, #100]	; (f2c <system_clock_source_enable+0xa0>)
     ec8:	8a93      	ldrh	r3, [r2, #20]
     eca:	2102      	movs	r1, #2
     ecc:	430b      	orrs	r3, r1
     ece:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     ed0:	2000      	movs	r0, #0
		break;
     ed2:	e028      	b.n	f26 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     ed4:	4916      	ldr	r1, [pc, #88]	; (f30 <system_clock_source_enable+0xa4>)
     ed6:	680b      	ldr	r3, [r1, #0]
     ed8:	2202      	movs	r2, #2
     eda:	4313      	orrs	r3, r2
     edc:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     ede:	4b13      	ldr	r3, [pc, #76]	; (f2c <system_clock_source_enable+0xa0>)
     ee0:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ee2:	0019      	movs	r1, r3
     ee4:	320e      	adds	r2, #14
     ee6:	68cb      	ldr	r3, [r1, #12]
     ee8:	421a      	tst	r2, r3
     eea:	d0fc      	beq.n	ee6 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     eec:	4a10      	ldr	r2, [pc, #64]	; (f30 <system_clock_source_enable+0xa4>)
     eee:	6891      	ldr	r1, [r2, #8]
     ef0:	4b0e      	ldr	r3, [pc, #56]	; (f2c <system_clock_source_enable+0xa0>)
     ef2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     ef4:	6852      	ldr	r2, [r2, #4]
     ef6:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     ef8:	2200      	movs	r2, #0
     efa:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     efc:	0019      	movs	r1, r3
     efe:	3210      	adds	r2, #16
     f00:	68cb      	ldr	r3, [r1, #12]
     f02:	421a      	tst	r2, r3
     f04:	d0fc      	beq.n	f00 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     f06:	4b0a      	ldr	r3, [pc, #40]	; (f30 <system_clock_source_enable+0xa4>)
     f08:	681b      	ldr	r3, [r3, #0]
     f0a:	b29b      	uxth	r3, r3
     f0c:	4a07      	ldr	r2, [pc, #28]	; (f2c <system_clock_source_enable+0xa0>)
     f0e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     f10:	2000      	movs	r0, #0
     f12:	e008      	b.n	f26 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     f14:	4905      	ldr	r1, [pc, #20]	; (f2c <system_clock_source_enable+0xa0>)
     f16:	2244      	movs	r2, #68	; 0x44
     f18:	5c8b      	ldrb	r3, [r1, r2]
     f1a:	2002      	movs	r0, #2
     f1c:	4303      	orrs	r3, r0
     f1e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     f20:	2000      	movs	r0, #0
		break;
     f22:	e000      	b.n	f26 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     f24:	2000      	movs	r0, #0
}
     f26:	4770      	bx	lr
     f28:	00003010 	.word	0x00003010
     f2c:	40000800 	.word	0x40000800
     f30:	2000004c 	.word	0x2000004c

00000f34 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     f34:	b530      	push	{r4, r5, lr}
     f36:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     f38:	22c2      	movs	r2, #194	; 0xc2
     f3a:	00d2      	lsls	r2, r2, #3
     f3c:	4b1a      	ldr	r3, [pc, #104]	; (fa8 <system_clock_init+0x74>)
     f3e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     f40:	4a1a      	ldr	r2, [pc, #104]	; (fac <system_clock_init+0x78>)
     f42:	6853      	ldr	r3, [r2, #4]
     f44:	211e      	movs	r1, #30
     f46:	438b      	bics	r3, r1
     f48:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     f4a:	2301      	movs	r3, #1
     f4c:	466a      	mov	r2, sp
     f4e:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f50:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     f52:	4d17      	ldr	r5, [pc, #92]	; (fb0 <system_clock_init+0x7c>)
     f54:	b2e0      	uxtb	r0, r4
     f56:	4669      	mov	r1, sp
     f58:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f5a:	3401      	adds	r4, #1
     f5c:	2c25      	cmp	r4, #37	; 0x25
     f5e:	d1f9      	bne.n	f54 <system_clock_init+0x20>
	config->run_in_standby  = false;
     f60:	a803      	add	r0, sp, #12
     f62:	2400      	movs	r4, #0
     f64:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     f66:	2501      	movs	r5, #1
     f68:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     f6a:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     f6c:	4b11      	ldr	r3, [pc, #68]	; (fb4 <system_clock_init+0x80>)
     f6e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     f70:	2006      	movs	r0, #6
     f72:	4b11      	ldr	r3, [pc, #68]	; (fb8 <system_clock_init+0x84>)
     f74:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     f76:	4b11      	ldr	r3, [pc, #68]	; (fbc <system_clock_init+0x88>)
     f78:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     f7a:	4b11      	ldr	r3, [pc, #68]	; (fc0 <system_clock_init+0x8c>)
     f7c:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     f7e:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     f80:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     f82:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
     f84:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     f86:	466b      	mov	r3, sp
     f88:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     f8a:	2306      	movs	r3, #6
     f8c:	466a      	mov	r2, sp
     f8e:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     f90:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     f92:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     f94:	4669      	mov	r1, sp
     f96:	2000      	movs	r0, #0
     f98:	4b0a      	ldr	r3, [pc, #40]	; (fc4 <system_clock_init+0x90>)
     f9a:	4798      	blx	r3
     f9c:	2000      	movs	r0, #0
     f9e:	4b0a      	ldr	r3, [pc, #40]	; (fc8 <system_clock_init+0x94>)
     fa0:	4798      	blx	r3
#endif
}
     fa2:	b005      	add	sp, #20
     fa4:	bd30      	pop	{r4, r5, pc}
     fa6:	46c0      	nop			; (mov r8, r8)
     fa8:	40000800 	.word	0x40000800
     fac:	41004000 	.word	0x41004000
     fb0:	00001205 	.word	0x00001205
     fb4:	00000e51 	.word	0x00000e51
     fb8:	00000e8d 	.word	0x00000e8d
     fbc:	00000fcd 	.word	0x00000fcd
     fc0:	40000400 	.word	0x40000400
     fc4:	00000ff1 	.word	0x00000ff1
     fc8:	000010a9 	.word	0x000010a9

00000fcc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     fcc:	4a06      	ldr	r2, [pc, #24]	; (fe8 <system_gclk_init+0x1c>)
     fce:	6993      	ldr	r3, [r2, #24]
     fd0:	2108      	movs	r1, #8
     fd2:	430b      	orrs	r3, r1
     fd4:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     fd6:	2201      	movs	r2, #1
     fd8:	4b04      	ldr	r3, [pc, #16]	; (fec <system_gclk_init+0x20>)
     fda:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     fdc:	0019      	movs	r1, r3
     fde:	780b      	ldrb	r3, [r1, #0]
     fe0:	4213      	tst	r3, r2
     fe2:	d1fc      	bne.n	fde <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     fe4:	4770      	bx	lr
     fe6:	46c0      	nop			; (mov r8, r8)
     fe8:	40000400 	.word	0x40000400
     fec:	40000c00 	.word	0x40000c00

00000ff0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     ff0:	b570      	push	{r4, r5, r6, lr}
     ff2:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     ff4:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     ff6:	780d      	ldrb	r5, [r1, #0]
     ff8:	022d      	lsls	r5, r5, #8
     ffa:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     ffc:	784b      	ldrb	r3, [r1, #1]
     ffe:	2b00      	cmp	r3, #0
    1000:	d002      	beq.n	1008 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1002:	2380      	movs	r3, #128	; 0x80
    1004:	02db      	lsls	r3, r3, #11
    1006:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1008:	7a4b      	ldrb	r3, [r1, #9]
    100a:	2b00      	cmp	r3, #0
    100c:	d002      	beq.n	1014 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    100e:	2380      	movs	r3, #128	; 0x80
    1010:	031b      	lsls	r3, r3, #12
    1012:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1014:	6848      	ldr	r0, [r1, #4]
    1016:	2801      	cmp	r0, #1
    1018:	d910      	bls.n	103c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    101a:	1e43      	subs	r3, r0, #1
    101c:	4218      	tst	r0, r3
    101e:	d134      	bne.n	108a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1020:	2802      	cmp	r0, #2
    1022:	d930      	bls.n	1086 <system_gclk_gen_set_config+0x96>
    1024:	2302      	movs	r3, #2
    1026:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1028:	3201      	adds	r2, #1
						mask <<= 1) {
    102a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    102c:	4298      	cmp	r0, r3
    102e:	d8fb      	bhi.n	1028 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1030:	0212      	lsls	r2, r2, #8
    1032:	4332      	orrs	r2, r6
    1034:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1036:	2380      	movs	r3, #128	; 0x80
    1038:	035b      	lsls	r3, r3, #13
    103a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    103c:	7a0b      	ldrb	r3, [r1, #8]
    103e:	2b00      	cmp	r3, #0
    1040:	d002      	beq.n	1048 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1042:	2380      	movs	r3, #128	; 0x80
    1044:	039b      	lsls	r3, r3, #14
    1046:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1048:	4a13      	ldr	r2, [pc, #76]	; (1098 <system_gclk_gen_set_config+0xa8>)
    104a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    104c:	b25b      	sxtb	r3, r3
    104e:	2b00      	cmp	r3, #0
    1050:	dbfb      	blt.n	104a <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1052:	4b12      	ldr	r3, [pc, #72]	; (109c <system_gclk_gen_set_config+0xac>)
    1054:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1056:	4b12      	ldr	r3, [pc, #72]	; (10a0 <system_gclk_gen_set_config+0xb0>)
    1058:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    105a:	4a0f      	ldr	r2, [pc, #60]	; (1098 <system_gclk_gen_set_config+0xa8>)
    105c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    105e:	b25b      	sxtb	r3, r3
    1060:	2b00      	cmp	r3, #0
    1062:	dbfb      	blt.n	105c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1064:	4b0c      	ldr	r3, [pc, #48]	; (1098 <system_gclk_gen_set_config+0xa8>)
    1066:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1068:	001a      	movs	r2, r3
    106a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    106c:	b25b      	sxtb	r3, r3
    106e:	2b00      	cmp	r3, #0
    1070:	dbfb      	blt.n	106a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1072:	4a09      	ldr	r2, [pc, #36]	; (1098 <system_gclk_gen_set_config+0xa8>)
    1074:	6853      	ldr	r3, [r2, #4]
    1076:	2180      	movs	r1, #128	; 0x80
    1078:	0249      	lsls	r1, r1, #9
    107a:	400b      	ands	r3, r1
    107c:	431d      	orrs	r5, r3
    107e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1080:	4b08      	ldr	r3, [pc, #32]	; (10a4 <system_gclk_gen_set_config+0xb4>)
    1082:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1084:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1086:	2200      	movs	r2, #0
    1088:	e7d2      	b.n	1030 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    108a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    108c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    108e:	2380      	movs	r3, #128	; 0x80
    1090:	029b      	lsls	r3, r3, #10
    1092:	431d      	orrs	r5, r3
    1094:	e7d2      	b.n	103c <system_gclk_gen_set_config+0x4c>
    1096:	46c0      	nop			; (mov r8, r8)
    1098:	40000c00 	.word	0x40000c00
    109c:	00000cf1 	.word	0x00000cf1
    10a0:	40000c08 	.word	0x40000c08
    10a4:	00000d31 	.word	0x00000d31

000010a8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    10a8:	b510      	push	{r4, lr}
    10aa:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10ac:	4a0b      	ldr	r2, [pc, #44]	; (10dc <system_gclk_gen_enable+0x34>)
    10ae:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    10b0:	b25b      	sxtb	r3, r3
    10b2:	2b00      	cmp	r3, #0
    10b4:	dbfb      	blt.n	10ae <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    10b6:	4b0a      	ldr	r3, [pc, #40]	; (10e0 <system_gclk_gen_enable+0x38>)
    10b8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    10ba:	4b0a      	ldr	r3, [pc, #40]	; (10e4 <system_gclk_gen_enable+0x3c>)
    10bc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10be:	4a07      	ldr	r2, [pc, #28]	; (10dc <system_gclk_gen_enable+0x34>)
    10c0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    10c2:	b25b      	sxtb	r3, r3
    10c4:	2b00      	cmp	r3, #0
    10c6:	dbfb      	blt.n	10c0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    10c8:	4a04      	ldr	r2, [pc, #16]	; (10dc <system_gclk_gen_enable+0x34>)
    10ca:	6851      	ldr	r1, [r2, #4]
    10cc:	2380      	movs	r3, #128	; 0x80
    10ce:	025b      	lsls	r3, r3, #9
    10d0:	430b      	orrs	r3, r1
    10d2:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    10d4:	4b04      	ldr	r3, [pc, #16]	; (10e8 <system_gclk_gen_enable+0x40>)
    10d6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10d8:	bd10      	pop	{r4, pc}
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	40000c00 	.word	0x40000c00
    10e0:	00000cf1 	.word	0x00000cf1
    10e4:	40000c04 	.word	0x40000c04
    10e8:	00000d31 	.word	0x00000d31

000010ec <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    10ec:	b570      	push	{r4, r5, r6, lr}
    10ee:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10f0:	4a1a      	ldr	r2, [pc, #104]	; (115c <system_gclk_gen_get_hz+0x70>)
    10f2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    10f4:	b25b      	sxtb	r3, r3
    10f6:	2b00      	cmp	r3, #0
    10f8:	dbfb      	blt.n	10f2 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    10fa:	4b19      	ldr	r3, [pc, #100]	; (1160 <system_gclk_gen_get_hz+0x74>)
    10fc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    10fe:	4b19      	ldr	r3, [pc, #100]	; (1164 <system_gclk_gen_get_hz+0x78>)
    1100:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1102:	4a16      	ldr	r2, [pc, #88]	; (115c <system_gclk_gen_get_hz+0x70>)
    1104:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1106:	b25b      	sxtb	r3, r3
    1108:	2b00      	cmp	r3, #0
    110a:	dbfb      	blt.n	1104 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    110c:	4e13      	ldr	r6, [pc, #76]	; (115c <system_gclk_gen_get_hz+0x70>)
    110e:	6870      	ldr	r0, [r6, #4]
    1110:	04c0      	lsls	r0, r0, #19
    1112:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1114:	4b14      	ldr	r3, [pc, #80]	; (1168 <system_gclk_gen_get_hz+0x7c>)
    1116:	4798      	blx	r3
    1118:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    111a:	4b12      	ldr	r3, [pc, #72]	; (1164 <system_gclk_gen_get_hz+0x78>)
    111c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    111e:	6876      	ldr	r6, [r6, #4]
    1120:	02f6      	lsls	r6, r6, #11
    1122:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1124:	4b11      	ldr	r3, [pc, #68]	; (116c <system_gclk_gen_get_hz+0x80>)
    1126:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1128:	4a0c      	ldr	r2, [pc, #48]	; (115c <system_gclk_gen_get_hz+0x70>)
    112a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    112c:	b25b      	sxtb	r3, r3
    112e:	2b00      	cmp	r3, #0
    1130:	dbfb      	blt.n	112a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1132:	4b0a      	ldr	r3, [pc, #40]	; (115c <system_gclk_gen_get_hz+0x70>)
    1134:	689c      	ldr	r4, [r3, #8]
    1136:	0224      	lsls	r4, r4, #8
    1138:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    113a:	4b0d      	ldr	r3, [pc, #52]	; (1170 <system_gclk_gen_get_hz+0x84>)
    113c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    113e:	2e00      	cmp	r6, #0
    1140:	d107      	bne.n	1152 <system_gclk_gen_get_hz+0x66>
    1142:	2c01      	cmp	r4, #1
    1144:	d907      	bls.n	1156 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1146:	0021      	movs	r1, r4
    1148:	0028      	movs	r0, r5
    114a:	4b0a      	ldr	r3, [pc, #40]	; (1174 <system_gclk_gen_get_hz+0x88>)
    114c:	4798      	blx	r3
    114e:	0005      	movs	r5, r0
    1150:	e001      	b.n	1156 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1152:	3401      	adds	r4, #1
    1154:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1156:	0028      	movs	r0, r5
    1158:	bd70      	pop	{r4, r5, r6, pc}
    115a:	46c0      	nop			; (mov r8, r8)
    115c:	40000c00 	.word	0x40000c00
    1160:	00000cf1 	.word	0x00000cf1
    1164:	40000c04 	.word	0x40000c04
    1168:	00000dbd 	.word	0x00000dbd
    116c:	40000c08 	.word	0x40000c08
    1170:	00000d31 	.word	0x00000d31
    1174:	000015ad 	.word	0x000015ad

00001178 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1178:	b510      	push	{r4, lr}
    117a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    117c:	4b06      	ldr	r3, [pc, #24]	; (1198 <system_gclk_chan_enable+0x20>)
    117e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1180:	4b06      	ldr	r3, [pc, #24]	; (119c <system_gclk_chan_enable+0x24>)
    1182:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1184:	4a06      	ldr	r2, [pc, #24]	; (11a0 <system_gclk_chan_enable+0x28>)
    1186:	8853      	ldrh	r3, [r2, #2]
    1188:	2180      	movs	r1, #128	; 0x80
    118a:	01c9      	lsls	r1, r1, #7
    118c:	430b      	orrs	r3, r1
    118e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1190:	4b04      	ldr	r3, [pc, #16]	; (11a4 <system_gclk_chan_enable+0x2c>)
    1192:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1194:	bd10      	pop	{r4, pc}
    1196:	46c0      	nop			; (mov r8, r8)
    1198:	00000cf1 	.word	0x00000cf1
    119c:	40000c02 	.word	0x40000c02
    11a0:	40000c00 	.word	0x40000c00
    11a4:	00000d31 	.word	0x00000d31

000011a8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    11a8:	b510      	push	{r4, lr}
    11aa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    11ac:	4b0f      	ldr	r3, [pc, #60]	; (11ec <system_gclk_chan_disable+0x44>)
    11ae:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11b0:	4b0f      	ldr	r3, [pc, #60]	; (11f0 <system_gclk_chan_disable+0x48>)
    11b2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    11b4:	4a0f      	ldr	r2, [pc, #60]	; (11f4 <system_gclk_chan_disable+0x4c>)
    11b6:	8853      	ldrh	r3, [r2, #2]
    11b8:	051b      	lsls	r3, r3, #20
    11ba:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    11bc:	8853      	ldrh	r3, [r2, #2]
    11be:	490e      	ldr	r1, [pc, #56]	; (11f8 <system_gclk_chan_disable+0x50>)
    11c0:	400b      	ands	r3, r1
    11c2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    11c4:	8853      	ldrh	r3, [r2, #2]
    11c6:	490d      	ldr	r1, [pc, #52]	; (11fc <system_gclk_chan_disable+0x54>)
    11c8:	400b      	ands	r3, r1
    11ca:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    11cc:	0011      	movs	r1, r2
    11ce:	2280      	movs	r2, #128	; 0x80
    11d0:	01d2      	lsls	r2, r2, #7
    11d2:	884b      	ldrh	r3, [r1, #2]
    11d4:	4213      	tst	r3, r2
    11d6:	d1fc      	bne.n	11d2 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    11d8:	4906      	ldr	r1, [pc, #24]	; (11f4 <system_gclk_chan_disable+0x4c>)
    11da:	884a      	ldrh	r2, [r1, #2]
    11dc:	0203      	lsls	r3, r0, #8
    11de:	4806      	ldr	r0, [pc, #24]	; (11f8 <system_gclk_chan_disable+0x50>)
    11e0:	4002      	ands	r2, r0
    11e2:	4313      	orrs	r3, r2
    11e4:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    11e6:	4b06      	ldr	r3, [pc, #24]	; (1200 <system_gclk_chan_disable+0x58>)
    11e8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11ea:	bd10      	pop	{r4, pc}
    11ec:	00000cf1 	.word	0x00000cf1
    11f0:	40000c02 	.word	0x40000c02
    11f4:	40000c00 	.word	0x40000c00
    11f8:	fffff0ff 	.word	0xfffff0ff
    11fc:	ffffbfff 	.word	0xffffbfff
    1200:	00000d31 	.word	0x00000d31

00001204 <system_gclk_chan_set_config>:
{
    1204:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1206:	780c      	ldrb	r4, [r1, #0]
    1208:	0224      	lsls	r4, r4, #8
    120a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    120c:	4b02      	ldr	r3, [pc, #8]	; (1218 <system_gclk_chan_set_config+0x14>)
    120e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1210:	b2a4      	uxth	r4, r4
    1212:	4b02      	ldr	r3, [pc, #8]	; (121c <system_gclk_chan_set_config+0x18>)
    1214:	805c      	strh	r4, [r3, #2]
}
    1216:	bd10      	pop	{r4, pc}
    1218:	000011a9 	.word	0x000011a9
    121c:	40000c00 	.word	0x40000c00

00001220 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1220:	b510      	push	{r4, lr}
    1222:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1224:	4b06      	ldr	r3, [pc, #24]	; (1240 <system_gclk_chan_get_hz+0x20>)
    1226:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1228:	4b06      	ldr	r3, [pc, #24]	; (1244 <system_gclk_chan_get_hz+0x24>)
    122a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    122c:	4b06      	ldr	r3, [pc, #24]	; (1248 <system_gclk_chan_get_hz+0x28>)
    122e:	885c      	ldrh	r4, [r3, #2]
    1230:	0524      	lsls	r4, r4, #20
    1232:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1234:	4b05      	ldr	r3, [pc, #20]	; (124c <system_gclk_chan_get_hz+0x2c>)
    1236:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1238:	0020      	movs	r0, r4
    123a:	4b05      	ldr	r3, [pc, #20]	; (1250 <system_gclk_chan_get_hz+0x30>)
    123c:	4798      	blx	r3
}
    123e:	bd10      	pop	{r4, pc}
    1240:	00000cf1 	.word	0x00000cf1
    1244:	40000c02 	.word	0x40000c02
    1248:	40000c00 	.word	0x40000c00
    124c:	00000d31 	.word	0x00000d31
    1250:	000010ed 	.word	0x000010ed

00001254 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1254:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1256:	78d3      	ldrb	r3, [r2, #3]
    1258:	2b00      	cmp	r3, #0
    125a:	d135      	bne.n	12c8 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    125c:	7813      	ldrb	r3, [r2, #0]
    125e:	2b80      	cmp	r3, #128	; 0x80
    1260:	d029      	beq.n	12b6 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1262:	061b      	lsls	r3, r3, #24
    1264:	2480      	movs	r4, #128	; 0x80
    1266:	0264      	lsls	r4, r4, #9
    1268:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    126a:	7854      	ldrb	r4, [r2, #1]
    126c:	2502      	movs	r5, #2
    126e:	43ac      	bics	r4, r5
    1270:	d106      	bne.n	1280 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1272:	7894      	ldrb	r4, [r2, #2]
    1274:	2c00      	cmp	r4, #0
    1276:	d120      	bne.n	12ba <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1278:	2480      	movs	r4, #128	; 0x80
    127a:	02a4      	lsls	r4, r4, #10
    127c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    127e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1280:	7854      	ldrb	r4, [r2, #1]
    1282:	3c01      	subs	r4, #1
    1284:	2c01      	cmp	r4, #1
    1286:	d91c      	bls.n	12c2 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1288:	040d      	lsls	r5, r1, #16
    128a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    128c:	24a0      	movs	r4, #160	; 0xa0
    128e:	05e4      	lsls	r4, r4, #23
    1290:	432c      	orrs	r4, r5
    1292:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1294:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1296:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1298:	24d0      	movs	r4, #208	; 0xd0
    129a:	0624      	lsls	r4, r4, #24
    129c:	432c      	orrs	r4, r5
    129e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12a0:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    12a2:	78d4      	ldrb	r4, [r2, #3]
    12a4:	2c00      	cmp	r4, #0
    12a6:	d122      	bne.n	12ee <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    12a8:	035b      	lsls	r3, r3, #13
    12aa:	d51c      	bpl.n	12e6 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    12ac:	7893      	ldrb	r3, [r2, #2]
    12ae:	2b01      	cmp	r3, #1
    12b0:	d01e      	beq.n	12f0 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    12b2:	6141      	str	r1, [r0, #20]
    12b4:	e017      	b.n	12e6 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    12b6:	2300      	movs	r3, #0
    12b8:	e7d7      	b.n	126a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    12ba:	24c0      	movs	r4, #192	; 0xc0
    12bc:	02e4      	lsls	r4, r4, #11
    12be:	4323      	orrs	r3, r4
    12c0:	e7dd      	b.n	127e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    12c2:	4c0d      	ldr	r4, [pc, #52]	; (12f8 <_system_pinmux_config+0xa4>)
    12c4:	4023      	ands	r3, r4
    12c6:	e7df      	b.n	1288 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    12c8:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12ca:	040c      	lsls	r4, r1, #16
    12cc:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    12ce:	23a0      	movs	r3, #160	; 0xa0
    12d0:	05db      	lsls	r3, r3, #23
    12d2:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12d4:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12d6:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    12d8:	23d0      	movs	r3, #208	; 0xd0
    12da:	061b      	lsls	r3, r3, #24
    12dc:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12de:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    12e0:	78d3      	ldrb	r3, [r2, #3]
    12e2:	2b00      	cmp	r3, #0
    12e4:	d103      	bne.n	12ee <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    12e6:	7853      	ldrb	r3, [r2, #1]
    12e8:	3b01      	subs	r3, #1
    12ea:	2b01      	cmp	r3, #1
    12ec:	d902      	bls.n	12f4 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    12ee:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    12f0:	6181      	str	r1, [r0, #24]
    12f2:	e7f8      	b.n	12e6 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    12f4:	6081      	str	r1, [r0, #8]
}
    12f6:	e7fa      	b.n	12ee <_system_pinmux_config+0x9a>
    12f8:	fffbffff 	.word	0xfffbffff

000012fc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    12fc:	b510      	push	{r4, lr}
    12fe:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1300:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1302:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1304:	2900      	cmp	r1, #0
    1306:	d104      	bne.n	1312 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1308:	0943      	lsrs	r3, r0, #5
    130a:	01db      	lsls	r3, r3, #7
    130c:	4905      	ldr	r1, [pc, #20]	; (1324 <system_pinmux_pin_set_config+0x28>)
    130e:	468c      	mov	ip, r1
    1310:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1312:	241f      	movs	r4, #31
    1314:	4020      	ands	r0, r4
    1316:	2101      	movs	r1, #1
    1318:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    131a:	0018      	movs	r0, r3
    131c:	4b02      	ldr	r3, [pc, #8]	; (1328 <system_pinmux_pin_set_config+0x2c>)
    131e:	4798      	blx	r3
}
    1320:	bd10      	pop	{r4, pc}
    1322:	46c0      	nop			; (mov r8, r8)
    1324:	41004400 	.word	0x41004400
    1328:	00001255 	.word	0x00001255

0000132c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    132c:	4770      	bx	lr
	...

00001330 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1330:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1332:	4b05      	ldr	r3, [pc, #20]	; (1348 <system_init+0x18>)
    1334:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1336:	4b05      	ldr	r3, [pc, #20]	; (134c <system_init+0x1c>)
    1338:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    133a:	4b05      	ldr	r3, [pc, #20]	; (1350 <system_init+0x20>)
    133c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    133e:	4b05      	ldr	r3, [pc, #20]	; (1354 <system_init+0x24>)
    1340:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1342:	4b05      	ldr	r3, [pc, #20]	; (1358 <system_init+0x28>)
    1344:	4798      	blx	r3
}
    1346:	bd10      	pop	{r4, pc}
    1348:	00000f35 	.word	0x00000f35
    134c:	00000d61 	.word	0x00000d61
    1350:	0000132d 	.word	0x0000132d
    1354:	00000361 	.word	0x00000361
    1358:	0000132d 	.word	0x0000132d

0000135c <configure_i2c_master>:
#include "I2C.h"

void configure_i2c_master(void)
{
    135c:	b510      	push	{r4, lr}
    135e:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    1360:	aa01      	add	r2, sp, #4
    1362:	2364      	movs	r3, #100	; 0x64
    1364:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    1366:	4b1c      	ldr	r3, [pc, #112]	; (13d8 <configure_i2c_master+0x7c>)
    1368:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    136a:	2300      	movs	r3, #0
    136c:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    136e:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    1370:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    1372:	2180      	movs	r1, #128	; 0x80
    1374:	0389      	lsls	r1, r1, #14
    1376:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    1378:	2101      	movs	r1, #1
    137a:	4249      	negs	r1, r1
    137c:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    137e:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1380:	3125      	adds	r1, #37	; 0x25
    1382:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1384:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1386:	3108      	adds	r1, #8
    1388:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    138a:	3101      	adds	r1, #1
    138c:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    138e:	3101      	adds	r1, #1
    1390:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1392:	33d7      	adds	r3, #215	; 0xd7
    1394:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1396:	4b11      	ldr	r3, [pc, #68]	; (13dc <configure_i2c_master+0x80>)
    1398:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    139a:	4b11      	ldr	r3, [pc, #68]	; (13e0 <configure_i2c_master+0x84>)
    139c:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    139e:	4c11      	ldr	r4, [pc, #68]	; (13e4 <configure_i2c_master+0x88>)
    13a0:	4911      	ldr	r1, [pc, #68]	; (13e8 <configure_i2c_master+0x8c>)
    13a2:	0020      	movs	r0, r4
    13a4:	4b11      	ldr	r3, [pc, #68]	; (13ec <configure_i2c_master+0x90>)
    13a6:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    13a8:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    13aa:	2107      	movs	r1, #7
    13ac:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    13ae:	4219      	tst	r1, r3
    13b0:	d1fc      	bne.n	13ac <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    13b2:	6813      	ldr	r3, [r2, #0]
    13b4:	2102      	movs	r1, #2
    13b6:	430b      	orrs	r3, r1
    13b8:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    13ba:	4b0a      	ldr	r3, [pc, #40]	; (13e4 <configure_i2c_master+0x88>)
    13bc:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    13be:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    13c0:	2010      	movs	r0, #16
    13c2:	8b51      	ldrh	r1, [r2, #26]
    13c4:	4201      	tst	r1, r0
    13c6:	d104      	bne.n	13d2 <configure_i2c_master+0x76>
		timeout_counter++;
    13c8:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    13ca:	42a3      	cmp	r3, r4
    13cc:	d3f9      	bcc.n	13c2 <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    13ce:	2310      	movs	r3, #16
    13d0:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    13d2:	b00e      	add	sp, #56	; 0x38
    13d4:	bd10      	pop	{r4, pc}
    13d6:	46c0      	nop			; (mov r8, r8)
    13d8:	00000d48 	.word	0x00000d48
    13dc:	00100002 	.word	0x00100002
    13e0:	00110002 	.word	0x00110002
    13e4:	200000a8 	.word	0x200000a8
    13e8:	42000c00 	.word	0x42000c00
    13ec:	00000465 	.word	0x00000465

000013f0 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    13f0:	b510      	push	{r4, lr}
    13f2:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    13f4:	2200      	movs	r2, #0
    13f6:	466b      	mov	r3, sp
    13f8:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    13fa:	2380      	movs	r3, #128	; 0x80
    13fc:	039b      	lsls	r3, r3, #14
    13fe:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    1400:	2300      	movs	r3, #0
    1402:	4669      	mov	r1, sp
    1404:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    1406:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    1408:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    140a:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    140c:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    140e:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    1410:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    1412:	2224      	movs	r2, #36	; 0x24
    1414:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    1416:	3201      	adds	r2, #1
    1418:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    141a:	3201      	adds	r2, #1
    141c:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    141e:	2301      	movs	r3, #1
    1420:	466a      	mov	r2, sp
    1422:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1424:	4b0b      	ldr	r3, [pc, #44]	; (1454 <configure_i2c_slave+0x64>)
    1426:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1428:	4b0b      	ldr	r3, [pc, #44]	; (1458 <configure_i2c_slave+0x68>)
    142a:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    142c:	23fa      	movs	r3, #250	; 0xfa
    142e:	009b      	lsls	r3, r3, #2
    1430:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    1432:	4c0a      	ldr	r4, [pc, #40]	; (145c <configure_i2c_slave+0x6c>)
    1434:	490a      	ldr	r1, [pc, #40]	; (1460 <configure_i2c_slave+0x70>)
    1436:	0020      	movs	r0, r4
    1438:	4b0a      	ldr	r3, [pc, #40]	; (1464 <configure_i2c_slave+0x74>)
    143a:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    143c:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    143e:	2103      	movs	r1, #3
    1440:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    1442:	4219      	tst	r1, r3
    1444:	d1fc      	bne.n	1440 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    1446:	6813      	ldr	r3, [r2, #0]
    1448:	2102      	movs	r1, #2
    144a:	430b      	orrs	r3, r1
    144c:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    144e:	b00a      	add	sp, #40	; 0x28
    1450:	bd10      	pop	{r4, pc}
    1452:	46c0      	nop			; (mov r8, r8)
    1454:	00100002 	.word	0x00100002
    1458:	00110002 	.word	0x00110002
    145c:	200000cc 	.word	0x200000cc
    1460:	42000c00 	.word	0x42000c00
    1464:	000008e9 	.word	0x000008e9

00001468 <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    1468:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    146c:	4a03      	ldr	r2, [pc, #12]	; (147c <irq_handler+0x14>)
    146e:	4b04      	ldr	r3, [pc, #16]	; (1480 <irq_handler+0x18>)
    1470:	60da      	str	r2, [r3, #12]
    1472:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	e7fd      	b.n	1476 <irq_handler+0xe>
    147a:	46c0      	nop			; (mov r8, r8)
    147c:	05fa0004 	.word	0x05fa0004
    1480:	e000ed00 	.word	0xe000ed00

00001484 <init_irq_interrupt>:
	
	system_reset();
}

void init_irq_interrupt(void)
{
    1484:	b510      	push	{r4, lr}
    1486:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    1488:	ac01      	add	r4, sp, #4
    148a:	0020      	movs	r0, r4
    148c:	4b0c      	ldr	r3, [pc, #48]	; (14c0 <init_irq_interrupt+0x3c>)
    148e:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    1490:	2307      	movs	r3, #7
    1492:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    1494:	2300      	movs	r3, #0
    1496:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    1498:	3302      	adds	r3, #2
    149a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    149c:	3b01      	subs	r3, #1
    149e:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    14a0:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    14a2:	0021      	movs	r1, r4
    14a4:	2007      	movs	r0, #7
    14a6:	4b07      	ldr	r3, [pc, #28]	; (14c4 <init_irq_interrupt+0x40>)
    14a8:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    14aa:	2200      	movs	r2, #0
    14ac:	2107      	movs	r1, #7
    14ae:	4806      	ldr	r0, [pc, #24]	; (14c8 <init_irq_interrupt+0x44>)
    14b0:	4b06      	ldr	r3, [pc, #24]	; (14cc <init_irq_interrupt+0x48>)
    14b2:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    14b4:	2100      	movs	r1, #0
    14b6:	2007      	movs	r0, #7
    14b8:	4b05      	ldr	r3, [pc, #20]	; (14d0 <init_irq_interrupt+0x4c>)
    14ba:	4798      	blx	r3
	//EXTINT_CALLBACK_TYPE_DETECT -> structure qui permet de configurer la condition d'interruption
}
    14bc:	b004      	add	sp, #16
    14be:	bd10      	pop	{r4, pc}
    14c0:	000003cd 	.word	0x000003cd
    14c4:	000003e1 	.word	0x000003e1
    14c8:	00001469 	.word	0x00001469
    14cc:	000002a9 	.word	0x000002a9
    14d0:	000002d5 	.word	0x000002d5

000014d4 <init_irq_pin>:

void init_irq_pin(void)
{
    14d4:	b500      	push	{lr}
    14d6:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    14d8:	a901      	add	r1, sp, #4
    14da:	2301      	movs	r3, #1
    14dc:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    14de:	2200      	movs	r2, #0
    14e0:	708a      	strb	r2, [r1, #2]
	struct port_config config_port;
	port_get_config_defaults(&config_port);
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    14e2:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    14e4:	2007      	movs	r0, #7
    14e6:	4b03      	ldr	r3, [pc, #12]	; (14f4 <init_irq_pin+0x20>)
    14e8:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    14ea:	2280      	movs	r2, #128	; 0x80
    14ec:	4b02      	ldr	r3, [pc, #8]	; (14f8 <init_irq_pin+0x24>)
    14ee:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}
    14f0:	b003      	add	sp, #12
    14f2:	bd00      	pop	{pc}
    14f4:	00000d99 	.word	0x00000d99
    14f8:	41004400 	.word	0x41004400

000014fc <send_interrupt>:

 void send_interrupt(void)
{
    14fc:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTSET.reg = pin_mask;
    14fe:	4c04      	ldr	r4, [pc, #16]	; (1510 <send_interrupt+0x14>)
    1500:	2580      	movs	r5, #128	; 0x80
    1502:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(ITR_PIN_MASTER, true);
	delay_us(50);
    1504:	2032      	movs	r0, #50	; 0x32
    1506:	4b03      	ldr	r3, [pc, #12]	; (1514 <send_interrupt+0x18>)
    1508:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    150a:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
    150c:	bd70      	pop	{r4, r5, r6, pc}
    150e:	46c0      	nop			; (mov r8, r8)
    1510:	41004400 	.word	0x41004400
    1514:	00000c99 	.word	0x00000c99

00001518 <config_led>:
#include "LED.h"

void config_led(void)
{
    1518:	b500      	push	{lr}
    151a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    151c:	a901      	add	r1, sp, #4
    151e:	2301      	movs	r3, #1
    1520:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1522:	2200      	movs	r2, #0
    1524:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1526:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1528:	2013      	movs	r0, #19
    152a:	4b04      	ldr	r3, [pc, #16]	; (153c <config_led+0x24>)
    152c:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    152e:	2280      	movs	r2, #128	; 0x80
    1530:	0312      	lsls	r2, r2, #12
    1532:	4b03      	ldr	r3, [pc, #12]	; (1540 <config_led+0x28>)
    1534:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    1536:	b003      	add	sp, #12
    1538:	bd00      	pop	{pc}
    153a:	46c0      	nop			; (mov r8, r8)
    153c:	00000d99 	.word	0x00000d99
    1540:	41004400 	.word	0x41004400

00001544 <main>:
extern uint8_t write_buffer_slave[DATA_LENGTH] = {
	NO_DATA, NO_DATA,
};

int main (void)
{
    1544:	b570      	push	{r4, r5, r6, lr}
	system_init();
    1546:	4b11      	ldr	r3, [pc, #68]	; (158c <main+0x48>)
    1548:	4798      	blx	r3
	delay_init();
    154a:	4b11      	ldr	r3, [pc, #68]	; (1590 <main+0x4c>)
    154c:	4798      	blx	r3
	config_led();
    154e:	4b11      	ldr	r3, [pc, #68]	; (1594 <main+0x50>)
    1550:	4798      	blx	r3
	
	uint8_t run = 1;
	uint8_t i_am_master = 0;
	delay_ms(2000);
    1552:	20fa      	movs	r0, #250	; 0xfa
    1554:	00c0      	lsls	r0, r0, #3
    1556:	4b10      	ldr	r3, [pc, #64]	; (1598 <main+0x54>)
    1558:	4798      	blx	r3
	i_am_master = master_election();
    155a:	4b10      	ldr	r3, [pc, #64]	; (159c <main+0x58>)
    155c:	4798      	blx	r3
		}
		while(!i_am_master)
		{
			//read_slave(I_AM_MASTER);
			//write_slave(I_AM_READY,NO_DATA);
			delay_ms(4000);
    155e:	4e0e      	ldr	r6, [pc, #56]	; (1598 <main+0x54>)
			send_interrupt();
    1560:	4d0f      	ldr	r5, [pc, #60]	; (15a0 <main+0x5c>)
			i_am_master = master_election();
    1562:	4c0e      	ldr	r4, [pc, #56]	; (159c <main+0x58>)
	while (run)
    1564:	e006      	b.n	1574 <main+0x30>
			delay_ms(4000);
    1566:	20fa      	movs	r0, #250	; 0xfa
    1568:	0100      	lsls	r0, r0, #4
    156a:	47b0      	blx	r6
			send_interrupt();
    156c:	47a8      	blx	r5
			i_am_master = master_election();
    156e:	47a0      	blx	r4
		while(!i_am_master)
    1570:	2800      	cmp	r0, #0
    1572:	d0f8      	beq.n	1566 <main+0x22>
		while(i_am_master)
    1574:	2800      	cmp	r0, #0
    1576:	d0f6      	beq.n	1566 <main+0x22>
		port_base->OUTCLR.reg = pin_mask;
    1578:	4e0a      	ldr	r6, [pc, #40]	; (15a4 <main+0x60>)
    157a:	2580      	movs	r5, #128	; 0x80
    157c:	032d      	lsls	r5, r5, #12
			send_master(I_AM_MASTER,MY_ADDRESS);
    157e:	4c0a      	ldr	r4, [pc, #40]	; (15a8 <main+0x64>)
    1580:	6175      	str	r5, [r6, #20]
    1582:	2100      	movs	r1, #0
    1584:	20a0      	movs	r0, #160	; 0xa0
    1586:	47a0      	blx	r4
    1588:	e7fa      	b.n	1580 <main+0x3c>
    158a:	46c0      	nop			; (mov r8, r8)
    158c:	00001331 	.word	0x00001331
    1590:	00000c59 	.word	0x00000c59
    1594:	00001519 	.word	0x00001519
    1598:	00000cc5 	.word	0x00000cc5
    159c:	00000209 	.word	0x00000209
    15a0:	000014fd 	.word	0x000014fd
    15a4:	41004400 	.word	0x41004400
    15a8:	00000279 	.word	0x00000279

000015ac <__udivsi3>:
    15ac:	2200      	movs	r2, #0
    15ae:	0843      	lsrs	r3, r0, #1
    15b0:	428b      	cmp	r3, r1
    15b2:	d374      	bcc.n	169e <__udivsi3+0xf2>
    15b4:	0903      	lsrs	r3, r0, #4
    15b6:	428b      	cmp	r3, r1
    15b8:	d35f      	bcc.n	167a <__udivsi3+0xce>
    15ba:	0a03      	lsrs	r3, r0, #8
    15bc:	428b      	cmp	r3, r1
    15be:	d344      	bcc.n	164a <__udivsi3+0x9e>
    15c0:	0b03      	lsrs	r3, r0, #12
    15c2:	428b      	cmp	r3, r1
    15c4:	d328      	bcc.n	1618 <__udivsi3+0x6c>
    15c6:	0c03      	lsrs	r3, r0, #16
    15c8:	428b      	cmp	r3, r1
    15ca:	d30d      	bcc.n	15e8 <__udivsi3+0x3c>
    15cc:	22ff      	movs	r2, #255	; 0xff
    15ce:	0209      	lsls	r1, r1, #8
    15d0:	ba12      	rev	r2, r2
    15d2:	0c03      	lsrs	r3, r0, #16
    15d4:	428b      	cmp	r3, r1
    15d6:	d302      	bcc.n	15de <__udivsi3+0x32>
    15d8:	1212      	asrs	r2, r2, #8
    15da:	0209      	lsls	r1, r1, #8
    15dc:	d065      	beq.n	16aa <__udivsi3+0xfe>
    15de:	0b03      	lsrs	r3, r0, #12
    15e0:	428b      	cmp	r3, r1
    15e2:	d319      	bcc.n	1618 <__udivsi3+0x6c>
    15e4:	e000      	b.n	15e8 <__udivsi3+0x3c>
    15e6:	0a09      	lsrs	r1, r1, #8
    15e8:	0bc3      	lsrs	r3, r0, #15
    15ea:	428b      	cmp	r3, r1
    15ec:	d301      	bcc.n	15f2 <__udivsi3+0x46>
    15ee:	03cb      	lsls	r3, r1, #15
    15f0:	1ac0      	subs	r0, r0, r3
    15f2:	4152      	adcs	r2, r2
    15f4:	0b83      	lsrs	r3, r0, #14
    15f6:	428b      	cmp	r3, r1
    15f8:	d301      	bcc.n	15fe <__udivsi3+0x52>
    15fa:	038b      	lsls	r3, r1, #14
    15fc:	1ac0      	subs	r0, r0, r3
    15fe:	4152      	adcs	r2, r2
    1600:	0b43      	lsrs	r3, r0, #13
    1602:	428b      	cmp	r3, r1
    1604:	d301      	bcc.n	160a <__udivsi3+0x5e>
    1606:	034b      	lsls	r3, r1, #13
    1608:	1ac0      	subs	r0, r0, r3
    160a:	4152      	adcs	r2, r2
    160c:	0b03      	lsrs	r3, r0, #12
    160e:	428b      	cmp	r3, r1
    1610:	d301      	bcc.n	1616 <__udivsi3+0x6a>
    1612:	030b      	lsls	r3, r1, #12
    1614:	1ac0      	subs	r0, r0, r3
    1616:	4152      	adcs	r2, r2
    1618:	0ac3      	lsrs	r3, r0, #11
    161a:	428b      	cmp	r3, r1
    161c:	d301      	bcc.n	1622 <__udivsi3+0x76>
    161e:	02cb      	lsls	r3, r1, #11
    1620:	1ac0      	subs	r0, r0, r3
    1622:	4152      	adcs	r2, r2
    1624:	0a83      	lsrs	r3, r0, #10
    1626:	428b      	cmp	r3, r1
    1628:	d301      	bcc.n	162e <__udivsi3+0x82>
    162a:	028b      	lsls	r3, r1, #10
    162c:	1ac0      	subs	r0, r0, r3
    162e:	4152      	adcs	r2, r2
    1630:	0a43      	lsrs	r3, r0, #9
    1632:	428b      	cmp	r3, r1
    1634:	d301      	bcc.n	163a <__udivsi3+0x8e>
    1636:	024b      	lsls	r3, r1, #9
    1638:	1ac0      	subs	r0, r0, r3
    163a:	4152      	adcs	r2, r2
    163c:	0a03      	lsrs	r3, r0, #8
    163e:	428b      	cmp	r3, r1
    1640:	d301      	bcc.n	1646 <__udivsi3+0x9a>
    1642:	020b      	lsls	r3, r1, #8
    1644:	1ac0      	subs	r0, r0, r3
    1646:	4152      	adcs	r2, r2
    1648:	d2cd      	bcs.n	15e6 <__udivsi3+0x3a>
    164a:	09c3      	lsrs	r3, r0, #7
    164c:	428b      	cmp	r3, r1
    164e:	d301      	bcc.n	1654 <__udivsi3+0xa8>
    1650:	01cb      	lsls	r3, r1, #7
    1652:	1ac0      	subs	r0, r0, r3
    1654:	4152      	adcs	r2, r2
    1656:	0983      	lsrs	r3, r0, #6
    1658:	428b      	cmp	r3, r1
    165a:	d301      	bcc.n	1660 <__udivsi3+0xb4>
    165c:	018b      	lsls	r3, r1, #6
    165e:	1ac0      	subs	r0, r0, r3
    1660:	4152      	adcs	r2, r2
    1662:	0943      	lsrs	r3, r0, #5
    1664:	428b      	cmp	r3, r1
    1666:	d301      	bcc.n	166c <__udivsi3+0xc0>
    1668:	014b      	lsls	r3, r1, #5
    166a:	1ac0      	subs	r0, r0, r3
    166c:	4152      	adcs	r2, r2
    166e:	0903      	lsrs	r3, r0, #4
    1670:	428b      	cmp	r3, r1
    1672:	d301      	bcc.n	1678 <__udivsi3+0xcc>
    1674:	010b      	lsls	r3, r1, #4
    1676:	1ac0      	subs	r0, r0, r3
    1678:	4152      	adcs	r2, r2
    167a:	08c3      	lsrs	r3, r0, #3
    167c:	428b      	cmp	r3, r1
    167e:	d301      	bcc.n	1684 <__udivsi3+0xd8>
    1680:	00cb      	lsls	r3, r1, #3
    1682:	1ac0      	subs	r0, r0, r3
    1684:	4152      	adcs	r2, r2
    1686:	0883      	lsrs	r3, r0, #2
    1688:	428b      	cmp	r3, r1
    168a:	d301      	bcc.n	1690 <__udivsi3+0xe4>
    168c:	008b      	lsls	r3, r1, #2
    168e:	1ac0      	subs	r0, r0, r3
    1690:	4152      	adcs	r2, r2
    1692:	0843      	lsrs	r3, r0, #1
    1694:	428b      	cmp	r3, r1
    1696:	d301      	bcc.n	169c <__udivsi3+0xf0>
    1698:	004b      	lsls	r3, r1, #1
    169a:	1ac0      	subs	r0, r0, r3
    169c:	4152      	adcs	r2, r2
    169e:	1a41      	subs	r1, r0, r1
    16a0:	d200      	bcs.n	16a4 <__udivsi3+0xf8>
    16a2:	4601      	mov	r1, r0
    16a4:	4152      	adcs	r2, r2
    16a6:	4610      	mov	r0, r2
    16a8:	4770      	bx	lr
    16aa:	e7ff      	b.n	16ac <__udivsi3+0x100>
    16ac:	b501      	push	{r0, lr}
    16ae:	2000      	movs	r0, #0
    16b0:	f000 f806 	bl	16c0 <__aeabi_idiv0>
    16b4:	bd02      	pop	{r1, pc}
    16b6:	46c0      	nop			; (mov r8, r8)

000016b8 <__aeabi_uidivmod>:
    16b8:	2900      	cmp	r1, #0
    16ba:	d0f7      	beq.n	16ac <__udivsi3+0x100>
    16bc:	e776      	b.n	15ac <__udivsi3>
    16be:	4770      	bx	lr

000016c0 <__aeabi_idiv0>:
    16c0:	4770      	bx	lr
    16c2:	46c0      	nop			; (mov r8, r8)

000016c4 <__aeabi_dadd>:
    16c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16c6:	4645      	mov	r5, r8
    16c8:	46de      	mov	lr, fp
    16ca:	4657      	mov	r7, sl
    16cc:	464e      	mov	r6, r9
    16ce:	030c      	lsls	r4, r1, #12
    16d0:	b5e0      	push	{r5, r6, r7, lr}
    16d2:	004e      	lsls	r6, r1, #1
    16d4:	0fc9      	lsrs	r1, r1, #31
    16d6:	4688      	mov	r8, r1
    16d8:	000d      	movs	r5, r1
    16da:	0a61      	lsrs	r1, r4, #9
    16dc:	0f44      	lsrs	r4, r0, #29
    16de:	430c      	orrs	r4, r1
    16e0:	00c7      	lsls	r7, r0, #3
    16e2:	0319      	lsls	r1, r3, #12
    16e4:	0058      	lsls	r0, r3, #1
    16e6:	0fdb      	lsrs	r3, r3, #31
    16e8:	469b      	mov	fp, r3
    16ea:	0a4b      	lsrs	r3, r1, #9
    16ec:	0f51      	lsrs	r1, r2, #29
    16ee:	430b      	orrs	r3, r1
    16f0:	0d76      	lsrs	r6, r6, #21
    16f2:	0d40      	lsrs	r0, r0, #21
    16f4:	0019      	movs	r1, r3
    16f6:	00d2      	lsls	r2, r2, #3
    16f8:	45d8      	cmp	r8, fp
    16fa:	d100      	bne.n	16fe <__aeabi_dadd+0x3a>
    16fc:	e0ae      	b.n	185c <__aeabi_dadd+0x198>
    16fe:	1a35      	subs	r5, r6, r0
    1700:	2d00      	cmp	r5, #0
    1702:	dc00      	bgt.n	1706 <__aeabi_dadd+0x42>
    1704:	e0f6      	b.n	18f4 <__aeabi_dadd+0x230>
    1706:	2800      	cmp	r0, #0
    1708:	d10f      	bne.n	172a <__aeabi_dadd+0x66>
    170a:	4313      	orrs	r3, r2
    170c:	d100      	bne.n	1710 <__aeabi_dadd+0x4c>
    170e:	e0db      	b.n	18c8 <__aeabi_dadd+0x204>
    1710:	1e6b      	subs	r3, r5, #1
    1712:	2b00      	cmp	r3, #0
    1714:	d000      	beq.n	1718 <__aeabi_dadd+0x54>
    1716:	e137      	b.n	1988 <__aeabi_dadd+0x2c4>
    1718:	1aba      	subs	r2, r7, r2
    171a:	4297      	cmp	r7, r2
    171c:	41bf      	sbcs	r7, r7
    171e:	1a64      	subs	r4, r4, r1
    1720:	427f      	negs	r7, r7
    1722:	1be4      	subs	r4, r4, r7
    1724:	2601      	movs	r6, #1
    1726:	0017      	movs	r7, r2
    1728:	e024      	b.n	1774 <__aeabi_dadd+0xb0>
    172a:	4bc6      	ldr	r3, [pc, #792]	; (1a44 <__aeabi_dadd+0x380>)
    172c:	429e      	cmp	r6, r3
    172e:	d04d      	beq.n	17cc <__aeabi_dadd+0x108>
    1730:	2380      	movs	r3, #128	; 0x80
    1732:	041b      	lsls	r3, r3, #16
    1734:	4319      	orrs	r1, r3
    1736:	2d38      	cmp	r5, #56	; 0x38
    1738:	dd00      	ble.n	173c <__aeabi_dadd+0x78>
    173a:	e107      	b.n	194c <__aeabi_dadd+0x288>
    173c:	2d1f      	cmp	r5, #31
    173e:	dd00      	ble.n	1742 <__aeabi_dadd+0x7e>
    1740:	e138      	b.n	19b4 <__aeabi_dadd+0x2f0>
    1742:	2020      	movs	r0, #32
    1744:	1b43      	subs	r3, r0, r5
    1746:	469a      	mov	sl, r3
    1748:	000b      	movs	r3, r1
    174a:	4650      	mov	r0, sl
    174c:	4083      	lsls	r3, r0
    174e:	4699      	mov	r9, r3
    1750:	0013      	movs	r3, r2
    1752:	4648      	mov	r0, r9
    1754:	40eb      	lsrs	r3, r5
    1756:	4318      	orrs	r0, r3
    1758:	0003      	movs	r3, r0
    175a:	4650      	mov	r0, sl
    175c:	4082      	lsls	r2, r0
    175e:	1e50      	subs	r0, r2, #1
    1760:	4182      	sbcs	r2, r0
    1762:	40e9      	lsrs	r1, r5
    1764:	431a      	orrs	r2, r3
    1766:	1aba      	subs	r2, r7, r2
    1768:	1a61      	subs	r1, r4, r1
    176a:	4297      	cmp	r7, r2
    176c:	41a4      	sbcs	r4, r4
    176e:	0017      	movs	r7, r2
    1770:	4264      	negs	r4, r4
    1772:	1b0c      	subs	r4, r1, r4
    1774:	0223      	lsls	r3, r4, #8
    1776:	d562      	bpl.n	183e <__aeabi_dadd+0x17a>
    1778:	0264      	lsls	r4, r4, #9
    177a:	0a65      	lsrs	r5, r4, #9
    177c:	2d00      	cmp	r5, #0
    177e:	d100      	bne.n	1782 <__aeabi_dadd+0xbe>
    1780:	e0df      	b.n	1942 <__aeabi_dadd+0x27e>
    1782:	0028      	movs	r0, r5
    1784:	f001 fbe4 	bl	2f50 <__clzsi2>
    1788:	0003      	movs	r3, r0
    178a:	3b08      	subs	r3, #8
    178c:	2b1f      	cmp	r3, #31
    178e:	dd00      	ble.n	1792 <__aeabi_dadd+0xce>
    1790:	e0d2      	b.n	1938 <__aeabi_dadd+0x274>
    1792:	2220      	movs	r2, #32
    1794:	003c      	movs	r4, r7
    1796:	1ad2      	subs	r2, r2, r3
    1798:	409d      	lsls	r5, r3
    179a:	40d4      	lsrs	r4, r2
    179c:	409f      	lsls	r7, r3
    179e:	4325      	orrs	r5, r4
    17a0:	429e      	cmp	r6, r3
    17a2:	dd00      	ble.n	17a6 <__aeabi_dadd+0xe2>
    17a4:	e0c4      	b.n	1930 <__aeabi_dadd+0x26c>
    17a6:	1b9e      	subs	r6, r3, r6
    17a8:	1c73      	adds	r3, r6, #1
    17aa:	2b1f      	cmp	r3, #31
    17ac:	dd00      	ble.n	17b0 <__aeabi_dadd+0xec>
    17ae:	e0f1      	b.n	1994 <__aeabi_dadd+0x2d0>
    17b0:	2220      	movs	r2, #32
    17b2:	0038      	movs	r0, r7
    17b4:	0029      	movs	r1, r5
    17b6:	1ad2      	subs	r2, r2, r3
    17b8:	40d8      	lsrs	r0, r3
    17ba:	4091      	lsls	r1, r2
    17bc:	4097      	lsls	r7, r2
    17be:	002c      	movs	r4, r5
    17c0:	4301      	orrs	r1, r0
    17c2:	1e78      	subs	r0, r7, #1
    17c4:	4187      	sbcs	r7, r0
    17c6:	40dc      	lsrs	r4, r3
    17c8:	2600      	movs	r6, #0
    17ca:	430f      	orrs	r7, r1
    17cc:	077b      	lsls	r3, r7, #29
    17ce:	d009      	beq.n	17e4 <__aeabi_dadd+0x120>
    17d0:	230f      	movs	r3, #15
    17d2:	403b      	ands	r3, r7
    17d4:	2b04      	cmp	r3, #4
    17d6:	d005      	beq.n	17e4 <__aeabi_dadd+0x120>
    17d8:	1d3b      	adds	r3, r7, #4
    17da:	42bb      	cmp	r3, r7
    17dc:	41bf      	sbcs	r7, r7
    17de:	427f      	negs	r7, r7
    17e0:	19e4      	adds	r4, r4, r7
    17e2:	001f      	movs	r7, r3
    17e4:	0223      	lsls	r3, r4, #8
    17e6:	d52c      	bpl.n	1842 <__aeabi_dadd+0x17e>
    17e8:	4b96      	ldr	r3, [pc, #600]	; (1a44 <__aeabi_dadd+0x380>)
    17ea:	3601      	adds	r6, #1
    17ec:	429e      	cmp	r6, r3
    17ee:	d100      	bne.n	17f2 <__aeabi_dadd+0x12e>
    17f0:	e09a      	b.n	1928 <__aeabi_dadd+0x264>
    17f2:	4645      	mov	r5, r8
    17f4:	4b94      	ldr	r3, [pc, #592]	; (1a48 <__aeabi_dadd+0x384>)
    17f6:	08ff      	lsrs	r7, r7, #3
    17f8:	401c      	ands	r4, r3
    17fa:	0760      	lsls	r0, r4, #29
    17fc:	0576      	lsls	r6, r6, #21
    17fe:	0264      	lsls	r4, r4, #9
    1800:	4307      	orrs	r7, r0
    1802:	0b24      	lsrs	r4, r4, #12
    1804:	0d76      	lsrs	r6, r6, #21
    1806:	2100      	movs	r1, #0
    1808:	0324      	lsls	r4, r4, #12
    180a:	0b23      	lsrs	r3, r4, #12
    180c:	0d0c      	lsrs	r4, r1, #20
    180e:	4a8f      	ldr	r2, [pc, #572]	; (1a4c <__aeabi_dadd+0x388>)
    1810:	0524      	lsls	r4, r4, #20
    1812:	431c      	orrs	r4, r3
    1814:	4014      	ands	r4, r2
    1816:	0533      	lsls	r3, r6, #20
    1818:	4323      	orrs	r3, r4
    181a:	005b      	lsls	r3, r3, #1
    181c:	07ed      	lsls	r5, r5, #31
    181e:	085b      	lsrs	r3, r3, #1
    1820:	432b      	orrs	r3, r5
    1822:	0038      	movs	r0, r7
    1824:	0019      	movs	r1, r3
    1826:	bc3c      	pop	{r2, r3, r4, r5}
    1828:	4690      	mov	r8, r2
    182a:	4699      	mov	r9, r3
    182c:	46a2      	mov	sl, r4
    182e:	46ab      	mov	fp, r5
    1830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1832:	4664      	mov	r4, ip
    1834:	4304      	orrs	r4, r0
    1836:	d100      	bne.n	183a <__aeabi_dadd+0x176>
    1838:	e211      	b.n	1c5e <__aeabi_dadd+0x59a>
    183a:	0004      	movs	r4, r0
    183c:	4667      	mov	r7, ip
    183e:	077b      	lsls	r3, r7, #29
    1840:	d1c6      	bne.n	17d0 <__aeabi_dadd+0x10c>
    1842:	4645      	mov	r5, r8
    1844:	0760      	lsls	r0, r4, #29
    1846:	08ff      	lsrs	r7, r7, #3
    1848:	4307      	orrs	r7, r0
    184a:	08e4      	lsrs	r4, r4, #3
    184c:	4b7d      	ldr	r3, [pc, #500]	; (1a44 <__aeabi_dadd+0x380>)
    184e:	429e      	cmp	r6, r3
    1850:	d030      	beq.n	18b4 <__aeabi_dadd+0x1f0>
    1852:	0324      	lsls	r4, r4, #12
    1854:	0576      	lsls	r6, r6, #21
    1856:	0b24      	lsrs	r4, r4, #12
    1858:	0d76      	lsrs	r6, r6, #21
    185a:	e7d4      	b.n	1806 <__aeabi_dadd+0x142>
    185c:	1a33      	subs	r3, r6, r0
    185e:	469a      	mov	sl, r3
    1860:	2b00      	cmp	r3, #0
    1862:	dd78      	ble.n	1956 <__aeabi_dadd+0x292>
    1864:	2800      	cmp	r0, #0
    1866:	d031      	beq.n	18cc <__aeabi_dadd+0x208>
    1868:	4876      	ldr	r0, [pc, #472]	; (1a44 <__aeabi_dadd+0x380>)
    186a:	4286      	cmp	r6, r0
    186c:	d0ae      	beq.n	17cc <__aeabi_dadd+0x108>
    186e:	2080      	movs	r0, #128	; 0x80
    1870:	0400      	lsls	r0, r0, #16
    1872:	4301      	orrs	r1, r0
    1874:	4653      	mov	r3, sl
    1876:	2b38      	cmp	r3, #56	; 0x38
    1878:	dc00      	bgt.n	187c <__aeabi_dadd+0x1b8>
    187a:	e0e9      	b.n	1a50 <__aeabi_dadd+0x38c>
    187c:	430a      	orrs	r2, r1
    187e:	1e51      	subs	r1, r2, #1
    1880:	418a      	sbcs	r2, r1
    1882:	2100      	movs	r1, #0
    1884:	19d2      	adds	r2, r2, r7
    1886:	42ba      	cmp	r2, r7
    1888:	41bf      	sbcs	r7, r7
    188a:	1909      	adds	r1, r1, r4
    188c:	427c      	negs	r4, r7
    188e:	0017      	movs	r7, r2
    1890:	190c      	adds	r4, r1, r4
    1892:	0223      	lsls	r3, r4, #8
    1894:	d5d3      	bpl.n	183e <__aeabi_dadd+0x17a>
    1896:	4b6b      	ldr	r3, [pc, #428]	; (1a44 <__aeabi_dadd+0x380>)
    1898:	3601      	adds	r6, #1
    189a:	429e      	cmp	r6, r3
    189c:	d100      	bne.n	18a0 <__aeabi_dadd+0x1dc>
    189e:	e13a      	b.n	1b16 <__aeabi_dadd+0x452>
    18a0:	2001      	movs	r0, #1
    18a2:	4b69      	ldr	r3, [pc, #420]	; (1a48 <__aeabi_dadd+0x384>)
    18a4:	401c      	ands	r4, r3
    18a6:	087b      	lsrs	r3, r7, #1
    18a8:	4007      	ands	r7, r0
    18aa:	431f      	orrs	r7, r3
    18ac:	07e0      	lsls	r0, r4, #31
    18ae:	4307      	orrs	r7, r0
    18b0:	0864      	lsrs	r4, r4, #1
    18b2:	e78b      	b.n	17cc <__aeabi_dadd+0x108>
    18b4:	0023      	movs	r3, r4
    18b6:	433b      	orrs	r3, r7
    18b8:	d100      	bne.n	18bc <__aeabi_dadd+0x1f8>
    18ba:	e1cb      	b.n	1c54 <__aeabi_dadd+0x590>
    18bc:	2280      	movs	r2, #128	; 0x80
    18be:	0312      	lsls	r2, r2, #12
    18c0:	4314      	orrs	r4, r2
    18c2:	0324      	lsls	r4, r4, #12
    18c4:	0b24      	lsrs	r4, r4, #12
    18c6:	e79e      	b.n	1806 <__aeabi_dadd+0x142>
    18c8:	002e      	movs	r6, r5
    18ca:	e77f      	b.n	17cc <__aeabi_dadd+0x108>
    18cc:	0008      	movs	r0, r1
    18ce:	4310      	orrs	r0, r2
    18d0:	d100      	bne.n	18d4 <__aeabi_dadd+0x210>
    18d2:	e0b4      	b.n	1a3e <__aeabi_dadd+0x37a>
    18d4:	1e58      	subs	r0, r3, #1
    18d6:	2800      	cmp	r0, #0
    18d8:	d000      	beq.n	18dc <__aeabi_dadd+0x218>
    18da:	e0de      	b.n	1a9a <__aeabi_dadd+0x3d6>
    18dc:	18ba      	adds	r2, r7, r2
    18de:	42ba      	cmp	r2, r7
    18e0:	419b      	sbcs	r3, r3
    18e2:	1864      	adds	r4, r4, r1
    18e4:	425b      	negs	r3, r3
    18e6:	18e4      	adds	r4, r4, r3
    18e8:	0017      	movs	r7, r2
    18ea:	2601      	movs	r6, #1
    18ec:	0223      	lsls	r3, r4, #8
    18ee:	d5a6      	bpl.n	183e <__aeabi_dadd+0x17a>
    18f0:	2602      	movs	r6, #2
    18f2:	e7d5      	b.n	18a0 <__aeabi_dadd+0x1dc>
    18f4:	2d00      	cmp	r5, #0
    18f6:	d16e      	bne.n	19d6 <__aeabi_dadd+0x312>
    18f8:	1c70      	adds	r0, r6, #1
    18fa:	0540      	lsls	r0, r0, #21
    18fc:	0d40      	lsrs	r0, r0, #21
    18fe:	2801      	cmp	r0, #1
    1900:	dc00      	bgt.n	1904 <__aeabi_dadd+0x240>
    1902:	e0f9      	b.n	1af8 <__aeabi_dadd+0x434>
    1904:	1ab8      	subs	r0, r7, r2
    1906:	4684      	mov	ip, r0
    1908:	4287      	cmp	r7, r0
    190a:	4180      	sbcs	r0, r0
    190c:	1ae5      	subs	r5, r4, r3
    190e:	4240      	negs	r0, r0
    1910:	1a2d      	subs	r5, r5, r0
    1912:	0228      	lsls	r0, r5, #8
    1914:	d400      	bmi.n	1918 <__aeabi_dadd+0x254>
    1916:	e089      	b.n	1a2c <__aeabi_dadd+0x368>
    1918:	1bd7      	subs	r7, r2, r7
    191a:	42ba      	cmp	r2, r7
    191c:	4192      	sbcs	r2, r2
    191e:	1b1c      	subs	r4, r3, r4
    1920:	4252      	negs	r2, r2
    1922:	1aa5      	subs	r5, r4, r2
    1924:	46d8      	mov	r8, fp
    1926:	e729      	b.n	177c <__aeabi_dadd+0xb8>
    1928:	4645      	mov	r5, r8
    192a:	2400      	movs	r4, #0
    192c:	2700      	movs	r7, #0
    192e:	e76a      	b.n	1806 <__aeabi_dadd+0x142>
    1930:	4c45      	ldr	r4, [pc, #276]	; (1a48 <__aeabi_dadd+0x384>)
    1932:	1af6      	subs	r6, r6, r3
    1934:	402c      	ands	r4, r5
    1936:	e749      	b.n	17cc <__aeabi_dadd+0x108>
    1938:	003d      	movs	r5, r7
    193a:	3828      	subs	r0, #40	; 0x28
    193c:	4085      	lsls	r5, r0
    193e:	2700      	movs	r7, #0
    1940:	e72e      	b.n	17a0 <__aeabi_dadd+0xdc>
    1942:	0038      	movs	r0, r7
    1944:	f001 fb04 	bl	2f50 <__clzsi2>
    1948:	3020      	adds	r0, #32
    194a:	e71d      	b.n	1788 <__aeabi_dadd+0xc4>
    194c:	430a      	orrs	r2, r1
    194e:	1e51      	subs	r1, r2, #1
    1950:	418a      	sbcs	r2, r1
    1952:	2100      	movs	r1, #0
    1954:	e707      	b.n	1766 <__aeabi_dadd+0xa2>
    1956:	2b00      	cmp	r3, #0
    1958:	d000      	beq.n	195c <__aeabi_dadd+0x298>
    195a:	e0f3      	b.n	1b44 <__aeabi_dadd+0x480>
    195c:	1c70      	adds	r0, r6, #1
    195e:	0543      	lsls	r3, r0, #21
    1960:	0d5b      	lsrs	r3, r3, #21
    1962:	2b01      	cmp	r3, #1
    1964:	dc00      	bgt.n	1968 <__aeabi_dadd+0x2a4>
    1966:	e0ad      	b.n	1ac4 <__aeabi_dadd+0x400>
    1968:	4b36      	ldr	r3, [pc, #216]	; (1a44 <__aeabi_dadd+0x380>)
    196a:	4298      	cmp	r0, r3
    196c:	d100      	bne.n	1970 <__aeabi_dadd+0x2ac>
    196e:	e0d1      	b.n	1b14 <__aeabi_dadd+0x450>
    1970:	18ba      	adds	r2, r7, r2
    1972:	42ba      	cmp	r2, r7
    1974:	41bf      	sbcs	r7, r7
    1976:	1864      	adds	r4, r4, r1
    1978:	427f      	negs	r7, r7
    197a:	19e4      	adds	r4, r4, r7
    197c:	07e7      	lsls	r7, r4, #31
    197e:	0852      	lsrs	r2, r2, #1
    1980:	4317      	orrs	r7, r2
    1982:	0864      	lsrs	r4, r4, #1
    1984:	0006      	movs	r6, r0
    1986:	e721      	b.n	17cc <__aeabi_dadd+0x108>
    1988:	482e      	ldr	r0, [pc, #184]	; (1a44 <__aeabi_dadd+0x380>)
    198a:	4285      	cmp	r5, r0
    198c:	d100      	bne.n	1990 <__aeabi_dadd+0x2cc>
    198e:	e093      	b.n	1ab8 <__aeabi_dadd+0x3f4>
    1990:	001d      	movs	r5, r3
    1992:	e6d0      	b.n	1736 <__aeabi_dadd+0x72>
    1994:	0029      	movs	r1, r5
    1996:	3e1f      	subs	r6, #31
    1998:	40f1      	lsrs	r1, r6
    199a:	2b20      	cmp	r3, #32
    199c:	d100      	bne.n	19a0 <__aeabi_dadd+0x2dc>
    199e:	e08d      	b.n	1abc <__aeabi_dadd+0x3f8>
    19a0:	2240      	movs	r2, #64	; 0x40
    19a2:	1ad3      	subs	r3, r2, r3
    19a4:	409d      	lsls	r5, r3
    19a6:	432f      	orrs	r7, r5
    19a8:	1e7d      	subs	r5, r7, #1
    19aa:	41af      	sbcs	r7, r5
    19ac:	2400      	movs	r4, #0
    19ae:	430f      	orrs	r7, r1
    19b0:	2600      	movs	r6, #0
    19b2:	e744      	b.n	183e <__aeabi_dadd+0x17a>
    19b4:	002b      	movs	r3, r5
    19b6:	0008      	movs	r0, r1
    19b8:	3b20      	subs	r3, #32
    19ba:	40d8      	lsrs	r0, r3
    19bc:	0003      	movs	r3, r0
    19be:	2d20      	cmp	r5, #32
    19c0:	d100      	bne.n	19c4 <__aeabi_dadd+0x300>
    19c2:	e07d      	b.n	1ac0 <__aeabi_dadd+0x3fc>
    19c4:	2040      	movs	r0, #64	; 0x40
    19c6:	1b45      	subs	r5, r0, r5
    19c8:	40a9      	lsls	r1, r5
    19ca:	430a      	orrs	r2, r1
    19cc:	1e51      	subs	r1, r2, #1
    19ce:	418a      	sbcs	r2, r1
    19d0:	2100      	movs	r1, #0
    19d2:	431a      	orrs	r2, r3
    19d4:	e6c7      	b.n	1766 <__aeabi_dadd+0xa2>
    19d6:	2e00      	cmp	r6, #0
    19d8:	d050      	beq.n	1a7c <__aeabi_dadd+0x3b8>
    19da:	4e1a      	ldr	r6, [pc, #104]	; (1a44 <__aeabi_dadd+0x380>)
    19dc:	42b0      	cmp	r0, r6
    19de:	d057      	beq.n	1a90 <__aeabi_dadd+0x3cc>
    19e0:	2680      	movs	r6, #128	; 0x80
    19e2:	426b      	negs	r3, r5
    19e4:	4699      	mov	r9, r3
    19e6:	0436      	lsls	r6, r6, #16
    19e8:	4334      	orrs	r4, r6
    19ea:	464b      	mov	r3, r9
    19ec:	2b38      	cmp	r3, #56	; 0x38
    19ee:	dd00      	ble.n	19f2 <__aeabi_dadd+0x32e>
    19f0:	e0d6      	b.n	1ba0 <__aeabi_dadd+0x4dc>
    19f2:	2b1f      	cmp	r3, #31
    19f4:	dd00      	ble.n	19f8 <__aeabi_dadd+0x334>
    19f6:	e135      	b.n	1c64 <__aeabi_dadd+0x5a0>
    19f8:	2620      	movs	r6, #32
    19fa:	1af5      	subs	r5, r6, r3
    19fc:	0026      	movs	r6, r4
    19fe:	40ae      	lsls	r6, r5
    1a00:	46b2      	mov	sl, r6
    1a02:	003e      	movs	r6, r7
    1a04:	40de      	lsrs	r6, r3
    1a06:	46ac      	mov	ip, r5
    1a08:	0035      	movs	r5, r6
    1a0a:	4656      	mov	r6, sl
    1a0c:	432e      	orrs	r6, r5
    1a0e:	4665      	mov	r5, ip
    1a10:	40af      	lsls	r7, r5
    1a12:	1e7d      	subs	r5, r7, #1
    1a14:	41af      	sbcs	r7, r5
    1a16:	40dc      	lsrs	r4, r3
    1a18:	4337      	orrs	r7, r6
    1a1a:	1bd7      	subs	r7, r2, r7
    1a1c:	42ba      	cmp	r2, r7
    1a1e:	4192      	sbcs	r2, r2
    1a20:	1b0c      	subs	r4, r1, r4
    1a22:	4252      	negs	r2, r2
    1a24:	1aa4      	subs	r4, r4, r2
    1a26:	0006      	movs	r6, r0
    1a28:	46d8      	mov	r8, fp
    1a2a:	e6a3      	b.n	1774 <__aeabi_dadd+0xb0>
    1a2c:	4664      	mov	r4, ip
    1a2e:	4667      	mov	r7, ip
    1a30:	432c      	orrs	r4, r5
    1a32:	d000      	beq.n	1a36 <__aeabi_dadd+0x372>
    1a34:	e6a2      	b.n	177c <__aeabi_dadd+0xb8>
    1a36:	2500      	movs	r5, #0
    1a38:	2600      	movs	r6, #0
    1a3a:	2700      	movs	r7, #0
    1a3c:	e706      	b.n	184c <__aeabi_dadd+0x188>
    1a3e:	001e      	movs	r6, r3
    1a40:	e6c4      	b.n	17cc <__aeabi_dadd+0x108>
    1a42:	46c0      	nop			; (mov r8, r8)
    1a44:	000007ff 	.word	0x000007ff
    1a48:	ff7fffff 	.word	0xff7fffff
    1a4c:	800fffff 	.word	0x800fffff
    1a50:	2b1f      	cmp	r3, #31
    1a52:	dc63      	bgt.n	1b1c <__aeabi_dadd+0x458>
    1a54:	2020      	movs	r0, #32
    1a56:	1ac3      	subs	r3, r0, r3
    1a58:	0008      	movs	r0, r1
    1a5a:	4098      	lsls	r0, r3
    1a5c:	469c      	mov	ip, r3
    1a5e:	4683      	mov	fp, r0
    1a60:	4653      	mov	r3, sl
    1a62:	0010      	movs	r0, r2
    1a64:	40d8      	lsrs	r0, r3
    1a66:	0003      	movs	r3, r0
    1a68:	4658      	mov	r0, fp
    1a6a:	4318      	orrs	r0, r3
    1a6c:	4663      	mov	r3, ip
    1a6e:	409a      	lsls	r2, r3
    1a70:	1e53      	subs	r3, r2, #1
    1a72:	419a      	sbcs	r2, r3
    1a74:	4653      	mov	r3, sl
    1a76:	4302      	orrs	r2, r0
    1a78:	40d9      	lsrs	r1, r3
    1a7a:	e703      	b.n	1884 <__aeabi_dadd+0x1c0>
    1a7c:	0026      	movs	r6, r4
    1a7e:	433e      	orrs	r6, r7
    1a80:	d006      	beq.n	1a90 <__aeabi_dadd+0x3cc>
    1a82:	43eb      	mvns	r3, r5
    1a84:	4699      	mov	r9, r3
    1a86:	2b00      	cmp	r3, #0
    1a88:	d0c7      	beq.n	1a1a <__aeabi_dadd+0x356>
    1a8a:	4e94      	ldr	r6, [pc, #592]	; (1cdc <__aeabi_dadd+0x618>)
    1a8c:	42b0      	cmp	r0, r6
    1a8e:	d1ac      	bne.n	19ea <__aeabi_dadd+0x326>
    1a90:	000c      	movs	r4, r1
    1a92:	0017      	movs	r7, r2
    1a94:	0006      	movs	r6, r0
    1a96:	46d8      	mov	r8, fp
    1a98:	e698      	b.n	17cc <__aeabi_dadd+0x108>
    1a9a:	4b90      	ldr	r3, [pc, #576]	; (1cdc <__aeabi_dadd+0x618>)
    1a9c:	459a      	cmp	sl, r3
    1a9e:	d00b      	beq.n	1ab8 <__aeabi_dadd+0x3f4>
    1aa0:	4682      	mov	sl, r0
    1aa2:	e6e7      	b.n	1874 <__aeabi_dadd+0x1b0>
    1aa4:	2800      	cmp	r0, #0
    1aa6:	d000      	beq.n	1aaa <__aeabi_dadd+0x3e6>
    1aa8:	e09e      	b.n	1be8 <__aeabi_dadd+0x524>
    1aaa:	0018      	movs	r0, r3
    1aac:	4310      	orrs	r0, r2
    1aae:	d100      	bne.n	1ab2 <__aeabi_dadd+0x3ee>
    1ab0:	e0e9      	b.n	1c86 <__aeabi_dadd+0x5c2>
    1ab2:	001c      	movs	r4, r3
    1ab4:	0017      	movs	r7, r2
    1ab6:	46d8      	mov	r8, fp
    1ab8:	4e88      	ldr	r6, [pc, #544]	; (1cdc <__aeabi_dadd+0x618>)
    1aba:	e687      	b.n	17cc <__aeabi_dadd+0x108>
    1abc:	2500      	movs	r5, #0
    1abe:	e772      	b.n	19a6 <__aeabi_dadd+0x2e2>
    1ac0:	2100      	movs	r1, #0
    1ac2:	e782      	b.n	19ca <__aeabi_dadd+0x306>
    1ac4:	0023      	movs	r3, r4
    1ac6:	433b      	orrs	r3, r7
    1ac8:	2e00      	cmp	r6, #0
    1aca:	d000      	beq.n	1ace <__aeabi_dadd+0x40a>
    1acc:	e0ab      	b.n	1c26 <__aeabi_dadd+0x562>
    1ace:	2b00      	cmp	r3, #0
    1ad0:	d100      	bne.n	1ad4 <__aeabi_dadd+0x410>
    1ad2:	e0e7      	b.n	1ca4 <__aeabi_dadd+0x5e0>
    1ad4:	000b      	movs	r3, r1
    1ad6:	4313      	orrs	r3, r2
    1ad8:	d100      	bne.n	1adc <__aeabi_dadd+0x418>
    1ada:	e677      	b.n	17cc <__aeabi_dadd+0x108>
    1adc:	18ba      	adds	r2, r7, r2
    1ade:	42ba      	cmp	r2, r7
    1ae0:	41bf      	sbcs	r7, r7
    1ae2:	1864      	adds	r4, r4, r1
    1ae4:	427f      	negs	r7, r7
    1ae6:	19e4      	adds	r4, r4, r7
    1ae8:	0223      	lsls	r3, r4, #8
    1aea:	d400      	bmi.n	1aee <__aeabi_dadd+0x42a>
    1aec:	e0f2      	b.n	1cd4 <__aeabi_dadd+0x610>
    1aee:	4b7c      	ldr	r3, [pc, #496]	; (1ce0 <__aeabi_dadd+0x61c>)
    1af0:	0017      	movs	r7, r2
    1af2:	401c      	ands	r4, r3
    1af4:	0006      	movs	r6, r0
    1af6:	e669      	b.n	17cc <__aeabi_dadd+0x108>
    1af8:	0020      	movs	r0, r4
    1afa:	4338      	orrs	r0, r7
    1afc:	2e00      	cmp	r6, #0
    1afe:	d1d1      	bne.n	1aa4 <__aeabi_dadd+0x3e0>
    1b00:	2800      	cmp	r0, #0
    1b02:	d15b      	bne.n	1bbc <__aeabi_dadd+0x4f8>
    1b04:	001c      	movs	r4, r3
    1b06:	4314      	orrs	r4, r2
    1b08:	d100      	bne.n	1b0c <__aeabi_dadd+0x448>
    1b0a:	e0a8      	b.n	1c5e <__aeabi_dadd+0x59a>
    1b0c:	001c      	movs	r4, r3
    1b0e:	0017      	movs	r7, r2
    1b10:	46d8      	mov	r8, fp
    1b12:	e65b      	b.n	17cc <__aeabi_dadd+0x108>
    1b14:	0006      	movs	r6, r0
    1b16:	2400      	movs	r4, #0
    1b18:	2700      	movs	r7, #0
    1b1a:	e697      	b.n	184c <__aeabi_dadd+0x188>
    1b1c:	4650      	mov	r0, sl
    1b1e:	000b      	movs	r3, r1
    1b20:	3820      	subs	r0, #32
    1b22:	40c3      	lsrs	r3, r0
    1b24:	4699      	mov	r9, r3
    1b26:	4653      	mov	r3, sl
    1b28:	2b20      	cmp	r3, #32
    1b2a:	d100      	bne.n	1b2e <__aeabi_dadd+0x46a>
    1b2c:	e095      	b.n	1c5a <__aeabi_dadd+0x596>
    1b2e:	2340      	movs	r3, #64	; 0x40
    1b30:	4650      	mov	r0, sl
    1b32:	1a1b      	subs	r3, r3, r0
    1b34:	4099      	lsls	r1, r3
    1b36:	430a      	orrs	r2, r1
    1b38:	1e51      	subs	r1, r2, #1
    1b3a:	418a      	sbcs	r2, r1
    1b3c:	464b      	mov	r3, r9
    1b3e:	2100      	movs	r1, #0
    1b40:	431a      	orrs	r2, r3
    1b42:	e69f      	b.n	1884 <__aeabi_dadd+0x1c0>
    1b44:	2e00      	cmp	r6, #0
    1b46:	d130      	bne.n	1baa <__aeabi_dadd+0x4e6>
    1b48:	0026      	movs	r6, r4
    1b4a:	433e      	orrs	r6, r7
    1b4c:	d067      	beq.n	1c1e <__aeabi_dadd+0x55a>
    1b4e:	43db      	mvns	r3, r3
    1b50:	469a      	mov	sl, r3
    1b52:	2b00      	cmp	r3, #0
    1b54:	d01c      	beq.n	1b90 <__aeabi_dadd+0x4cc>
    1b56:	4e61      	ldr	r6, [pc, #388]	; (1cdc <__aeabi_dadd+0x618>)
    1b58:	42b0      	cmp	r0, r6
    1b5a:	d060      	beq.n	1c1e <__aeabi_dadd+0x55a>
    1b5c:	4653      	mov	r3, sl
    1b5e:	2b38      	cmp	r3, #56	; 0x38
    1b60:	dd00      	ble.n	1b64 <__aeabi_dadd+0x4a0>
    1b62:	e096      	b.n	1c92 <__aeabi_dadd+0x5ce>
    1b64:	2b1f      	cmp	r3, #31
    1b66:	dd00      	ble.n	1b6a <__aeabi_dadd+0x4a6>
    1b68:	e09f      	b.n	1caa <__aeabi_dadd+0x5e6>
    1b6a:	2620      	movs	r6, #32
    1b6c:	1af3      	subs	r3, r6, r3
    1b6e:	0026      	movs	r6, r4
    1b70:	409e      	lsls	r6, r3
    1b72:	469c      	mov	ip, r3
    1b74:	46b3      	mov	fp, r6
    1b76:	4653      	mov	r3, sl
    1b78:	003e      	movs	r6, r7
    1b7a:	40de      	lsrs	r6, r3
    1b7c:	0033      	movs	r3, r6
    1b7e:	465e      	mov	r6, fp
    1b80:	431e      	orrs	r6, r3
    1b82:	4663      	mov	r3, ip
    1b84:	409f      	lsls	r7, r3
    1b86:	1e7b      	subs	r3, r7, #1
    1b88:	419f      	sbcs	r7, r3
    1b8a:	4653      	mov	r3, sl
    1b8c:	40dc      	lsrs	r4, r3
    1b8e:	4337      	orrs	r7, r6
    1b90:	18bf      	adds	r7, r7, r2
    1b92:	4297      	cmp	r7, r2
    1b94:	4192      	sbcs	r2, r2
    1b96:	1864      	adds	r4, r4, r1
    1b98:	4252      	negs	r2, r2
    1b9a:	18a4      	adds	r4, r4, r2
    1b9c:	0006      	movs	r6, r0
    1b9e:	e678      	b.n	1892 <__aeabi_dadd+0x1ce>
    1ba0:	4327      	orrs	r7, r4
    1ba2:	1e7c      	subs	r4, r7, #1
    1ba4:	41a7      	sbcs	r7, r4
    1ba6:	2400      	movs	r4, #0
    1ba8:	e737      	b.n	1a1a <__aeabi_dadd+0x356>
    1baa:	4e4c      	ldr	r6, [pc, #304]	; (1cdc <__aeabi_dadd+0x618>)
    1bac:	42b0      	cmp	r0, r6
    1bae:	d036      	beq.n	1c1e <__aeabi_dadd+0x55a>
    1bb0:	2680      	movs	r6, #128	; 0x80
    1bb2:	425b      	negs	r3, r3
    1bb4:	0436      	lsls	r6, r6, #16
    1bb6:	469a      	mov	sl, r3
    1bb8:	4334      	orrs	r4, r6
    1bba:	e7cf      	b.n	1b5c <__aeabi_dadd+0x498>
    1bbc:	0018      	movs	r0, r3
    1bbe:	4310      	orrs	r0, r2
    1bc0:	d100      	bne.n	1bc4 <__aeabi_dadd+0x500>
    1bc2:	e603      	b.n	17cc <__aeabi_dadd+0x108>
    1bc4:	1ab8      	subs	r0, r7, r2
    1bc6:	4684      	mov	ip, r0
    1bc8:	4567      	cmp	r7, ip
    1bca:	41ad      	sbcs	r5, r5
    1bcc:	1ae0      	subs	r0, r4, r3
    1bce:	426d      	negs	r5, r5
    1bd0:	1b40      	subs	r0, r0, r5
    1bd2:	0205      	lsls	r5, r0, #8
    1bd4:	d400      	bmi.n	1bd8 <__aeabi_dadd+0x514>
    1bd6:	e62c      	b.n	1832 <__aeabi_dadd+0x16e>
    1bd8:	1bd7      	subs	r7, r2, r7
    1bda:	42ba      	cmp	r2, r7
    1bdc:	4192      	sbcs	r2, r2
    1bde:	1b1c      	subs	r4, r3, r4
    1be0:	4252      	negs	r2, r2
    1be2:	1aa4      	subs	r4, r4, r2
    1be4:	46d8      	mov	r8, fp
    1be6:	e5f1      	b.n	17cc <__aeabi_dadd+0x108>
    1be8:	0018      	movs	r0, r3
    1bea:	4310      	orrs	r0, r2
    1bec:	d100      	bne.n	1bf0 <__aeabi_dadd+0x52c>
    1bee:	e763      	b.n	1ab8 <__aeabi_dadd+0x3f4>
    1bf0:	08f8      	lsrs	r0, r7, #3
    1bf2:	0767      	lsls	r7, r4, #29
    1bf4:	4307      	orrs	r7, r0
    1bf6:	2080      	movs	r0, #128	; 0x80
    1bf8:	08e4      	lsrs	r4, r4, #3
    1bfa:	0300      	lsls	r0, r0, #12
    1bfc:	4204      	tst	r4, r0
    1bfe:	d008      	beq.n	1c12 <__aeabi_dadd+0x54e>
    1c00:	08dd      	lsrs	r5, r3, #3
    1c02:	4205      	tst	r5, r0
    1c04:	d105      	bne.n	1c12 <__aeabi_dadd+0x54e>
    1c06:	08d2      	lsrs	r2, r2, #3
    1c08:	0759      	lsls	r1, r3, #29
    1c0a:	4311      	orrs	r1, r2
    1c0c:	000f      	movs	r7, r1
    1c0e:	002c      	movs	r4, r5
    1c10:	46d8      	mov	r8, fp
    1c12:	0f7b      	lsrs	r3, r7, #29
    1c14:	00e4      	lsls	r4, r4, #3
    1c16:	431c      	orrs	r4, r3
    1c18:	00ff      	lsls	r7, r7, #3
    1c1a:	4e30      	ldr	r6, [pc, #192]	; (1cdc <__aeabi_dadd+0x618>)
    1c1c:	e5d6      	b.n	17cc <__aeabi_dadd+0x108>
    1c1e:	000c      	movs	r4, r1
    1c20:	0017      	movs	r7, r2
    1c22:	0006      	movs	r6, r0
    1c24:	e5d2      	b.n	17cc <__aeabi_dadd+0x108>
    1c26:	2b00      	cmp	r3, #0
    1c28:	d038      	beq.n	1c9c <__aeabi_dadd+0x5d8>
    1c2a:	000b      	movs	r3, r1
    1c2c:	4313      	orrs	r3, r2
    1c2e:	d100      	bne.n	1c32 <__aeabi_dadd+0x56e>
    1c30:	e742      	b.n	1ab8 <__aeabi_dadd+0x3f4>
    1c32:	08f8      	lsrs	r0, r7, #3
    1c34:	0767      	lsls	r7, r4, #29
    1c36:	4307      	orrs	r7, r0
    1c38:	2080      	movs	r0, #128	; 0x80
    1c3a:	08e4      	lsrs	r4, r4, #3
    1c3c:	0300      	lsls	r0, r0, #12
    1c3e:	4204      	tst	r4, r0
    1c40:	d0e7      	beq.n	1c12 <__aeabi_dadd+0x54e>
    1c42:	08cb      	lsrs	r3, r1, #3
    1c44:	4203      	tst	r3, r0
    1c46:	d1e4      	bne.n	1c12 <__aeabi_dadd+0x54e>
    1c48:	08d2      	lsrs	r2, r2, #3
    1c4a:	0749      	lsls	r1, r1, #29
    1c4c:	4311      	orrs	r1, r2
    1c4e:	000f      	movs	r7, r1
    1c50:	001c      	movs	r4, r3
    1c52:	e7de      	b.n	1c12 <__aeabi_dadd+0x54e>
    1c54:	2700      	movs	r7, #0
    1c56:	2400      	movs	r4, #0
    1c58:	e5d5      	b.n	1806 <__aeabi_dadd+0x142>
    1c5a:	2100      	movs	r1, #0
    1c5c:	e76b      	b.n	1b36 <__aeabi_dadd+0x472>
    1c5e:	2500      	movs	r5, #0
    1c60:	2700      	movs	r7, #0
    1c62:	e5f3      	b.n	184c <__aeabi_dadd+0x188>
    1c64:	464e      	mov	r6, r9
    1c66:	0025      	movs	r5, r4
    1c68:	3e20      	subs	r6, #32
    1c6a:	40f5      	lsrs	r5, r6
    1c6c:	464b      	mov	r3, r9
    1c6e:	002e      	movs	r6, r5
    1c70:	2b20      	cmp	r3, #32
    1c72:	d02d      	beq.n	1cd0 <__aeabi_dadd+0x60c>
    1c74:	2540      	movs	r5, #64	; 0x40
    1c76:	1aed      	subs	r5, r5, r3
    1c78:	40ac      	lsls	r4, r5
    1c7a:	4327      	orrs	r7, r4
    1c7c:	1e7c      	subs	r4, r7, #1
    1c7e:	41a7      	sbcs	r7, r4
    1c80:	2400      	movs	r4, #0
    1c82:	4337      	orrs	r7, r6
    1c84:	e6c9      	b.n	1a1a <__aeabi_dadd+0x356>
    1c86:	2480      	movs	r4, #128	; 0x80
    1c88:	2500      	movs	r5, #0
    1c8a:	0324      	lsls	r4, r4, #12
    1c8c:	4e13      	ldr	r6, [pc, #76]	; (1cdc <__aeabi_dadd+0x618>)
    1c8e:	2700      	movs	r7, #0
    1c90:	e5dc      	b.n	184c <__aeabi_dadd+0x188>
    1c92:	4327      	orrs	r7, r4
    1c94:	1e7c      	subs	r4, r7, #1
    1c96:	41a7      	sbcs	r7, r4
    1c98:	2400      	movs	r4, #0
    1c9a:	e779      	b.n	1b90 <__aeabi_dadd+0x4cc>
    1c9c:	000c      	movs	r4, r1
    1c9e:	0017      	movs	r7, r2
    1ca0:	4e0e      	ldr	r6, [pc, #56]	; (1cdc <__aeabi_dadd+0x618>)
    1ca2:	e593      	b.n	17cc <__aeabi_dadd+0x108>
    1ca4:	000c      	movs	r4, r1
    1ca6:	0017      	movs	r7, r2
    1ca8:	e590      	b.n	17cc <__aeabi_dadd+0x108>
    1caa:	4656      	mov	r6, sl
    1cac:	0023      	movs	r3, r4
    1cae:	3e20      	subs	r6, #32
    1cb0:	40f3      	lsrs	r3, r6
    1cb2:	4699      	mov	r9, r3
    1cb4:	4653      	mov	r3, sl
    1cb6:	2b20      	cmp	r3, #32
    1cb8:	d00e      	beq.n	1cd8 <__aeabi_dadd+0x614>
    1cba:	2340      	movs	r3, #64	; 0x40
    1cbc:	4656      	mov	r6, sl
    1cbe:	1b9b      	subs	r3, r3, r6
    1cc0:	409c      	lsls	r4, r3
    1cc2:	4327      	orrs	r7, r4
    1cc4:	1e7c      	subs	r4, r7, #1
    1cc6:	41a7      	sbcs	r7, r4
    1cc8:	464b      	mov	r3, r9
    1cca:	2400      	movs	r4, #0
    1ccc:	431f      	orrs	r7, r3
    1cce:	e75f      	b.n	1b90 <__aeabi_dadd+0x4cc>
    1cd0:	2400      	movs	r4, #0
    1cd2:	e7d2      	b.n	1c7a <__aeabi_dadd+0x5b6>
    1cd4:	0017      	movs	r7, r2
    1cd6:	e5b2      	b.n	183e <__aeabi_dadd+0x17a>
    1cd8:	2400      	movs	r4, #0
    1cda:	e7f2      	b.n	1cc2 <__aeabi_dadd+0x5fe>
    1cdc:	000007ff 	.word	0x000007ff
    1ce0:	ff7fffff 	.word	0xff7fffff

00001ce4 <__aeabi_ddiv>:
    1ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ce6:	4657      	mov	r7, sl
    1ce8:	4645      	mov	r5, r8
    1cea:	46de      	mov	lr, fp
    1cec:	464e      	mov	r6, r9
    1cee:	b5e0      	push	{r5, r6, r7, lr}
    1cf0:	004c      	lsls	r4, r1, #1
    1cf2:	030e      	lsls	r6, r1, #12
    1cf4:	b087      	sub	sp, #28
    1cf6:	4683      	mov	fp, r0
    1cf8:	4692      	mov	sl, r2
    1cfa:	001d      	movs	r5, r3
    1cfc:	4680      	mov	r8, r0
    1cfe:	0b36      	lsrs	r6, r6, #12
    1d00:	0d64      	lsrs	r4, r4, #21
    1d02:	0fcf      	lsrs	r7, r1, #31
    1d04:	2c00      	cmp	r4, #0
    1d06:	d04f      	beq.n	1da8 <__aeabi_ddiv+0xc4>
    1d08:	4b6f      	ldr	r3, [pc, #444]	; (1ec8 <__aeabi_ddiv+0x1e4>)
    1d0a:	429c      	cmp	r4, r3
    1d0c:	d035      	beq.n	1d7a <__aeabi_ddiv+0x96>
    1d0e:	2380      	movs	r3, #128	; 0x80
    1d10:	0f42      	lsrs	r2, r0, #29
    1d12:	041b      	lsls	r3, r3, #16
    1d14:	00f6      	lsls	r6, r6, #3
    1d16:	4313      	orrs	r3, r2
    1d18:	4333      	orrs	r3, r6
    1d1a:	4699      	mov	r9, r3
    1d1c:	00c3      	lsls	r3, r0, #3
    1d1e:	4698      	mov	r8, r3
    1d20:	4b6a      	ldr	r3, [pc, #424]	; (1ecc <__aeabi_ddiv+0x1e8>)
    1d22:	2600      	movs	r6, #0
    1d24:	469c      	mov	ip, r3
    1d26:	2300      	movs	r3, #0
    1d28:	4464      	add	r4, ip
    1d2a:	9303      	str	r3, [sp, #12]
    1d2c:	032b      	lsls	r3, r5, #12
    1d2e:	0b1b      	lsrs	r3, r3, #12
    1d30:	469b      	mov	fp, r3
    1d32:	006b      	lsls	r3, r5, #1
    1d34:	0fed      	lsrs	r5, r5, #31
    1d36:	4650      	mov	r0, sl
    1d38:	0d5b      	lsrs	r3, r3, #21
    1d3a:	9501      	str	r5, [sp, #4]
    1d3c:	d05e      	beq.n	1dfc <__aeabi_ddiv+0x118>
    1d3e:	4a62      	ldr	r2, [pc, #392]	; (1ec8 <__aeabi_ddiv+0x1e4>)
    1d40:	4293      	cmp	r3, r2
    1d42:	d053      	beq.n	1dec <__aeabi_ddiv+0x108>
    1d44:	465a      	mov	r2, fp
    1d46:	00d1      	lsls	r1, r2, #3
    1d48:	2280      	movs	r2, #128	; 0x80
    1d4a:	0f40      	lsrs	r0, r0, #29
    1d4c:	0412      	lsls	r2, r2, #16
    1d4e:	4302      	orrs	r2, r0
    1d50:	430a      	orrs	r2, r1
    1d52:	4693      	mov	fp, r2
    1d54:	4652      	mov	r2, sl
    1d56:	00d1      	lsls	r1, r2, #3
    1d58:	4a5c      	ldr	r2, [pc, #368]	; (1ecc <__aeabi_ddiv+0x1e8>)
    1d5a:	4694      	mov	ip, r2
    1d5c:	2200      	movs	r2, #0
    1d5e:	4463      	add	r3, ip
    1d60:	0038      	movs	r0, r7
    1d62:	4068      	eors	r0, r5
    1d64:	4684      	mov	ip, r0
    1d66:	9002      	str	r0, [sp, #8]
    1d68:	1ae4      	subs	r4, r4, r3
    1d6a:	4316      	orrs	r6, r2
    1d6c:	2e0f      	cmp	r6, #15
    1d6e:	d900      	bls.n	1d72 <__aeabi_ddiv+0x8e>
    1d70:	e0b4      	b.n	1edc <__aeabi_ddiv+0x1f8>
    1d72:	4b57      	ldr	r3, [pc, #348]	; (1ed0 <__aeabi_ddiv+0x1ec>)
    1d74:	00b6      	lsls	r6, r6, #2
    1d76:	599b      	ldr	r3, [r3, r6]
    1d78:	469f      	mov	pc, r3
    1d7a:	0003      	movs	r3, r0
    1d7c:	4333      	orrs	r3, r6
    1d7e:	4699      	mov	r9, r3
    1d80:	d16c      	bne.n	1e5c <__aeabi_ddiv+0x178>
    1d82:	2300      	movs	r3, #0
    1d84:	4698      	mov	r8, r3
    1d86:	3302      	adds	r3, #2
    1d88:	2608      	movs	r6, #8
    1d8a:	9303      	str	r3, [sp, #12]
    1d8c:	e7ce      	b.n	1d2c <__aeabi_ddiv+0x48>
    1d8e:	46cb      	mov	fp, r9
    1d90:	4641      	mov	r1, r8
    1d92:	9a03      	ldr	r2, [sp, #12]
    1d94:	9701      	str	r7, [sp, #4]
    1d96:	2a02      	cmp	r2, #2
    1d98:	d165      	bne.n	1e66 <__aeabi_ddiv+0x182>
    1d9a:	9b01      	ldr	r3, [sp, #4]
    1d9c:	4c4a      	ldr	r4, [pc, #296]	; (1ec8 <__aeabi_ddiv+0x1e4>)
    1d9e:	469c      	mov	ip, r3
    1da0:	2300      	movs	r3, #0
    1da2:	2200      	movs	r2, #0
    1da4:	4698      	mov	r8, r3
    1da6:	e06b      	b.n	1e80 <__aeabi_ddiv+0x19c>
    1da8:	0003      	movs	r3, r0
    1daa:	4333      	orrs	r3, r6
    1dac:	4699      	mov	r9, r3
    1dae:	d04e      	beq.n	1e4e <__aeabi_ddiv+0x16a>
    1db0:	2e00      	cmp	r6, #0
    1db2:	d100      	bne.n	1db6 <__aeabi_ddiv+0xd2>
    1db4:	e1bc      	b.n	2130 <STACK_SIZE+0x130>
    1db6:	0030      	movs	r0, r6
    1db8:	f001 f8ca 	bl	2f50 <__clzsi2>
    1dbc:	0003      	movs	r3, r0
    1dbe:	3b0b      	subs	r3, #11
    1dc0:	2b1c      	cmp	r3, #28
    1dc2:	dd00      	ble.n	1dc6 <__aeabi_ddiv+0xe2>
    1dc4:	e1ac      	b.n	2120 <STACK_SIZE+0x120>
    1dc6:	221d      	movs	r2, #29
    1dc8:	1ad3      	subs	r3, r2, r3
    1dca:	465a      	mov	r2, fp
    1dcc:	0001      	movs	r1, r0
    1dce:	40da      	lsrs	r2, r3
    1dd0:	3908      	subs	r1, #8
    1dd2:	408e      	lsls	r6, r1
    1dd4:	0013      	movs	r3, r2
    1dd6:	4333      	orrs	r3, r6
    1dd8:	4699      	mov	r9, r3
    1dda:	465b      	mov	r3, fp
    1ddc:	408b      	lsls	r3, r1
    1dde:	4698      	mov	r8, r3
    1de0:	2300      	movs	r3, #0
    1de2:	4c3c      	ldr	r4, [pc, #240]	; (1ed4 <__aeabi_ddiv+0x1f0>)
    1de4:	2600      	movs	r6, #0
    1de6:	1a24      	subs	r4, r4, r0
    1de8:	9303      	str	r3, [sp, #12]
    1dea:	e79f      	b.n	1d2c <__aeabi_ddiv+0x48>
    1dec:	4651      	mov	r1, sl
    1dee:	465a      	mov	r2, fp
    1df0:	4311      	orrs	r1, r2
    1df2:	d129      	bne.n	1e48 <__aeabi_ddiv+0x164>
    1df4:	2200      	movs	r2, #0
    1df6:	4693      	mov	fp, r2
    1df8:	3202      	adds	r2, #2
    1dfa:	e7b1      	b.n	1d60 <__aeabi_ddiv+0x7c>
    1dfc:	4659      	mov	r1, fp
    1dfe:	4301      	orrs	r1, r0
    1e00:	d01e      	beq.n	1e40 <__aeabi_ddiv+0x15c>
    1e02:	465b      	mov	r3, fp
    1e04:	2b00      	cmp	r3, #0
    1e06:	d100      	bne.n	1e0a <__aeabi_ddiv+0x126>
    1e08:	e19e      	b.n	2148 <STACK_SIZE+0x148>
    1e0a:	4658      	mov	r0, fp
    1e0c:	f001 f8a0 	bl	2f50 <__clzsi2>
    1e10:	0003      	movs	r3, r0
    1e12:	3b0b      	subs	r3, #11
    1e14:	2b1c      	cmp	r3, #28
    1e16:	dd00      	ble.n	1e1a <__aeabi_ddiv+0x136>
    1e18:	e18f      	b.n	213a <STACK_SIZE+0x13a>
    1e1a:	0002      	movs	r2, r0
    1e1c:	4659      	mov	r1, fp
    1e1e:	3a08      	subs	r2, #8
    1e20:	4091      	lsls	r1, r2
    1e22:	468b      	mov	fp, r1
    1e24:	211d      	movs	r1, #29
    1e26:	1acb      	subs	r3, r1, r3
    1e28:	4651      	mov	r1, sl
    1e2a:	40d9      	lsrs	r1, r3
    1e2c:	000b      	movs	r3, r1
    1e2e:	4659      	mov	r1, fp
    1e30:	430b      	orrs	r3, r1
    1e32:	4651      	mov	r1, sl
    1e34:	469b      	mov	fp, r3
    1e36:	4091      	lsls	r1, r2
    1e38:	4b26      	ldr	r3, [pc, #152]	; (1ed4 <__aeabi_ddiv+0x1f0>)
    1e3a:	2200      	movs	r2, #0
    1e3c:	1a1b      	subs	r3, r3, r0
    1e3e:	e78f      	b.n	1d60 <__aeabi_ddiv+0x7c>
    1e40:	2300      	movs	r3, #0
    1e42:	2201      	movs	r2, #1
    1e44:	469b      	mov	fp, r3
    1e46:	e78b      	b.n	1d60 <__aeabi_ddiv+0x7c>
    1e48:	4651      	mov	r1, sl
    1e4a:	2203      	movs	r2, #3
    1e4c:	e788      	b.n	1d60 <__aeabi_ddiv+0x7c>
    1e4e:	2300      	movs	r3, #0
    1e50:	4698      	mov	r8, r3
    1e52:	3301      	adds	r3, #1
    1e54:	2604      	movs	r6, #4
    1e56:	2400      	movs	r4, #0
    1e58:	9303      	str	r3, [sp, #12]
    1e5a:	e767      	b.n	1d2c <__aeabi_ddiv+0x48>
    1e5c:	2303      	movs	r3, #3
    1e5e:	46b1      	mov	r9, r6
    1e60:	9303      	str	r3, [sp, #12]
    1e62:	260c      	movs	r6, #12
    1e64:	e762      	b.n	1d2c <__aeabi_ddiv+0x48>
    1e66:	2a03      	cmp	r2, #3
    1e68:	d100      	bne.n	1e6c <__aeabi_ddiv+0x188>
    1e6a:	e25c      	b.n	2326 <STACK_SIZE+0x326>
    1e6c:	9b01      	ldr	r3, [sp, #4]
    1e6e:	2a01      	cmp	r2, #1
    1e70:	d000      	beq.n	1e74 <__aeabi_ddiv+0x190>
    1e72:	e1e4      	b.n	223e <STACK_SIZE+0x23e>
    1e74:	4013      	ands	r3, r2
    1e76:	469c      	mov	ip, r3
    1e78:	2300      	movs	r3, #0
    1e7a:	2400      	movs	r4, #0
    1e7c:	2200      	movs	r2, #0
    1e7e:	4698      	mov	r8, r3
    1e80:	2100      	movs	r1, #0
    1e82:	0312      	lsls	r2, r2, #12
    1e84:	0b13      	lsrs	r3, r2, #12
    1e86:	0d0a      	lsrs	r2, r1, #20
    1e88:	0512      	lsls	r2, r2, #20
    1e8a:	431a      	orrs	r2, r3
    1e8c:	0523      	lsls	r3, r4, #20
    1e8e:	4c12      	ldr	r4, [pc, #72]	; (1ed8 <__aeabi_ddiv+0x1f4>)
    1e90:	4640      	mov	r0, r8
    1e92:	4022      	ands	r2, r4
    1e94:	4313      	orrs	r3, r2
    1e96:	4662      	mov	r2, ip
    1e98:	005b      	lsls	r3, r3, #1
    1e9a:	07d2      	lsls	r2, r2, #31
    1e9c:	085b      	lsrs	r3, r3, #1
    1e9e:	4313      	orrs	r3, r2
    1ea0:	0019      	movs	r1, r3
    1ea2:	b007      	add	sp, #28
    1ea4:	bc3c      	pop	{r2, r3, r4, r5}
    1ea6:	4690      	mov	r8, r2
    1ea8:	4699      	mov	r9, r3
    1eaa:	46a2      	mov	sl, r4
    1eac:	46ab      	mov	fp, r5
    1eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1eb0:	2300      	movs	r3, #0
    1eb2:	2280      	movs	r2, #128	; 0x80
    1eb4:	469c      	mov	ip, r3
    1eb6:	0312      	lsls	r2, r2, #12
    1eb8:	4698      	mov	r8, r3
    1eba:	4c03      	ldr	r4, [pc, #12]	; (1ec8 <__aeabi_ddiv+0x1e4>)
    1ebc:	e7e0      	b.n	1e80 <__aeabi_ddiv+0x19c>
    1ebe:	2300      	movs	r3, #0
    1ec0:	4c01      	ldr	r4, [pc, #4]	; (1ec8 <__aeabi_ddiv+0x1e4>)
    1ec2:	2200      	movs	r2, #0
    1ec4:	4698      	mov	r8, r3
    1ec6:	e7db      	b.n	1e80 <__aeabi_ddiv+0x19c>
    1ec8:	000007ff 	.word	0x000007ff
    1ecc:	fffffc01 	.word	0xfffffc01
    1ed0:	00003034 	.word	0x00003034
    1ed4:	fffffc0d 	.word	0xfffffc0d
    1ed8:	800fffff 	.word	0x800fffff
    1edc:	45d9      	cmp	r9, fp
    1ede:	d900      	bls.n	1ee2 <__aeabi_ddiv+0x1fe>
    1ee0:	e139      	b.n	2156 <STACK_SIZE+0x156>
    1ee2:	d100      	bne.n	1ee6 <__aeabi_ddiv+0x202>
    1ee4:	e134      	b.n	2150 <STACK_SIZE+0x150>
    1ee6:	2300      	movs	r3, #0
    1ee8:	4646      	mov	r6, r8
    1eea:	464d      	mov	r5, r9
    1eec:	469a      	mov	sl, r3
    1eee:	3c01      	subs	r4, #1
    1ef0:	465b      	mov	r3, fp
    1ef2:	0e0a      	lsrs	r2, r1, #24
    1ef4:	021b      	lsls	r3, r3, #8
    1ef6:	431a      	orrs	r2, r3
    1ef8:	020b      	lsls	r3, r1, #8
    1efa:	0c17      	lsrs	r7, r2, #16
    1efc:	9303      	str	r3, [sp, #12]
    1efe:	0413      	lsls	r3, r2, #16
    1f00:	0c1b      	lsrs	r3, r3, #16
    1f02:	0039      	movs	r1, r7
    1f04:	0028      	movs	r0, r5
    1f06:	4690      	mov	r8, r2
    1f08:	9301      	str	r3, [sp, #4]
    1f0a:	f7ff fb4f 	bl	15ac <__udivsi3>
    1f0e:	0002      	movs	r2, r0
    1f10:	9b01      	ldr	r3, [sp, #4]
    1f12:	4683      	mov	fp, r0
    1f14:	435a      	muls	r2, r3
    1f16:	0028      	movs	r0, r5
    1f18:	0039      	movs	r1, r7
    1f1a:	4691      	mov	r9, r2
    1f1c:	f7ff fbcc 	bl	16b8 <__aeabi_uidivmod>
    1f20:	0c35      	lsrs	r5, r6, #16
    1f22:	0409      	lsls	r1, r1, #16
    1f24:	430d      	orrs	r5, r1
    1f26:	45a9      	cmp	r9, r5
    1f28:	d90d      	bls.n	1f46 <__aeabi_ddiv+0x262>
    1f2a:	465b      	mov	r3, fp
    1f2c:	4445      	add	r5, r8
    1f2e:	3b01      	subs	r3, #1
    1f30:	45a8      	cmp	r8, r5
    1f32:	d900      	bls.n	1f36 <__aeabi_ddiv+0x252>
    1f34:	e13a      	b.n	21ac <STACK_SIZE+0x1ac>
    1f36:	45a9      	cmp	r9, r5
    1f38:	d800      	bhi.n	1f3c <__aeabi_ddiv+0x258>
    1f3a:	e137      	b.n	21ac <STACK_SIZE+0x1ac>
    1f3c:	2302      	movs	r3, #2
    1f3e:	425b      	negs	r3, r3
    1f40:	469c      	mov	ip, r3
    1f42:	4445      	add	r5, r8
    1f44:	44e3      	add	fp, ip
    1f46:	464b      	mov	r3, r9
    1f48:	1aeb      	subs	r3, r5, r3
    1f4a:	0039      	movs	r1, r7
    1f4c:	0018      	movs	r0, r3
    1f4e:	9304      	str	r3, [sp, #16]
    1f50:	f7ff fb2c 	bl	15ac <__udivsi3>
    1f54:	9b01      	ldr	r3, [sp, #4]
    1f56:	0005      	movs	r5, r0
    1f58:	4343      	muls	r3, r0
    1f5a:	0039      	movs	r1, r7
    1f5c:	9804      	ldr	r0, [sp, #16]
    1f5e:	4699      	mov	r9, r3
    1f60:	f7ff fbaa 	bl	16b8 <__aeabi_uidivmod>
    1f64:	0433      	lsls	r3, r6, #16
    1f66:	0409      	lsls	r1, r1, #16
    1f68:	0c1b      	lsrs	r3, r3, #16
    1f6a:	430b      	orrs	r3, r1
    1f6c:	4599      	cmp	r9, r3
    1f6e:	d909      	bls.n	1f84 <__aeabi_ddiv+0x2a0>
    1f70:	4443      	add	r3, r8
    1f72:	1e6a      	subs	r2, r5, #1
    1f74:	4598      	cmp	r8, r3
    1f76:	d900      	bls.n	1f7a <__aeabi_ddiv+0x296>
    1f78:	e11a      	b.n	21b0 <STACK_SIZE+0x1b0>
    1f7a:	4599      	cmp	r9, r3
    1f7c:	d800      	bhi.n	1f80 <__aeabi_ddiv+0x29c>
    1f7e:	e117      	b.n	21b0 <STACK_SIZE+0x1b0>
    1f80:	3d02      	subs	r5, #2
    1f82:	4443      	add	r3, r8
    1f84:	464a      	mov	r2, r9
    1f86:	1a9b      	subs	r3, r3, r2
    1f88:	465a      	mov	r2, fp
    1f8a:	0412      	lsls	r2, r2, #16
    1f8c:	432a      	orrs	r2, r5
    1f8e:	9903      	ldr	r1, [sp, #12]
    1f90:	4693      	mov	fp, r2
    1f92:	0c10      	lsrs	r0, r2, #16
    1f94:	0c0a      	lsrs	r2, r1, #16
    1f96:	4691      	mov	r9, r2
    1f98:	0409      	lsls	r1, r1, #16
    1f9a:	465a      	mov	r2, fp
    1f9c:	0c09      	lsrs	r1, r1, #16
    1f9e:	464e      	mov	r6, r9
    1fa0:	000d      	movs	r5, r1
    1fa2:	0412      	lsls	r2, r2, #16
    1fa4:	0c12      	lsrs	r2, r2, #16
    1fa6:	4345      	muls	r5, r0
    1fa8:	9105      	str	r1, [sp, #20]
    1faa:	4351      	muls	r1, r2
    1fac:	4372      	muls	r2, r6
    1fae:	4370      	muls	r0, r6
    1fb0:	1952      	adds	r2, r2, r5
    1fb2:	0c0e      	lsrs	r6, r1, #16
    1fb4:	18b2      	adds	r2, r6, r2
    1fb6:	4295      	cmp	r5, r2
    1fb8:	d903      	bls.n	1fc2 <__aeabi_ddiv+0x2de>
    1fba:	2580      	movs	r5, #128	; 0x80
    1fbc:	026d      	lsls	r5, r5, #9
    1fbe:	46ac      	mov	ip, r5
    1fc0:	4460      	add	r0, ip
    1fc2:	0c15      	lsrs	r5, r2, #16
    1fc4:	0409      	lsls	r1, r1, #16
    1fc6:	0412      	lsls	r2, r2, #16
    1fc8:	0c09      	lsrs	r1, r1, #16
    1fca:	1828      	adds	r0, r5, r0
    1fcc:	1852      	adds	r2, r2, r1
    1fce:	4283      	cmp	r3, r0
    1fd0:	d200      	bcs.n	1fd4 <__aeabi_ddiv+0x2f0>
    1fd2:	e0ce      	b.n	2172 <STACK_SIZE+0x172>
    1fd4:	d100      	bne.n	1fd8 <__aeabi_ddiv+0x2f4>
    1fd6:	e0c8      	b.n	216a <STACK_SIZE+0x16a>
    1fd8:	1a1d      	subs	r5, r3, r0
    1fda:	4653      	mov	r3, sl
    1fdc:	1a9e      	subs	r6, r3, r2
    1fde:	45b2      	cmp	sl, r6
    1fe0:	4192      	sbcs	r2, r2
    1fe2:	4252      	negs	r2, r2
    1fe4:	1aab      	subs	r3, r5, r2
    1fe6:	469a      	mov	sl, r3
    1fe8:	4598      	cmp	r8, r3
    1fea:	d100      	bne.n	1fee <__aeabi_ddiv+0x30a>
    1fec:	e117      	b.n	221e <STACK_SIZE+0x21e>
    1fee:	0039      	movs	r1, r7
    1ff0:	0018      	movs	r0, r3
    1ff2:	f7ff fadb 	bl	15ac <__udivsi3>
    1ff6:	9b01      	ldr	r3, [sp, #4]
    1ff8:	0005      	movs	r5, r0
    1ffa:	4343      	muls	r3, r0
    1ffc:	0039      	movs	r1, r7
    1ffe:	4650      	mov	r0, sl
    2000:	9304      	str	r3, [sp, #16]
    2002:	f7ff fb59 	bl	16b8 <__aeabi_uidivmod>
    2006:	9804      	ldr	r0, [sp, #16]
    2008:	040b      	lsls	r3, r1, #16
    200a:	0c31      	lsrs	r1, r6, #16
    200c:	4319      	orrs	r1, r3
    200e:	4288      	cmp	r0, r1
    2010:	d909      	bls.n	2026 <STACK_SIZE+0x26>
    2012:	4441      	add	r1, r8
    2014:	1e6b      	subs	r3, r5, #1
    2016:	4588      	cmp	r8, r1
    2018:	d900      	bls.n	201c <STACK_SIZE+0x1c>
    201a:	e107      	b.n	222c <STACK_SIZE+0x22c>
    201c:	4288      	cmp	r0, r1
    201e:	d800      	bhi.n	2022 <STACK_SIZE+0x22>
    2020:	e104      	b.n	222c <STACK_SIZE+0x22c>
    2022:	3d02      	subs	r5, #2
    2024:	4441      	add	r1, r8
    2026:	9b04      	ldr	r3, [sp, #16]
    2028:	1acb      	subs	r3, r1, r3
    202a:	0018      	movs	r0, r3
    202c:	0039      	movs	r1, r7
    202e:	9304      	str	r3, [sp, #16]
    2030:	f7ff fabc 	bl	15ac <__udivsi3>
    2034:	9b01      	ldr	r3, [sp, #4]
    2036:	4682      	mov	sl, r0
    2038:	4343      	muls	r3, r0
    203a:	0039      	movs	r1, r7
    203c:	9804      	ldr	r0, [sp, #16]
    203e:	9301      	str	r3, [sp, #4]
    2040:	f7ff fb3a 	bl	16b8 <__aeabi_uidivmod>
    2044:	9801      	ldr	r0, [sp, #4]
    2046:	040b      	lsls	r3, r1, #16
    2048:	0431      	lsls	r1, r6, #16
    204a:	0c09      	lsrs	r1, r1, #16
    204c:	4319      	orrs	r1, r3
    204e:	4288      	cmp	r0, r1
    2050:	d90d      	bls.n	206e <STACK_SIZE+0x6e>
    2052:	4653      	mov	r3, sl
    2054:	4441      	add	r1, r8
    2056:	3b01      	subs	r3, #1
    2058:	4588      	cmp	r8, r1
    205a:	d900      	bls.n	205e <STACK_SIZE+0x5e>
    205c:	e0e8      	b.n	2230 <STACK_SIZE+0x230>
    205e:	4288      	cmp	r0, r1
    2060:	d800      	bhi.n	2064 <STACK_SIZE+0x64>
    2062:	e0e5      	b.n	2230 <STACK_SIZE+0x230>
    2064:	2302      	movs	r3, #2
    2066:	425b      	negs	r3, r3
    2068:	469c      	mov	ip, r3
    206a:	4441      	add	r1, r8
    206c:	44e2      	add	sl, ip
    206e:	9b01      	ldr	r3, [sp, #4]
    2070:	042d      	lsls	r5, r5, #16
    2072:	1ace      	subs	r6, r1, r3
    2074:	4651      	mov	r1, sl
    2076:	4329      	orrs	r1, r5
    2078:	9d05      	ldr	r5, [sp, #20]
    207a:	464f      	mov	r7, r9
    207c:	002a      	movs	r2, r5
    207e:	040b      	lsls	r3, r1, #16
    2080:	0c08      	lsrs	r0, r1, #16
    2082:	0c1b      	lsrs	r3, r3, #16
    2084:	435a      	muls	r2, r3
    2086:	4345      	muls	r5, r0
    2088:	437b      	muls	r3, r7
    208a:	4378      	muls	r0, r7
    208c:	195b      	adds	r3, r3, r5
    208e:	0c17      	lsrs	r7, r2, #16
    2090:	18fb      	adds	r3, r7, r3
    2092:	429d      	cmp	r5, r3
    2094:	d903      	bls.n	209e <STACK_SIZE+0x9e>
    2096:	2580      	movs	r5, #128	; 0x80
    2098:	026d      	lsls	r5, r5, #9
    209a:	46ac      	mov	ip, r5
    209c:	4460      	add	r0, ip
    209e:	0c1d      	lsrs	r5, r3, #16
    20a0:	0412      	lsls	r2, r2, #16
    20a2:	041b      	lsls	r3, r3, #16
    20a4:	0c12      	lsrs	r2, r2, #16
    20a6:	1828      	adds	r0, r5, r0
    20a8:	189b      	adds	r3, r3, r2
    20aa:	4286      	cmp	r6, r0
    20ac:	d200      	bcs.n	20b0 <STACK_SIZE+0xb0>
    20ae:	e093      	b.n	21d8 <STACK_SIZE+0x1d8>
    20b0:	d100      	bne.n	20b4 <STACK_SIZE+0xb4>
    20b2:	e08e      	b.n	21d2 <STACK_SIZE+0x1d2>
    20b4:	2301      	movs	r3, #1
    20b6:	4319      	orrs	r1, r3
    20b8:	4ba0      	ldr	r3, [pc, #640]	; (233c <STACK_SIZE+0x33c>)
    20ba:	18e3      	adds	r3, r4, r3
    20bc:	2b00      	cmp	r3, #0
    20be:	dc00      	bgt.n	20c2 <STACK_SIZE+0xc2>
    20c0:	e099      	b.n	21f6 <STACK_SIZE+0x1f6>
    20c2:	074a      	lsls	r2, r1, #29
    20c4:	d000      	beq.n	20c8 <STACK_SIZE+0xc8>
    20c6:	e09e      	b.n	2206 <STACK_SIZE+0x206>
    20c8:	465a      	mov	r2, fp
    20ca:	01d2      	lsls	r2, r2, #7
    20cc:	d506      	bpl.n	20dc <STACK_SIZE+0xdc>
    20ce:	465a      	mov	r2, fp
    20d0:	4b9b      	ldr	r3, [pc, #620]	; (2340 <STACK_SIZE+0x340>)
    20d2:	401a      	ands	r2, r3
    20d4:	2380      	movs	r3, #128	; 0x80
    20d6:	4693      	mov	fp, r2
    20d8:	00db      	lsls	r3, r3, #3
    20da:	18e3      	adds	r3, r4, r3
    20dc:	4a99      	ldr	r2, [pc, #612]	; (2344 <STACK_SIZE+0x344>)
    20de:	4293      	cmp	r3, r2
    20e0:	dd68      	ble.n	21b4 <STACK_SIZE+0x1b4>
    20e2:	2301      	movs	r3, #1
    20e4:	9a02      	ldr	r2, [sp, #8]
    20e6:	4c98      	ldr	r4, [pc, #608]	; (2348 <STACK_SIZE+0x348>)
    20e8:	401a      	ands	r2, r3
    20ea:	2300      	movs	r3, #0
    20ec:	4694      	mov	ip, r2
    20ee:	4698      	mov	r8, r3
    20f0:	2200      	movs	r2, #0
    20f2:	e6c5      	b.n	1e80 <__aeabi_ddiv+0x19c>
    20f4:	2280      	movs	r2, #128	; 0x80
    20f6:	464b      	mov	r3, r9
    20f8:	0312      	lsls	r2, r2, #12
    20fa:	4213      	tst	r3, r2
    20fc:	d00a      	beq.n	2114 <STACK_SIZE+0x114>
    20fe:	465b      	mov	r3, fp
    2100:	4213      	tst	r3, r2
    2102:	d106      	bne.n	2112 <STACK_SIZE+0x112>
    2104:	431a      	orrs	r2, r3
    2106:	0312      	lsls	r2, r2, #12
    2108:	0b12      	lsrs	r2, r2, #12
    210a:	46ac      	mov	ip, r5
    210c:	4688      	mov	r8, r1
    210e:	4c8e      	ldr	r4, [pc, #568]	; (2348 <STACK_SIZE+0x348>)
    2110:	e6b6      	b.n	1e80 <__aeabi_ddiv+0x19c>
    2112:	464b      	mov	r3, r9
    2114:	431a      	orrs	r2, r3
    2116:	0312      	lsls	r2, r2, #12
    2118:	0b12      	lsrs	r2, r2, #12
    211a:	46bc      	mov	ip, r7
    211c:	4c8a      	ldr	r4, [pc, #552]	; (2348 <STACK_SIZE+0x348>)
    211e:	e6af      	b.n	1e80 <__aeabi_ddiv+0x19c>
    2120:	0003      	movs	r3, r0
    2122:	465a      	mov	r2, fp
    2124:	3b28      	subs	r3, #40	; 0x28
    2126:	409a      	lsls	r2, r3
    2128:	2300      	movs	r3, #0
    212a:	4691      	mov	r9, r2
    212c:	4698      	mov	r8, r3
    212e:	e657      	b.n	1de0 <__aeabi_ddiv+0xfc>
    2130:	4658      	mov	r0, fp
    2132:	f000 ff0d 	bl	2f50 <__clzsi2>
    2136:	3020      	adds	r0, #32
    2138:	e640      	b.n	1dbc <__aeabi_ddiv+0xd8>
    213a:	0003      	movs	r3, r0
    213c:	4652      	mov	r2, sl
    213e:	3b28      	subs	r3, #40	; 0x28
    2140:	409a      	lsls	r2, r3
    2142:	2100      	movs	r1, #0
    2144:	4693      	mov	fp, r2
    2146:	e677      	b.n	1e38 <__aeabi_ddiv+0x154>
    2148:	f000 ff02 	bl	2f50 <__clzsi2>
    214c:	3020      	adds	r0, #32
    214e:	e65f      	b.n	1e10 <__aeabi_ddiv+0x12c>
    2150:	4588      	cmp	r8, r1
    2152:	d200      	bcs.n	2156 <STACK_SIZE+0x156>
    2154:	e6c7      	b.n	1ee6 <__aeabi_ddiv+0x202>
    2156:	464b      	mov	r3, r9
    2158:	07de      	lsls	r6, r3, #31
    215a:	085d      	lsrs	r5, r3, #1
    215c:	4643      	mov	r3, r8
    215e:	085b      	lsrs	r3, r3, #1
    2160:	431e      	orrs	r6, r3
    2162:	4643      	mov	r3, r8
    2164:	07db      	lsls	r3, r3, #31
    2166:	469a      	mov	sl, r3
    2168:	e6c2      	b.n	1ef0 <__aeabi_ddiv+0x20c>
    216a:	2500      	movs	r5, #0
    216c:	4592      	cmp	sl, r2
    216e:	d300      	bcc.n	2172 <STACK_SIZE+0x172>
    2170:	e733      	b.n	1fda <__aeabi_ddiv+0x2f6>
    2172:	9e03      	ldr	r6, [sp, #12]
    2174:	4659      	mov	r1, fp
    2176:	46b4      	mov	ip, r6
    2178:	44e2      	add	sl, ip
    217a:	45b2      	cmp	sl, r6
    217c:	41ad      	sbcs	r5, r5
    217e:	426d      	negs	r5, r5
    2180:	4445      	add	r5, r8
    2182:	18eb      	adds	r3, r5, r3
    2184:	3901      	subs	r1, #1
    2186:	4598      	cmp	r8, r3
    2188:	d207      	bcs.n	219a <STACK_SIZE+0x19a>
    218a:	4298      	cmp	r0, r3
    218c:	d900      	bls.n	2190 <STACK_SIZE+0x190>
    218e:	e07f      	b.n	2290 <STACK_SIZE+0x290>
    2190:	d100      	bne.n	2194 <STACK_SIZE+0x194>
    2192:	e0bc      	b.n	230e <STACK_SIZE+0x30e>
    2194:	1a1d      	subs	r5, r3, r0
    2196:	468b      	mov	fp, r1
    2198:	e71f      	b.n	1fda <__aeabi_ddiv+0x2f6>
    219a:	4598      	cmp	r8, r3
    219c:	d1fa      	bne.n	2194 <STACK_SIZE+0x194>
    219e:	9d03      	ldr	r5, [sp, #12]
    21a0:	4555      	cmp	r5, sl
    21a2:	d9f2      	bls.n	218a <STACK_SIZE+0x18a>
    21a4:	4643      	mov	r3, r8
    21a6:	468b      	mov	fp, r1
    21a8:	1a1d      	subs	r5, r3, r0
    21aa:	e716      	b.n	1fda <__aeabi_ddiv+0x2f6>
    21ac:	469b      	mov	fp, r3
    21ae:	e6ca      	b.n	1f46 <__aeabi_ddiv+0x262>
    21b0:	0015      	movs	r5, r2
    21b2:	e6e7      	b.n	1f84 <__aeabi_ddiv+0x2a0>
    21b4:	465a      	mov	r2, fp
    21b6:	08c9      	lsrs	r1, r1, #3
    21b8:	0752      	lsls	r2, r2, #29
    21ba:	430a      	orrs	r2, r1
    21bc:	055b      	lsls	r3, r3, #21
    21be:	4690      	mov	r8, r2
    21c0:	0d5c      	lsrs	r4, r3, #21
    21c2:	465a      	mov	r2, fp
    21c4:	2301      	movs	r3, #1
    21c6:	9902      	ldr	r1, [sp, #8]
    21c8:	0252      	lsls	r2, r2, #9
    21ca:	4019      	ands	r1, r3
    21cc:	0b12      	lsrs	r2, r2, #12
    21ce:	468c      	mov	ip, r1
    21d0:	e656      	b.n	1e80 <__aeabi_ddiv+0x19c>
    21d2:	2b00      	cmp	r3, #0
    21d4:	d100      	bne.n	21d8 <STACK_SIZE+0x1d8>
    21d6:	e76f      	b.n	20b8 <STACK_SIZE+0xb8>
    21d8:	4446      	add	r6, r8
    21da:	1e4a      	subs	r2, r1, #1
    21dc:	45b0      	cmp	r8, r6
    21de:	d929      	bls.n	2234 <STACK_SIZE+0x234>
    21e0:	0011      	movs	r1, r2
    21e2:	4286      	cmp	r6, r0
    21e4:	d000      	beq.n	21e8 <STACK_SIZE+0x1e8>
    21e6:	e765      	b.n	20b4 <STACK_SIZE+0xb4>
    21e8:	9a03      	ldr	r2, [sp, #12]
    21ea:	4293      	cmp	r3, r2
    21ec:	d000      	beq.n	21f0 <STACK_SIZE+0x1f0>
    21ee:	e761      	b.n	20b4 <STACK_SIZE+0xb4>
    21f0:	e762      	b.n	20b8 <STACK_SIZE+0xb8>
    21f2:	2101      	movs	r1, #1
    21f4:	4249      	negs	r1, r1
    21f6:	2001      	movs	r0, #1
    21f8:	1ac2      	subs	r2, r0, r3
    21fa:	2a38      	cmp	r2, #56	; 0x38
    21fc:	dd21      	ble.n	2242 <STACK_SIZE+0x242>
    21fe:	9b02      	ldr	r3, [sp, #8]
    2200:	4003      	ands	r3, r0
    2202:	469c      	mov	ip, r3
    2204:	e638      	b.n	1e78 <__aeabi_ddiv+0x194>
    2206:	220f      	movs	r2, #15
    2208:	400a      	ands	r2, r1
    220a:	2a04      	cmp	r2, #4
    220c:	d100      	bne.n	2210 <STACK_SIZE+0x210>
    220e:	e75b      	b.n	20c8 <STACK_SIZE+0xc8>
    2210:	000a      	movs	r2, r1
    2212:	1d11      	adds	r1, r2, #4
    2214:	4291      	cmp	r1, r2
    2216:	4192      	sbcs	r2, r2
    2218:	4252      	negs	r2, r2
    221a:	4493      	add	fp, r2
    221c:	e754      	b.n	20c8 <STACK_SIZE+0xc8>
    221e:	4b47      	ldr	r3, [pc, #284]	; (233c <STACK_SIZE+0x33c>)
    2220:	18e3      	adds	r3, r4, r3
    2222:	2b00      	cmp	r3, #0
    2224:	dde5      	ble.n	21f2 <STACK_SIZE+0x1f2>
    2226:	2201      	movs	r2, #1
    2228:	4252      	negs	r2, r2
    222a:	e7f2      	b.n	2212 <STACK_SIZE+0x212>
    222c:	001d      	movs	r5, r3
    222e:	e6fa      	b.n	2026 <STACK_SIZE+0x26>
    2230:	469a      	mov	sl, r3
    2232:	e71c      	b.n	206e <STACK_SIZE+0x6e>
    2234:	42b0      	cmp	r0, r6
    2236:	d839      	bhi.n	22ac <STACK_SIZE+0x2ac>
    2238:	d06e      	beq.n	2318 <STACK_SIZE+0x318>
    223a:	0011      	movs	r1, r2
    223c:	e73a      	b.n	20b4 <STACK_SIZE+0xb4>
    223e:	9302      	str	r3, [sp, #8]
    2240:	e73a      	b.n	20b8 <STACK_SIZE+0xb8>
    2242:	2a1f      	cmp	r2, #31
    2244:	dc3c      	bgt.n	22c0 <STACK_SIZE+0x2c0>
    2246:	2320      	movs	r3, #32
    2248:	1a9b      	subs	r3, r3, r2
    224a:	000c      	movs	r4, r1
    224c:	4658      	mov	r0, fp
    224e:	4099      	lsls	r1, r3
    2250:	4098      	lsls	r0, r3
    2252:	1e4b      	subs	r3, r1, #1
    2254:	4199      	sbcs	r1, r3
    2256:	465b      	mov	r3, fp
    2258:	40d4      	lsrs	r4, r2
    225a:	40d3      	lsrs	r3, r2
    225c:	4320      	orrs	r0, r4
    225e:	4308      	orrs	r0, r1
    2260:	001a      	movs	r2, r3
    2262:	0743      	lsls	r3, r0, #29
    2264:	d009      	beq.n	227a <STACK_SIZE+0x27a>
    2266:	230f      	movs	r3, #15
    2268:	4003      	ands	r3, r0
    226a:	2b04      	cmp	r3, #4
    226c:	d005      	beq.n	227a <STACK_SIZE+0x27a>
    226e:	0001      	movs	r1, r0
    2270:	1d08      	adds	r0, r1, #4
    2272:	4288      	cmp	r0, r1
    2274:	419b      	sbcs	r3, r3
    2276:	425b      	negs	r3, r3
    2278:	18d2      	adds	r2, r2, r3
    227a:	0213      	lsls	r3, r2, #8
    227c:	d53a      	bpl.n	22f4 <STACK_SIZE+0x2f4>
    227e:	2301      	movs	r3, #1
    2280:	9a02      	ldr	r2, [sp, #8]
    2282:	2401      	movs	r4, #1
    2284:	401a      	ands	r2, r3
    2286:	2300      	movs	r3, #0
    2288:	4694      	mov	ip, r2
    228a:	4698      	mov	r8, r3
    228c:	2200      	movs	r2, #0
    228e:	e5f7      	b.n	1e80 <__aeabi_ddiv+0x19c>
    2290:	2102      	movs	r1, #2
    2292:	4249      	negs	r1, r1
    2294:	468c      	mov	ip, r1
    2296:	9d03      	ldr	r5, [sp, #12]
    2298:	44e3      	add	fp, ip
    229a:	46ac      	mov	ip, r5
    229c:	44e2      	add	sl, ip
    229e:	45aa      	cmp	sl, r5
    22a0:	41ad      	sbcs	r5, r5
    22a2:	426d      	negs	r5, r5
    22a4:	4445      	add	r5, r8
    22a6:	18ed      	adds	r5, r5, r3
    22a8:	1a2d      	subs	r5, r5, r0
    22aa:	e696      	b.n	1fda <__aeabi_ddiv+0x2f6>
    22ac:	1e8a      	subs	r2, r1, #2
    22ae:	9903      	ldr	r1, [sp, #12]
    22b0:	004d      	lsls	r5, r1, #1
    22b2:	428d      	cmp	r5, r1
    22b4:	4189      	sbcs	r1, r1
    22b6:	4249      	negs	r1, r1
    22b8:	4441      	add	r1, r8
    22ba:	1876      	adds	r6, r6, r1
    22bc:	9503      	str	r5, [sp, #12]
    22be:	e78f      	b.n	21e0 <STACK_SIZE+0x1e0>
    22c0:	201f      	movs	r0, #31
    22c2:	4240      	negs	r0, r0
    22c4:	1ac3      	subs	r3, r0, r3
    22c6:	4658      	mov	r0, fp
    22c8:	40d8      	lsrs	r0, r3
    22ca:	0003      	movs	r3, r0
    22cc:	2a20      	cmp	r2, #32
    22ce:	d028      	beq.n	2322 <STACK_SIZE+0x322>
    22d0:	2040      	movs	r0, #64	; 0x40
    22d2:	465d      	mov	r5, fp
    22d4:	1a82      	subs	r2, r0, r2
    22d6:	4095      	lsls	r5, r2
    22d8:	4329      	orrs	r1, r5
    22da:	1e4a      	subs	r2, r1, #1
    22dc:	4191      	sbcs	r1, r2
    22de:	4319      	orrs	r1, r3
    22e0:	2307      	movs	r3, #7
    22e2:	2200      	movs	r2, #0
    22e4:	400b      	ands	r3, r1
    22e6:	d009      	beq.n	22fc <STACK_SIZE+0x2fc>
    22e8:	230f      	movs	r3, #15
    22ea:	2200      	movs	r2, #0
    22ec:	400b      	ands	r3, r1
    22ee:	0008      	movs	r0, r1
    22f0:	2b04      	cmp	r3, #4
    22f2:	d1bd      	bne.n	2270 <STACK_SIZE+0x270>
    22f4:	0001      	movs	r1, r0
    22f6:	0753      	lsls	r3, r2, #29
    22f8:	0252      	lsls	r2, r2, #9
    22fa:	0b12      	lsrs	r2, r2, #12
    22fc:	08c9      	lsrs	r1, r1, #3
    22fe:	4319      	orrs	r1, r3
    2300:	2301      	movs	r3, #1
    2302:	4688      	mov	r8, r1
    2304:	9902      	ldr	r1, [sp, #8]
    2306:	2400      	movs	r4, #0
    2308:	4019      	ands	r1, r3
    230a:	468c      	mov	ip, r1
    230c:	e5b8      	b.n	1e80 <__aeabi_ddiv+0x19c>
    230e:	4552      	cmp	r2, sl
    2310:	d8be      	bhi.n	2290 <STACK_SIZE+0x290>
    2312:	468b      	mov	fp, r1
    2314:	2500      	movs	r5, #0
    2316:	e660      	b.n	1fda <__aeabi_ddiv+0x2f6>
    2318:	9d03      	ldr	r5, [sp, #12]
    231a:	429d      	cmp	r5, r3
    231c:	d3c6      	bcc.n	22ac <STACK_SIZE+0x2ac>
    231e:	0011      	movs	r1, r2
    2320:	e762      	b.n	21e8 <STACK_SIZE+0x1e8>
    2322:	2500      	movs	r5, #0
    2324:	e7d8      	b.n	22d8 <STACK_SIZE+0x2d8>
    2326:	2280      	movs	r2, #128	; 0x80
    2328:	465b      	mov	r3, fp
    232a:	0312      	lsls	r2, r2, #12
    232c:	431a      	orrs	r2, r3
    232e:	9b01      	ldr	r3, [sp, #4]
    2330:	0312      	lsls	r2, r2, #12
    2332:	0b12      	lsrs	r2, r2, #12
    2334:	469c      	mov	ip, r3
    2336:	4688      	mov	r8, r1
    2338:	4c03      	ldr	r4, [pc, #12]	; (2348 <STACK_SIZE+0x348>)
    233a:	e5a1      	b.n	1e80 <__aeabi_ddiv+0x19c>
    233c:	000003ff 	.word	0x000003ff
    2340:	feffffff 	.word	0xfeffffff
    2344:	000007fe 	.word	0x000007fe
    2348:	000007ff 	.word	0x000007ff

0000234c <__aeabi_dmul>:
    234c:	b5f0      	push	{r4, r5, r6, r7, lr}
    234e:	4657      	mov	r7, sl
    2350:	4645      	mov	r5, r8
    2352:	46de      	mov	lr, fp
    2354:	464e      	mov	r6, r9
    2356:	b5e0      	push	{r5, r6, r7, lr}
    2358:	030c      	lsls	r4, r1, #12
    235a:	4698      	mov	r8, r3
    235c:	004e      	lsls	r6, r1, #1
    235e:	0b23      	lsrs	r3, r4, #12
    2360:	b087      	sub	sp, #28
    2362:	0007      	movs	r7, r0
    2364:	4692      	mov	sl, r2
    2366:	469b      	mov	fp, r3
    2368:	0d76      	lsrs	r6, r6, #21
    236a:	0fcd      	lsrs	r5, r1, #31
    236c:	2e00      	cmp	r6, #0
    236e:	d06b      	beq.n	2448 <__aeabi_dmul+0xfc>
    2370:	4b6d      	ldr	r3, [pc, #436]	; (2528 <__aeabi_dmul+0x1dc>)
    2372:	429e      	cmp	r6, r3
    2374:	d035      	beq.n	23e2 <__aeabi_dmul+0x96>
    2376:	2480      	movs	r4, #128	; 0x80
    2378:	465b      	mov	r3, fp
    237a:	0f42      	lsrs	r2, r0, #29
    237c:	0424      	lsls	r4, r4, #16
    237e:	00db      	lsls	r3, r3, #3
    2380:	4314      	orrs	r4, r2
    2382:	431c      	orrs	r4, r3
    2384:	00c3      	lsls	r3, r0, #3
    2386:	4699      	mov	r9, r3
    2388:	4b68      	ldr	r3, [pc, #416]	; (252c <__aeabi_dmul+0x1e0>)
    238a:	46a3      	mov	fp, r4
    238c:	469c      	mov	ip, r3
    238e:	2300      	movs	r3, #0
    2390:	2700      	movs	r7, #0
    2392:	4466      	add	r6, ip
    2394:	9302      	str	r3, [sp, #8]
    2396:	4643      	mov	r3, r8
    2398:	031c      	lsls	r4, r3, #12
    239a:	005a      	lsls	r2, r3, #1
    239c:	0fdb      	lsrs	r3, r3, #31
    239e:	4650      	mov	r0, sl
    23a0:	0b24      	lsrs	r4, r4, #12
    23a2:	0d52      	lsrs	r2, r2, #21
    23a4:	4698      	mov	r8, r3
    23a6:	d100      	bne.n	23aa <__aeabi_dmul+0x5e>
    23a8:	e076      	b.n	2498 <__aeabi_dmul+0x14c>
    23aa:	4b5f      	ldr	r3, [pc, #380]	; (2528 <__aeabi_dmul+0x1dc>)
    23ac:	429a      	cmp	r2, r3
    23ae:	d06d      	beq.n	248c <__aeabi_dmul+0x140>
    23b0:	2380      	movs	r3, #128	; 0x80
    23b2:	0f41      	lsrs	r1, r0, #29
    23b4:	041b      	lsls	r3, r3, #16
    23b6:	430b      	orrs	r3, r1
    23b8:	495c      	ldr	r1, [pc, #368]	; (252c <__aeabi_dmul+0x1e0>)
    23ba:	00e4      	lsls	r4, r4, #3
    23bc:	468c      	mov	ip, r1
    23be:	431c      	orrs	r4, r3
    23c0:	00c3      	lsls	r3, r0, #3
    23c2:	2000      	movs	r0, #0
    23c4:	4462      	add	r2, ip
    23c6:	4641      	mov	r1, r8
    23c8:	18b6      	adds	r6, r6, r2
    23ca:	4069      	eors	r1, r5
    23cc:	1c72      	adds	r2, r6, #1
    23ce:	9101      	str	r1, [sp, #4]
    23d0:	4694      	mov	ip, r2
    23d2:	4307      	orrs	r7, r0
    23d4:	2f0f      	cmp	r7, #15
    23d6:	d900      	bls.n	23da <__aeabi_dmul+0x8e>
    23d8:	e0b0      	b.n	253c <__aeabi_dmul+0x1f0>
    23da:	4a55      	ldr	r2, [pc, #340]	; (2530 <__aeabi_dmul+0x1e4>)
    23dc:	00bf      	lsls	r7, r7, #2
    23de:	59d2      	ldr	r2, [r2, r7]
    23e0:	4697      	mov	pc, r2
    23e2:	465b      	mov	r3, fp
    23e4:	4303      	orrs	r3, r0
    23e6:	4699      	mov	r9, r3
    23e8:	d000      	beq.n	23ec <__aeabi_dmul+0xa0>
    23ea:	e087      	b.n	24fc <__aeabi_dmul+0x1b0>
    23ec:	2300      	movs	r3, #0
    23ee:	469b      	mov	fp, r3
    23f0:	3302      	adds	r3, #2
    23f2:	2708      	movs	r7, #8
    23f4:	9302      	str	r3, [sp, #8]
    23f6:	e7ce      	b.n	2396 <__aeabi_dmul+0x4a>
    23f8:	4642      	mov	r2, r8
    23fa:	9201      	str	r2, [sp, #4]
    23fc:	2802      	cmp	r0, #2
    23fe:	d067      	beq.n	24d0 <__aeabi_dmul+0x184>
    2400:	2803      	cmp	r0, #3
    2402:	d100      	bne.n	2406 <__aeabi_dmul+0xba>
    2404:	e20e      	b.n	2824 <__aeabi_dmul+0x4d8>
    2406:	2801      	cmp	r0, #1
    2408:	d000      	beq.n	240c <__aeabi_dmul+0xc0>
    240a:	e162      	b.n	26d2 <__aeabi_dmul+0x386>
    240c:	2300      	movs	r3, #0
    240e:	2400      	movs	r4, #0
    2410:	2200      	movs	r2, #0
    2412:	4699      	mov	r9, r3
    2414:	9901      	ldr	r1, [sp, #4]
    2416:	4001      	ands	r1, r0
    2418:	b2cd      	uxtb	r5, r1
    241a:	2100      	movs	r1, #0
    241c:	0312      	lsls	r2, r2, #12
    241e:	0d0b      	lsrs	r3, r1, #20
    2420:	0b12      	lsrs	r2, r2, #12
    2422:	051b      	lsls	r3, r3, #20
    2424:	4313      	orrs	r3, r2
    2426:	4a43      	ldr	r2, [pc, #268]	; (2534 <__aeabi_dmul+0x1e8>)
    2428:	0524      	lsls	r4, r4, #20
    242a:	4013      	ands	r3, r2
    242c:	431c      	orrs	r4, r3
    242e:	0064      	lsls	r4, r4, #1
    2430:	07ed      	lsls	r5, r5, #31
    2432:	0864      	lsrs	r4, r4, #1
    2434:	432c      	orrs	r4, r5
    2436:	4648      	mov	r0, r9
    2438:	0021      	movs	r1, r4
    243a:	b007      	add	sp, #28
    243c:	bc3c      	pop	{r2, r3, r4, r5}
    243e:	4690      	mov	r8, r2
    2440:	4699      	mov	r9, r3
    2442:	46a2      	mov	sl, r4
    2444:	46ab      	mov	fp, r5
    2446:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2448:	4303      	orrs	r3, r0
    244a:	4699      	mov	r9, r3
    244c:	d04f      	beq.n	24ee <__aeabi_dmul+0x1a2>
    244e:	465b      	mov	r3, fp
    2450:	2b00      	cmp	r3, #0
    2452:	d100      	bne.n	2456 <__aeabi_dmul+0x10a>
    2454:	e189      	b.n	276a <__aeabi_dmul+0x41e>
    2456:	4658      	mov	r0, fp
    2458:	f000 fd7a 	bl	2f50 <__clzsi2>
    245c:	0003      	movs	r3, r0
    245e:	3b0b      	subs	r3, #11
    2460:	2b1c      	cmp	r3, #28
    2462:	dd00      	ble.n	2466 <__aeabi_dmul+0x11a>
    2464:	e17a      	b.n	275c <__aeabi_dmul+0x410>
    2466:	221d      	movs	r2, #29
    2468:	1ad3      	subs	r3, r2, r3
    246a:	003a      	movs	r2, r7
    246c:	0001      	movs	r1, r0
    246e:	465c      	mov	r4, fp
    2470:	40da      	lsrs	r2, r3
    2472:	3908      	subs	r1, #8
    2474:	408c      	lsls	r4, r1
    2476:	0013      	movs	r3, r2
    2478:	408f      	lsls	r7, r1
    247a:	4323      	orrs	r3, r4
    247c:	469b      	mov	fp, r3
    247e:	46b9      	mov	r9, r7
    2480:	2300      	movs	r3, #0
    2482:	4e2d      	ldr	r6, [pc, #180]	; (2538 <__aeabi_dmul+0x1ec>)
    2484:	2700      	movs	r7, #0
    2486:	1a36      	subs	r6, r6, r0
    2488:	9302      	str	r3, [sp, #8]
    248a:	e784      	b.n	2396 <__aeabi_dmul+0x4a>
    248c:	4653      	mov	r3, sl
    248e:	4323      	orrs	r3, r4
    2490:	d12a      	bne.n	24e8 <__aeabi_dmul+0x19c>
    2492:	2400      	movs	r4, #0
    2494:	2002      	movs	r0, #2
    2496:	e796      	b.n	23c6 <__aeabi_dmul+0x7a>
    2498:	4653      	mov	r3, sl
    249a:	4323      	orrs	r3, r4
    249c:	d020      	beq.n	24e0 <__aeabi_dmul+0x194>
    249e:	2c00      	cmp	r4, #0
    24a0:	d100      	bne.n	24a4 <__aeabi_dmul+0x158>
    24a2:	e157      	b.n	2754 <__aeabi_dmul+0x408>
    24a4:	0020      	movs	r0, r4
    24a6:	f000 fd53 	bl	2f50 <__clzsi2>
    24aa:	0003      	movs	r3, r0
    24ac:	3b0b      	subs	r3, #11
    24ae:	2b1c      	cmp	r3, #28
    24b0:	dd00      	ble.n	24b4 <__aeabi_dmul+0x168>
    24b2:	e149      	b.n	2748 <__aeabi_dmul+0x3fc>
    24b4:	211d      	movs	r1, #29
    24b6:	1acb      	subs	r3, r1, r3
    24b8:	4651      	mov	r1, sl
    24ba:	0002      	movs	r2, r0
    24bc:	40d9      	lsrs	r1, r3
    24be:	4653      	mov	r3, sl
    24c0:	3a08      	subs	r2, #8
    24c2:	4094      	lsls	r4, r2
    24c4:	4093      	lsls	r3, r2
    24c6:	430c      	orrs	r4, r1
    24c8:	4a1b      	ldr	r2, [pc, #108]	; (2538 <__aeabi_dmul+0x1ec>)
    24ca:	1a12      	subs	r2, r2, r0
    24cc:	2000      	movs	r0, #0
    24ce:	e77a      	b.n	23c6 <__aeabi_dmul+0x7a>
    24d0:	2501      	movs	r5, #1
    24d2:	9b01      	ldr	r3, [sp, #4]
    24d4:	4c14      	ldr	r4, [pc, #80]	; (2528 <__aeabi_dmul+0x1dc>)
    24d6:	401d      	ands	r5, r3
    24d8:	2300      	movs	r3, #0
    24da:	2200      	movs	r2, #0
    24dc:	4699      	mov	r9, r3
    24de:	e79c      	b.n	241a <__aeabi_dmul+0xce>
    24e0:	2400      	movs	r4, #0
    24e2:	2200      	movs	r2, #0
    24e4:	2001      	movs	r0, #1
    24e6:	e76e      	b.n	23c6 <__aeabi_dmul+0x7a>
    24e8:	4653      	mov	r3, sl
    24ea:	2003      	movs	r0, #3
    24ec:	e76b      	b.n	23c6 <__aeabi_dmul+0x7a>
    24ee:	2300      	movs	r3, #0
    24f0:	469b      	mov	fp, r3
    24f2:	3301      	adds	r3, #1
    24f4:	2704      	movs	r7, #4
    24f6:	2600      	movs	r6, #0
    24f8:	9302      	str	r3, [sp, #8]
    24fa:	e74c      	b.n	2396 <__aeabi_dmul+0x4a>
    24fc:	2303      	movs	r3, #3
    24fe:	4681      	mov	r9, r0
    2500:	270c      	movs	r7, #12
    2502:	9302      	str	r3, [sp, #8]
    2504:	e747      	b.n	2396 <__aeabi_dmul+0x4a>
    2506:	2280      	movs	r2, #128	; 0x80
    2508:	2300      	movs	r3, #0
    250a:	2500      	movs	r5, #0
    250c:	0312      	lsls	r2, r2, #12
    250e:	4699      	mov	r9, r3
    2510:	4c05      	ldr	r4, [pc, #20]	; (2528 <__aeabi_dmul+0x1dc>)
    2512:	e782      	b.n	241a <__aeabi_dmul+0xce>
    2514:	465c      	mov	r4, fp
    2516:	464b      	mov	r3, r9
    2518:	9802      	ldr	r0, [sp, #8]
    251a:	e76f      	b.n	23fc <__aeabi_dmul+0xb0>
    251c:	465c      	mov	r4, fp
    251e:	464b      	mov	r3, r9
    2520:	9501      	str	r5, [sp, #4]
    2522:	9802      	ldr	r0, [sp, #8]
    2524:	e76a      	b.n	23fc <__aeabi_dmul+0xb0>
    2526:	46c0      	nop			; (mov r8, r8)
    2528:	000007ff 	.word	0x000007ff
    252c:	fffffc01 	.word	0xfffffc01
    2530:	00003074 	.word	0x00003074
    2534:	800fffff 	.word	0x800fffff
    2538:	fffffc0d 	.word	0xfffffc0d
    253c:	464a      	mov	r2, r9
    253e:	4649      	mov	r1, r9
    2540:	0c17      	lsrs	r7, r2, #16
    2542:	0c1a      	lsrs	r2, r3, #16
    2544:	041b      	lsls	r3, r3, #16
    2546:	0c1b      	lsrs	r3, r3, #16
    2548:	0408      	lsls	r0, r1, #16
    254a:	0019      	movs	r1, r3
    254c:	0c00      	lsrs	r0, r0, #16
    254e:	4341      	muls	r1, r0
    2550:	0015      	movs	r5, r2
    2552:	4688      	mov	r8, r1
    2554:	0019      	movs	r1, r3
    2556:	437d      	muls	r5, r7
    2558:	4379      	muls	r1, r7
    255a:	9503      	str	r5, [sp, #12]
    255c:	4689      	mov	r9, r1
    255e:	0029      	movs	r1, r5
    2560:	0015      	movs	r5, r2
    2562:	4345      	muls	r5, r0
    2564:	444d      	add	r5, r9
    2566:	9502      	str	r5, [sp, #8]
    2568:	4645      	mov	r5, r8
    256a:	0c2d      	lsrs	r5, r5, #16
    256c:	46aa      	mov	sl, r5
    256e:	9d02      	ldr	r5, [sp, #8]
    2570:	4455      	add	r5, sl
    2572:	45a9      	cmp	r9, r5
    2574:	d906      	bls.n	2584 <__aeabi_dmul+0x238>
    2576:	468a      	mov	sl, r1
    2578:	2180      	movs	r1, #128	; 0x80
    257a:	0249      	lsls	r1, r1, #9
    257c:	4689      	mov	r9, r1
    257e:	44ca      	add	sl, r9
    2580:	4651      	mov	r1, sl
    2582:	9103      	str	r1, [sp, #12]
    2584:	0c29      	lsrs	r1, r5, #16
    2586:	9104      	str	r1, [sp, #16]
    2588:	4641      	mov	r1, r8
    258a:	0409      	lsls	r1, r1, #16
    258c:	042d      	lsls	r5, r5, #16
    258e:	0c09      	lsrs	r1, r1, #16
    2590:	4688      	mov	r8, r1
    2592:	0029      	movs	r1, r5
    2594:	0c25      	lsrs	r5, r4, #16
    2596:	0424      	lsls	r4, r4, #16
    2598:	4441      	add	r1, r8
    259a:	0c24      	lsrs	r4, r4, #16
    259c:	9105      	str	r1, [sp, #20]
    259e:	0021      	movs	r1, r4
    25a0:	4341      	muls	r1, r0
    25a2:	4688      	mov	r8, r1
    25a4:	0021      	movs	r1, r4
    25a6:	4379      	muls	r1, r7
    25a8:	468a      	mov	sl, r1
    25aa:	4368      	muls	r0, r5
    25ac:	4641      	mov	r1, r8
    25ae:	4450      	add	r0, sl
    25b0:	4681      	mov	r9, r0
    25b2:	0c08      	lsrs	r0, r1, #16
    25b4:	4448      	add	r0, r9
    25b6:	436f      	muls	r7, r5
    25b8:	4582      	cmp	sl, r0
    25ba:	d903      	bls.n	25c4 <__aeabi_dmul+0x278>
    25bc:	2180      	movs	r1, #128	; 0x80
    25be:	0249      	lsls	r1, r1, #9
    25c0:	4689      	mov	r9, r1
    25c2:	444f      	add	r7, r9
    25c4:	0c01      	lsrs	r1, r0, #16
    25c6:	4689      	mov	r9, r1
    25c8:	0039      	movs	r1, r7
    25ca:	4449      	add	r1, r9
    25cc:	9102      	str	r1, [sp, #8]
    25ce:	4641      	mov	r1, r8
    25d0:	040f      	lsls	r7, r1, #16
    25d2:	9904      	ldr	r1, [sp, #16]
    25d4:	0c3f      	lsrs	r7, r7, #16
    25d6:	4688      	mov	r8, r1
    25d8:	0400      	lsls	r0, r0, #16
    25da:	19c0      	adds	r0, r0, r7
    25dc:	4480      	add	r8, r0
    25de:	4641      	mov	r1, r8
    25e0:	9104      	str	r1, [sp, #16]
    25e2:	4659      	mov	r1, fp
    25e4:	0c0f      	lsrs	r7, r1, #16
    25e6:	0409      	lsls	r1, r1, #16
    25e8:	0c09      	lsrs	r1, r1, #16
    25ea:	4688      	mov	r8, r1
    25ec:	4359      	muls	r1, r3
    25ee:	468a      	mov	sl, r1
    25f0:	0039      	movs	r1, r7
    25f2:	4351      	muls	r1, r2
    25f4:	4689      	mov	r9, r1
    25f6:	4641      	mov	r1, r8
    25f8:	434a      	muls	r2, r1
    25fa:	4651      	mov	r1, sl
    25fc:	0c09      	lsrs	r1, r1, #16
    25fe:	468b      	mov	fp, r1
    2600:	437b      	muls	r3, r7
    2602:	18d2      	adds	r2, r2, r3
    2604:	445a      	add	r2, fp
    2606:	4293      	cmp	r3, r2
    2608:	d903      	bls.n	2612 <__aeabi_dmul+0x2c6>
    260a:	2380      	movs	r3, #128	; 0x80
    260c:	025b      	lsls	r3, r3, #9
    260e:	469b      	mov	fp, r3
    2610:	44d9      	add	r9, fp
    2612:	4651      	mov	r1, sl
    2614:	0409      	lsls	r1, r1, #16
    2616:	0c09      	lsrs	r1, r1, #16
    2618:	468a      	mov	sl, r1
    261a:	4641      	mov	r1, r8
    261c:	4361      	muls	r1, r4
    261e:	437c      	muls	r4, r7
    2620:	0c13      	lsrs	r3, r2, #16
    2622:	0412      	lsls	r2, r2, #16
    2624:	444b      	add	r3, r9
    2626:	4452      	add	r2, sl
    2628:	46a1      	mov	r9, r4
    262a:	468a      	mov	sl, r1
    262c:	003c      	movs	r4, r7
    262e:	4641      	mov	r1, r8
    2630:	436c      	muls	r4, r5
    2632:	434d      	muls	r5, r1
    2634:	4651      	mov	r1, sl
    2636:	444d      	add	r5, r9
    2638:	0c0f      	lsrs	r7, r1, #16
    263a:	197d      	adds	r5, r7, r5
    263c:	45a9      	cmp	r9, r5
    263e:	d903      	bls.n	2648 <__aeabi_dmul+0x2fc>
    2640:	2180      	movs	r1, #128	; 0x80
    2642:	0249      	lsls	r1, r1, #9
    2644:	4688      	mov	r8, r1
    2646:	4444      	add	r4, r8
    2648:	9f04      	ldr	r7, [sp, #16]
    264a:	9903      	ldr	r1, [sp, #12]
    264c:	46b8      	mov	r8, r7
    264e:	4441      	add	r1, r8
    2650:	468b      	mov	fp, r1
    2652:	4583      	cmp	fp, r0
    2654:	4180      	sbcs	r0, r0
    2656:	4241      	negs	r1, r0
    2658:	4688      	mov	r8, r1
    265a:	4651      	mov	r1, sl
    265c:	0408      	lsls	r0, r1, #16
    265e:	042f      	lsls	r7, r5, #16
    2660:	0c00      	lsrs	r0, r0, #16
    2662:	183f      	adds	r7, r7, r0
    2664:	4658      	mov	r0, fp
    2666:	9902      	ldr	r1, [sp, #8]
    2668:	1810      	adds	r0, r2, r0
    266a:	4689      	mov	r9, r1
    266c:	4290      	cmp	r0, r2
    266e:	4192      	sbcs	r2, r2
    2670:	444f      	add	r7, r9
    2672:	46ba      	mov	sl, r7
    2674:	4252      	negs	r2, r2
    2676:	4699      	mov	r9, r3
    2678:	4693      	mov	fp, r2
    267a:	44c2      	add	sl, r8
    267c:	44d1      	add	r9, sl
    267e:	44cb      	add	fp, r9
    2680:	428f      	cmp	r7, r1
    2682:	41bf      	sbcs	r7, r7
    2684:	45c2      	cmp	sl, r8
    2686:	4189      	sbcs	r1, r1
    2688:	4599      	cmp	r9, r3
    268a:	419b      	sbcs	r3, r3
    268c:	4593      	cmp	fp, r2
    268e:	4192      	sbcs	r2, r2
    2690:	427f      	negs	r7, r7
    2692:	4249      	negs	r1, r1
    2694:	0c2d      	lsrs	r5, r5, #16
    2696:	4252      	negs	r2, r2
    2698:	430f      	orrs	r7, r1
    269a:	425b      	negs	r3, r3
    269c:	4313      	orrs	r3, r2
    269e:	197f      	adds	r7, r7, r5
    26a0:	18ff      	adds	r7, r7, r3
    26a2:	465b      	mov	r3, fp
    26a4:	193c      	adds	r4, r7, r4
    26a6:	0ddb      	lsrs	r3, r3, #23
    26a8:	9a05      	ldr	r2, [sp, #20]
    26aa:	0264      	lsls	r4, r4, #9
    26ac:	431c      	orrs	r4, r3
    26ae:	0243      	lsls	r3, r0, #9
    26b0:	4313      	orrs	r3, r2
    26b2:	1e5d      	subs	r5, r3, #1
    26b4:	41ab      	sbcs	r3, r5
    26b6:	465a      	mov	r2, fp
    26b8:	0dc0      	lsrs	r0, r0, #23
    26ba:	4303      	orrs	r3, r0
    26bc:	0252      	lsls	r2, r2, #9
    26be:	4313      	orrs	r3, r2
    26c0:	01e2      	lsls	r2, r4, #7
    26c2:	d556      	bpl.n	2772 <__aeabi_dmul+0x426>
    26c4:	2001      	movs	r0, #1
    26c6:	085a      	lsrs	r2, r3, #1
    26c8:	4003      	ands	r3, r0
    26ca:	4313      	orrs	r3, r2
    26cc:	07e2      	lsls	r2, r4, #31
    26ce:	4313      	orrs	r3, r2
    26d0:	0864      	lsrs	r4, r4, #1
    26d2:	485a      	ldr	r0, [pc, #360]	; (283c <__aeabi_dmul+0x4f0>)
    26d4:	4460      	add	r0, ip
    26d6:	2800      	cmp	r0, #0
    26d8:	dd4d      	ble.n	2776 <__aeabi_dmul+0x42a>
    26da:	075a      	lsls	r2, r3, #29
    26dc:	d009      	beq.n	26f2 <__aeabi_dmul+0x3a6>
    26de:	220f      	movs	r2, #15
    26e0:	401a      	ands	r2, r3
    26e2:	2a04      	cmp	r2, #4
    26e4:	d005      	beq.n	26f2 <__aeabi_dmul+0x3a6>
    26e6:	1d1a      	adds	r2, r3, #4
    26e8:	429a      	cmp	r2, r3
    26ea:	419b      	sbcs	r3, r3
    26ec:	425b      	negs	r3, r3
    26ee:	18e4      	adds	r4, r4, r3
    26f0:	0013      	movs	r3, r2
    26f2:	01e2      	lsls	r2, r4, #7
    26f4:	d504      	bpl.n	2700 <__aeabi_dmul+0x3b4>
    26f6:	2080      	movs	r0, #128	; 0x80
    26f8:	4a51      	ldr	r2, [pc, #324]	; (2840 <__aeabi_dmul+0x4f4>)
    26fa:	00c0      	lsls	r0, r0, #3
    26fc:	4014      	ands	r4, r2
    26fe:	4460      	add	r0, ip
    2700:	4a50      	ldr	r2, [pc, #320]	; (2844 <__aeabi_dmul+0x4f8>)
    2702:	4290      	cmp	r0, r2
    2704:	dd00      	ble.n	2708 <__aeabi_dmul+0x3bc>
    2706:	e6e3      	b.n	24d0 <__aeabi_dmul+0x184>
    2708:	2501      	movs	r5, #1
    270a:	08db      	lsrs	r3, r3, #3
    270c:	0762      	lsls	r2, r4, #29
    270e:	431a      	orrs	r2, r3
    2710:	0264      	lsls	r4, r4, #9
    2712:	9b01      	ldr	r3, [sp, #4]
    2714:	4691      	mov	r9, r2
    2716:	0b22      	lsrs	r2, r4, #12
    2718:	0544      	lsls	r4, r0, #21
    271a:	0d64      	lsrs	r4, r4, #21
    271c:	401d      	ands	r5, r3
    271e:	e67c      	b.n	241a <__aeabi_dmul+0xce>
    2720:	2280      	movs	r2, #128	; 0x80
    2722:	4659      	mov	r1, fp
    2724:	0312      	lsls	r2, r2, #12
    2726:	4211      	tst	r1, r2
    2728:	d008      	beq.n	273c <__aeabi_dmul+0x3f0>
    272a:	4214      	tst	r4, r2
    272c:	d106      	bne.n	273c <__aeabi_dmul+0x3f0>
    272e:	4322      	orrs	r2, r4
    2730:	0312      	lsls	r2, r2, #12
    2732:	0b12      	lsrs	r2, r2, #12
    2734:	4645      	mov	r5, r8
    2736:	4699      	mov	r9, r3
    2738:	4c43      	ldr	r4, [pc, #268]	; (2848 <__aeabi_dmul+0x4fc>)
    273a:	e66e      	b.n	241a <__aeabi_dmul+0xce>
    273c:	465b      	mov	r3, fp
    273e:	431a      	orrs	r2, r3
    2740:	0312      	lsls	r2, r2, #12
    2742:	0b12      	lsrs	r2, r2, #12
    2744:	4c40      	ldr	r4, [pc, #256]	; (2848 <__aeabi_dmul+0x4fc>)
    2746:	e668      	b.n	241a <__aeabi_dmul+0xce>
    2748:	0003      	movs	r3, r0
    274a:	4654      	mov	r4, sl
    274c:	3b28      	subs	r3, #40	; 0x28
    274e:	409c      	lsls	r4, r3
    2750:	2300      	movs	r3, #0
    2752:	e6b9      	b.n	24c8 <__aeabi_dmul+0x17c>
    2754:	f000 fbfc 	bl	2f50 <__clzsi2>
    2758:	3020      	adds	r0, #32
    275a:	e6a6      	b.n	24aa <__aeabi_dmul+0x15e>
    275c:	0003      	movs	r3, r0
    275e:	3b28      	subs	r3, #40	; 0x28
    2760:	409f      	lsls	r7, r3
    2762:	2300      	movs	r3, #0
    2764:	46bb      	mov	fp, r7
    2766:	4699      	mov	r9, r3
    2768:	e68a      	b.n	2480 <__aeabi_dmul+0x134>
    276a:	f000 fbf1 	bl	2f50 <__clzsi2>
    276e:	3020      	adds	r0, #32
    2770:	e674      	b.n	245c <__aeabi_dmul+0x110>
    2772:	46b4      	mov	ip, r6
    2774:	e7ad      	b.n	26d2 <__aeabi_dmul+0x386>
    2776:	2501      	movs	r5, #1
    2778:	1a2a      	subs	r2, r5, r0
    277a:	2a38      	cmp	r2, #56	; 0x38
    277c:	dd06      	ble.n	278c <__aeabi_dmul+0x440>
    277e:	9b01      	ldr	r3, [sp, #4]
    2780:	2400      	movs	r4, #0
    2782:	401d      	ands	r5, r3
    2784:	2300      	movs	r3, #0
    2786:	2200      	movs	r2, #0
    2788:	4699      	mov	r9, r3
    278a:	e646      	b.n	241a <__aeabi_dmul+0xce>
    278c:	2a1f      	cmp	r2, #31
    278e:	dc21      	bgt.n	27d4 <__aeabi_dmul+0x488>
    2790:	2520      	movs	r5, #32
    2792:	0020      	movs	r0, r4
    2794:	1aad      	subs	r5, r5, r2
    2796:	001e      	movs	r6, r3
    2798:	40ab      	lsls	r3, r5
    279a:	40a8      	lsls	r0, r5
    279c:	40d6      	lsrs	r6, r2
    279e:	1e5d      	subs	r5, r3, #1
    27a0:	41ab      	sbcs	r3, r5
    27a2:	4330      	orrs	r0, r6
    27a4:	4318      	orrs	r0, r3
    27a6:	40d4      	lsrs	r4, r2
    27a8:	0743      	lsls	r3, r0, #29
    27aa:	d009      	beq.n	27c0 <__aeabi_dmul+0x474>
    27ac:	230f      	movs	r3, #15
    27ae:	4003      	ands	r3, r0
    27b0:	2b04      	cmp	r3, #4
    27b2:	d005      	beq.n	27c0 <__aeabi_dmul+0x474>
    27b4:	0003      	movs	r3, r0
    27b6:	1d18      	adds	r0, r3, #4
    27b8:	4298      	cmp	r0, r3
    27ba:	419b      	sbcs	r3, r3
    27bc:	425b      	negs	r3, r3
    27be:	18e4      	adds	r4, r4, r3
    27c0:	0223      	lsls	r3, r4, #8
    27c2:	d521      	bpl.n	2808 <__aeabi_dmul+0x4bc>
    27c4:	2501      	movs	r5, #1
    27c6:	9b01      	ldr	r3, [sp, #4]
    27c8:	2401      	movs	r4, #1
    27ca:	401d      	ands	r5, r3
    27cc:	2300      	movs	r3, #0
    27ce:	2200      	movs	r2, #0
    27d0:	4699      	mov	r9, r3
    27d2:	e622      	b.n	241a <__aeabi_dmul+0xce>
    27d4:	251f      	movs	r5, #31
    27d6:	0021      	movs	r1, r4
    27d8:	426d      	negs	r5, r5
    27da:	1a28      	subs	r0, r5, r0
    27dc:	40c1      	lsrs	r1, r0
    27de:	0008      	movs	r0, r1
    27e0:	2a20      	cmp	r2, #32
    27e2:	d01d      	beq.n	2820 <__aeabi_dmul+0x4d4>
    27e4:	355f      	adds	r5, #95	; 0x5f
    27e6:	1aaa      	subs	r2, r5, r2
    27e8:	4094      	lsls	r4, r2
    27ea:	4323      	orrs	r3, r4
    27ec:	1e5c      	subs	r4, r3, #1
    27ee:	41a3      	sbcs	r3, r4
    27f0:	2507      	movs	r5, #7
    27f2:	4303      	orrs	r3, r0
    27f4:	401d      	ands	r5, r3
    27f6:	2200      	movs	r2, #0
    27f8:	2d00      	cmp	r5, #0
    27fa:	d009      	beq.n	2810 <__aeabi_dmul+0x4c4>
    27fc:	220f      	movs	r2, #15
    27fe:	2400      	movs	r4, #0
    2800:	401a      	ands	r2, r3
    2802:	0018      	movs	r0, r3
    2804:	2a04      	cmp	r2, #4
    2806:	d1d6      	bne.n	27b6 <__aeabi_dmul+0x46a>
    2808:	0003      	movs	r3, r0
    280a:	0765      	lsls	r5, r4, #29
    280c:	0264      	lsls	r4, r4, #9
    280e:	0b22      	lsrs	r2, r4, #12
    2810:	08db      	lsrs	r3, r3, #3
    2812:	432b      	orrs	r3, r5
    2814:	2501      	movs	r5, #1
    2816:	4699      	mov	r9, r3
    2818:	9b01      	ldr	r3, [sp, #4]
    281a:	2400      	movs	r4, #0
    281c:	401d      	ands	r5, r3
    281e:	e5fc      	b.n	241a <__aeabi_dmul+0xce>
    2820:	2400      	movs	r4, #0
    2822:	e7e2      	b.n	27ea <__aeabi_dmul+0x49e>
    2824:	2280      	movs	r2, #128	; 0x80
    2826:	2501      	movs	r5, #1
    2828:	0312      	lsls	r2, r2, #12
    282a:	4322      	orrs	r2, r4
    282c:	9901      	ldr	r1, [sp, #4]
    282e:	0312      	lsls	r2, r2, #12
    2830:	0b12      	lsrs	r2, r2, #12
    2832:	400d      	ands	r5, r1
    2834:	4699      	mov	r9, r3
    2836:	4c04      	ldr	r4, [pc, #16]	; (2848 <__aeabi_dmul+0x4fc>)
    2838:	e5ef      	b.n	241a <__aeabi_dmul+0xce>
    283a:	46c0      	nop			; (mov r8, r8)
    283c:	000003ff 	.word	0x000003ff
    2840:	feffffff 	.word	0xfeffffff
    2844:	000007fe 	.word	0x000007fe
    2848:	000007ff 	.word	0x000007ff

0000284c <__aeabi_dsub>:
    284c:	b5f0      	push	{r4, r5, r6, r7, lr}
    284e:	4646      	mov	r6, r8
    2850:	46d6      	mov	lr, sl
    2852:	464f      	mov	r7, r9
    2854:	030c      	lsls	r4, r1, #12
    2856:	b5c0      	push	{r6, r7, lr}
    2858:	0fcd      	lsrs	r5, r1, #31
    285a:	004e      	lsls	r6, r1, #1
    285c:	0a61      	lsrs	r1, r4, #9
    285e:	0f44      	lsrs	r4, r0, #29
    2860:	430c      	orrs	r4, r1
    2862:	00c1      	lsls	r1, r0, #3
    2864:	0058      	lsls	r0, r3, #1
    2866:	0d40      	lsrs	r0, r0, #21
    2868:	4684      	mov	ip, r0
    286a:	468a      	mov	sl, r1
    286c:	000f      	movs	r7, r1
    286e:	0319      	lsls	r1, r3, #12
    2870:	0f50      	lsrs	r0, r2, #29
    2872:	0a49      	lsrs	r1, r1, #9
    2874:	4301      	orrs	r1, r0
    2876:	48c6      	ldr	r0, [pc, #792]	; (2b90 <__aeabi_dsub+0x344>)
    2878:	0d76      	lsrs	r6, r6, #21
    287a:	46a8      	mov	r8, r5
    287c:	0fdb      	lsrs	r3, r3, #31
    287e:	00d2      	lsls	r2, r2, #3
    2880:	4584      	cmp	ip, r0
    2882:	d100      	bne.n	2886 <__aeabi_dsub+0x3a>
    2884:	e0d8      	b.n	2a38 <__aeabi_dsub+0x1ec>
    2886:	2001      	movs	r0, #1
    2888:	4043      	eors	r3, r0
    288a:	42ab      	cmp	r3, r5
    288c:	d100      	bne.n	2890 <__aeabi_dsub+0x44>
    288e:	e0a6      	b.n	29de <__aeabi_dsub+0x192>
    2890:	4660      	mov	r0, ip
    2892:	1a35      	subs	r5, r6, r0
    2894:	2d00      	cmp	r5, #0
    2896:	dc00      	bgt.n	289a <__aeabi_dsub+0x4e>
    2898:	e105      	b.n	2aa6 <__aeabi_dsub+0x25a>
    289a:	2800      	cmp	r0, #0
    289c:	d110      	bne.n	28c0 <__aeabi_dsub+0x74>
    289e:	000b      	movs	r3, r1
    28a0:	4313      	orrs	r3, r2
    28a2:	d100      	bne.n	28a6 <__aeabi_dsub+0x5a>
    28a4:	e0d7      	b.n	2a56 <__aeabi_dsub+0x20a>
    28a6:	1e6b      	subs	r3, r5, #1
    28a8:	2b00      	cmp	r3, #0
    28aa:	d000      	beq.n	28ae <__aeabi_dsub+0x62>
    28ac:	e14b      	b.n	2b46 <__aeabi_dsub+0x2fa>
    28ae:	4653      	mov	r3, sl
    28b0:	1a9f      	subs	r7, r3, r2
    28b2:	45ba      	cmp	sl, r7
    28b4:	4180      	sbcs	r0, r0
    28b6:	1a64      	subs	r4, r4, r1
    28b8:	4240      	negs	r0, r0
    28ba:	1a24      	subs	r4, r4, r0
    28bc:	2601      	movs	r6, #1
    28be:	e01e      	b.n	28fe <__aeabi_dsub+0xb2>
    28c0:	4bb3      	ldr	r3, [pc, #716]	; (2b90 <__aeabi_dsub+0x344>)
    28c2:	429e      	cmp	r6, r3
    28c4:	d048      	beq.n	2958 <__aeabi_dsub+0x10c>
    28c6:	2380      	movs	r3, #128	; 0x80
    28c8:	041b      	lsls	r3, r3, #16
    28ca:	4319      	orrs	r1, r3
    28cc:	2d38      	cmp	r5, #56	; 0x38
    28ce:	dd00      	ble.n	28d2 <__aeabi_dsub+0x86>
    28d0:	e119      	b.n	2b06 <__aeabi_dsub+0x2ba>
    28d2:	2d1f      	cmp	r5, #31
    28d4:	dd00      	ble.n	28d8 <__aeabi_dsub+0x8c>
    28d6:	e14c      	b.n	2b72 <__aeabi_dsub+0x326>
    28d8:	2320      	movs	r3, #32
    28da:	000f      	movs	r7, r1
    28dc:	1b5b      	subs	r3, r3, r5
    28de:	0010      	movs	r0, r2
    28e0:	409a      	lsls	r2, r3
    28e2:	409f      	lsls	r7, r3
    28e4:	40e8      	lsrs	r0, r5
    28e6:	1e53      	subs	r3, r2, #1
    28e8:	419a      	sbcs	r2, r3
    28ea:	40e9      	lsrs	r1, r5
    28ec:	4307      	orrs	r7, r0
    28ee:	4317      	orrs	r7, r2
    28f0:	4653      	mov	r3, sl
    28f2:	1bdf      	subs	r7, r3, r7
    28f4:	1a61      	subs	r1, r4, r1
    28f6:	45ba      	cmp	sl, r7
    28f8:	41a4      	sbcs	r4, r4
    28fa:	4264      	negs	r4, r4
    28fc:	1b0c      	subs	r4, r1, r4
    28fe:	0223      	lsls	r3, r4, #8
    2900:	d400      	bmi.n	2904 <__aeabi_dsub+0xb8>
    2902:	e0c5      	b.n	2a90 <__aeabi_dsub+0x244>
    2904:	0264      	lsls	r4, r4, #9
    2906:	0a65      	lsrs	r5, r4, #9
    2908:	2d00      	cmp	r5, #0
    290a:	d100      	bne.n	290e <__aeabi_dsub+0xc2>
    290c:	e0f6      	b.n	2afc <__aeabi_dsub+0x2b0>
    290e:	0028      	movs	r0, r5
    2910:	f000 fb1e 	bl	2f50 <__clzsi2>
    2914:	0003      	movs	r3, r0
    2916:	3b08      	subs	r3, #8
    2918:	2b1f      	cmp	r3, #31
    291a:	dd00      	ble.n	291e <__aeabi_dsub+0xd2>
    291c:	e0e9      	b.n	2af2 <__aeabi_dsub+0x2a6>
    291e:	2220      	movs	r2, #32
    2920:	003c      	movs	r4, r7
    2922:	1ad2      	subs	r2, r2, r3
    2924:	409d      	lsls	r5, r3
    2926:	40d4      	lsrs	r4, r2
    2928:	409f      	lsls	r7, r3
    292a:	4325      	orrs	r5, r4
    292c:	429e      	cmp	r6, r3
    292e:	dd00      	ble.n	2932 <__aeabi_dsub+0xe6>
    2930:	e0db      	b.n	2aea <__aeabi_dsub+0x29e>
    2932:	1b9e      	subs	r6, r3, r6
    2934:	1c73      	adds	r3, r6, #1
    2936:	2b1f      	cmp	r3, #31
    2938:	dd00      	ble.n	293c <__aeabi_dsub+0xf0>
    293a:	e10a      	b.n	2b52 <__aeabi_dsub+0x306>
    293c:	2220      	movs	r2, #32
    293e:	0038      	movs	r0, r7
    2940:	1ad2      	subs	r2, r2, r3
    2942:	0029      	movs	r1, r5
    2944:	4097      	lsls	r7, r2
    2946:	002c      	movs	r4, r5
    2948:	4091      	lsls	r1, r2
    294a:	40d8      	lsrs	r0, r3
    294c:	1e7a      	subs	r2, r7, #1
    294e:	4197      	sbcs	r7, r2
    2950:	40dc      	lsrs	r4, r3
    2952:	2600      	movs	r6, #0
    2954:	4301      	orrs	r1, r0
    2956:	430f      	orrs	r7, r1
    2958:	077b      	lsls	r3, r7, #29
    295a:	d009      	beq.n	2970 <__aeabi_dsub+0x124>
    295c:	230f      	movs	r3, #15
    295e:	403b      	ands	r3, r7
    2960:	2b04      	cmp	r3, #4
    2962:	d005      	beq.n	2970 <__aeabi_dsub+0x124>
    2964:	1d3b      	adds	r3, r7, #4
    2966:	42bb      	cmp	r3, r7
    2968:	41bf      	sbcs	r7, r7
    296a:	427f      	negs	r7, r7
    296c:	19e4      	adds	r4, r4, r7
    296e:	001f      	movs	r7, r3
    2970:	0223      	lsls	r3, r4, #8
    2972:	d525      	bpl.n	29c0 <__aeabi_dsub+0x174>
    2974:	4b86      	ldr	r3, [pc, #536]	; (2b90 <__aeabi_dsub+0x344>)
    2976:	3601      	adds	r6, #1
    2978:	429e      	cmp	r6, r3
    297a:	d100      	bne.n	297e <__aeabi_dsub+0x132>
    297c:	e0af      	b.n	2ade <__aeabi_dsub+0x292>
    297e:	4b85      	ldr	r3, [pc, #532]	; (2b94 <__aeabi_dsub+0x348>)
    2980:	2501      	movs	r5, #1
    2982:	401c      	ands	r4, r3
    2984:	4643      	mov	r3, r8
    2986:	0762      	lsls	r2, r4, #29
    2988:	08ff      	lsrs	r7, r7, #3
    298a:	0264      	lsls	r4, r4, #9
    298c:	0576      	lsls	r6, r6, #21
    298e:	4317      	orrs	r7, r2
    2990:	0b24      	lsrs	r4, r4, #12
    2992:	0d76      	lsrs	r6, r6, #21
    2994:	401d      	ands	r5, r3
    2996:	2100      	movs	r1, #0
    2998:	0324      	lsls	r4, r4, #12
    299a:	0b23      	lsrs	r3, r4, #12
    299c:	0d0c      	lsrs	r4, r1, #20
    299e:	4a7e      	ldr	r2, [pc, #504]	; (2b98 <__aeabi_dsub+0x34c>)
    29a0:	0524      	lsls	r4, r4, #20
    29a2:	431c      	orrs	r4, r3
    29a4:	4014      	ands	r4, r2
    29a6:	0533      	lsls	r3, r6, #20
    29a8:	4323      	orrs	r3, r4
    29aa:	005b      	lsls	r3, r3, #1
    29ac:	07ed      	lsls	r5, r5, #31
    29ae:	085b      	lsrs	r3, r3, #1
    29b0:	432b      	orrs	r3, r5
    29b2:	0038      	movs	r0, r7
    29b4:	0019      	movs	r1, r3
    29b6:	bc1c      	pop	{r2, r3, r4}
    29b8:	4690      	mov	r8, r2
    29ba:	4699      	mov	r9, r3
    29bc:	46a2      	mov	sl, r4
    29be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29c0:	2501      	movs	r5, #1
    29c2:	4643      	mov	r3, r8
    29c4:	0762      	lsls	r2, r4, #29
    29c6:	08ff      	lsrs	r7, r7, #3
    29c8:	4317      	orrs	r7, r2
    29ca:	08e4      	lsrs	r4, r4, #3
    29cc:	401d      	ands	r5, r3
    29ce:	4b70      	ldr	r3, [pc, #448]	; (2b90 <__aeabi_dsub+0x344>)
    29d0:	429e      	cmp	r6, r3
    29d2:	d036      	beq.n	2a42 <__aeabi_dsub+0x1f6>
    29d4:	0324      	lsls	r4, r4, #12
    29d6:	0576      	lsls	r6, r6, #21
    29d8:	0b24      	lsrs	r4, r4, #12
    29da:	0d76      	lsrs	r6, r6, #21
    29dc:	e7db      	b.n	2996 <__aeabi_dsub+0x14a>
    29de:	4663      	mov	r3, ip
    29e0:	1af3      	subs	r3, r6, r3
    29e2:	2b00      	cmp	r3, #0
    29e4:	dc00      	bgt.n	29e8 <__aeabi_dsub+0x19c>
    29e6:	e094      	b.n	2b12 <__aeabi_dsub+0x2c6>
    29e8:	4660      	mov	r0, ip
    29ea:	2800      	cmp	r0, #0
    29ec:	d035      	beq.n	2a5a <__aeabi_dsub+0x20e>
    29ee:	4868      	ldr	r0, [pc, #416]	; (2b90 <__aeabi_dsub+0x344>)
    29f0:	4286      	cmp	r6, r0
    29f2:	d0b1      	beq.n	2958 <__aeabi_dsub+0x10c>
    29f4:	2780      	movs	r7, #128	; 0x80
    29f6:	043f      	lsls	r7, r7, #16
    29f8:	4339      	orrs	r1, r7
    29fa:	2b38      	cmp	r3, #56	; 0x38
    29fc:	dc00      	bgt.n	2a00 <__aeabi_dsub+0x1b4>
    29fe:	e0fd      	b.n	2bfc <__aeabi_dsub+0x3b0>
    2a00:	430a      	orrs	r2, r1
    2a02:	0017      	movs	r7, r2
    2a04:	2100      	movs	r1, #0
    2a06:	1e7a      	subs	r2, r7, #1
    2a08:	4197      	sbcs	r7, r2
    2a0a:	4457      	add	r7, sl
    2a0c:	4557      	cmp	r7, sl
    2a0e:	4180      	sbcs	r0, r0
    2a10:	1909      	adds	r1, r1, r4
    2a12:	4244      	negs	r4, r0
    2a14:	190c      	adds	r4, r1, r4
    2a16:	0223      	lsls	r3, r4, #8
    2a18:	d53a      	bpl.n	2a90 <__aeabi_dsub+0x244>
    2a1a:	4b5d      	ldr	r3, [pc, #372]	; (2b90 <__aeabi_dsub+0x344>)
    2a1c:	3601      	adds	r6, #1
    2a1e:	429e      	cmp	r6, r3
    2a20:	d100      	bne.n	2a24 <__aeabi_dsub+0x1d8>
    2a22:	e14b      	b.n	2cbc <__aeabi_dsub+0x470>
    2a24:	2201      	movs	r2, #1
    2a26:	4b5b      	ldr	r3, [pc, #364]	; (2b94 <__aeabi_dsub+0x348>)
    2a28:	401c      	ands	r4, r3
    2a2a:	087b      	lsrs	r3, r7, #1
    2a2c:	4017      	ands	r7, r2
    2a2e:	431f      	orrs	r7, r3
    2a30:	07e2      	lsls	r2, r4, #31
    2a32:	4317      	orrs	r7, r2
    2a34:	0864      	lsrs	r4, r4, #1
    2a36:	e78f      	b.n	2958 <__aeabi_dsub+0x10c>
    2a38:	0008      	movs	r0, r1
    2a3a:	4310      	orrs	r0, r2
    2a3c:	d000      	beq.n	2a40 <__aeabi_dsub+0x1f4>
    2a3e:	e724      	b.n	288a <__aeabi_dsub+0x3e>
    2a40:	e721      	b.n	2886 <__aeabi_dsub+0x3a>
    2a42:	0023      	movs	r3, r4
    2a44:	433b      	orrs	r3, r7
    2a46:	d100      	bne.n	2a4a <__aeabi_dsub+0x1fe>
    2a48:	e1b9      	b.n	2dbe <__aeabi_dsub+0x572>
    2a4a:	2280      	movs	r2, #128	; 0x80
    2a4c:	0312      	lsls	r2, r2, #12
    2a4e:	4314      	orrs	r4, r2
    2a50:	0324      	lsls	r4, r4, #12
    2a52:	0b24      	lsrs	r4, r4, #12
    2a54:	e79f      	b.n	2996 <__aeabi_dsub+0x14a>
    2a56:	002e      	movs	r6, r5
    2a58:	e77e      	b.n	2958 <__aeabi_dsub+0x10c>
    2a5a:	0008      	movs	r0, r1
    2a5c:	4310      	orrs	r0, r2
    2a5e:	d100      	bne.n	2a62 <__aeabi_dsub+0x216>
    2a60:	e0ca      	b.n	2bf8 <__aeabi_dsub+0x3ac>
    2a62:	1e58      	subs	r0, r3, #1
    2a64:	4684      	mov	ip, r0
    2a66:	2800      	cmp	r0, #0
    2a68:	d000      	beq.n	2a6c <__aeabi_dsub+0x220>
    2a6a:	e0e7      	b.n	2c3c <__aeabi_dsub+0x3f0>
    2a6c:	4452      	add	r2, sl
    2a6e:	4552      	cmp	r2, sl
    2a70:	4180      	sbcs	r0, r0
    2a72:	1864      	adds	r4, r4, r1
    2a74:	4240      	negs	r0, r0
    2a76:	1824      	adds	r4, r4, r0
    2a78:	0017      	movs	r7, r2
    2a7a:	2601      	movs	r6, #1
    2a7c:	0223      	lsls	r3, r4, #8
    2a7e:	d507      	bpl.n	2a90 <__aeabi_dsub+0x244>
    2a80:	2602      	movs	r6, #2
    2a82:	e7cf      	b.n	2a24 <__aeabi_dsub+0x1d8>
    2a84:	4664      	mov	r4, ip
    2a86:	432c      	orrs	r4, r5
    2a88:	d100      	bne.n	2a8c <__aeabi_dsub+0x240>
    2a8a:	e1b3      	b.n	2df4 <__aeabi_dsub+0x5a8>
    2a8c:	002c      	movs	r4, r5
    2a8e:	4667      	mov	r7, ip
    2a90:	077b      	lsls	r3, r7, #29
    2a92:	d000      	beq.n	2a96 <__aeabi_dsub+0x24a>
    2a94:	e762      	b.n	295c <__aeabi_dsub+0x110>
    2a96:	0763      	lsls	r3, r4, #29
    2a98:	08ff      	lsrs	r7, r7, #3
    2a9a:	431f      	orrs	r7, r3
    2a9c:	2501      	movs	r5, #1
    2a9e:	4643      	mov	r3, r8
    2aa0:	08e4      	lsrs	r4, r4, #3
    2aa2:	401d      	ands	r5, r3
    2aa4:	e793      	b.n	29ce <__aeabi_dsub+0x182>
    2aa6:	2d00      	cmp	r5, #0
    2aa8:	d178      	bne.n	2b9c <__aeabi_dsub+0x350>
    2aaa:	1c75      	adds	r5, r6, #1
    2aac:	056d      	lsls	r5, r5, #21
    2aae:	0d6d      	lsrs	r5, r5, #21
    2ab0:	2d01      	cmp	r5, #1
    2ab2:	dc00      	bgt.n	2ab6 <__aeabi_dsub+0x26a>
    2ab4:	e0f2      	b.n	2c9c <__aeabi_dsub+0x450>
    2ab6:	4650      	mov	r0, sl
    2ab8:	1a80      	subs	r0, r0, r2
    2aba:	4582      	cmp	sl, r0
    2abc:	41bf      	sbcs	r7, r7
    2abe:	1a65      	subs	r5, r4, r1
    2ac0:	427f      	negs	r7, r7
    2ac2:	1bed      	subs	r5, r5, r7
    2ac4:	4684      	mov	ip, r0
    2ac6:	0228      	lsls	r0, r5, #8
    2ac8:	d400      	bmi.n	2acc <__aeabi_dsub+0x280>
    2aca:	e08c      	b.n	2be6 <__aeabi_dsub+0x39a>
    2acc:	4650      	mov	r0, sl
    2ace:	1a17      	subs	r7, r2, r0
    2ad0:	42ba      	cmp	r2, r7
    2ad2:	4192      	sbcs	r2, r2
    2ad4:	1b0c      	subs	r4, r1, r4
    2ad6:	4255      	negs	r5, r2
    2ad8:	1b65      	subs	r5, r4, r5
    2ada:	4698      	mov	r8, r3
    2adc:	e714      	b.n	2908 <__aeabi_dsub+0xbc>
    2ade:	2501      	movs	r5, #1
    2ae0:	4643      	mov	r3, r8
    2ae2:	2400      	movs	r4, #0
    2ae4:	401d      	ands	r5, r3
    2ae6:	2700      	movs	r7, #0
    2ae8:	e755      	b.n	2996 <__aeabi_dsub+0x14a>
    2aea:	4c2a      	ldr	r4, [pc, #168]	; (2b94 <__aeabi_dsub+0x348>)
    2aec:	1af6      	subs	r6, r6, r3
    2aee:	402c      	ands	r4, r5
    2af0:	e732      	b.n	2958 <__aeabi_dsub+0x10c>
    2af2:	003d      	movs	r5, r7
    2af4:	3828      	subs	r0, #40	; 0x28
    2af6:	4085      	lsls	r5, r0
    2af8:	2700      	movs	r7, #0
    2afa:	e717      	b.n	292c <__aeabi_dsub+0xe0>
    2afc:	0038      	movs	r0, r7
    2afe:	f000 fa27 	bl	2f50 <__clzsi2>
    2b02:	3020      	adds	r0, #32
    2b04:	e706      	b.n	2914 <__aeabi_dsub+0xc8>
    2b06:	430a      	orrs	r2, r1
    2b08:	0017      	movs	r7, r2
    2b0a:	2100      	movs	r1, #0
    2b0c:	1e7a      	subs	r2, r7, #1
    2b0e:	4197      	sbcs	r7, r2
    2b10:	e6ee      	b.n	28f0 <__aeabi_dsub+0xa4>
    2b12:	2b00      	cmp	r3, #0
    2b14:	d000      	beq.n	2b18 <__aeabi_dsub+0x2cc>
    2b16:	e0e5      	b.n	2ce4 <__aeabi_dsub+0x498>
    2b18:	1c73      	adds	r3, r6, #1
    2b1a:	469c      	mov	ip, r3
    2b1c:	055b      	lsls	r3, r3, #21
    2b1e:	0d5b      	lsrs	r3, r3, #21
    2b20:	2b01      	cmp	r3, #1
    2b22:	dc00      	bgt.n	2b26 <__aeabi_dsub+0x2da>
    2b24:	e09f      	b.n	2c66 <__aeabi_dsub+0x41a>
    2b26:	4b1a      	ldr	r3, [pc, #104]	; (2b90 <__aeabi_dsub+0x344>)
    2b28:	459c      	cmp	ip, r3
    2b2a:	d100      	bne.n	2b2e <__aeabi_dsub+0x2e2>
    2b2c:	e0c5      	b.n	2cba <__aeabi_dsub+0x46e>
    2b2e:	4452      	add	r2, sl
    2b30:	4552      	cmp	r2, sl
    2b32:	4180      	sbcs	r0, r0
    2b34:	1864      	adds	r4, r4, r1
    2b36:	4240      	negs	r0, r0
    2b38:	1824      	adds	r4, r4, r0
    2b3a:	07e7      	lsls	r7, r4, #31
    2b3c:	0852      	lsrs	r2, r2, #1
    2b3e:	4317      	orrs	r7, r2
    2b40:	0864      	lsrs	r4, r4, #1
    2b42:	4666      	mov	r6, ip
    2b44:	e708      	b.n	2958 <__aeabi_dsub+0x10c>
    2b46:	4812      	ldr	r0, [pc, #72]	; (2b90 <__aeabi_dsub+0x344>)
    2b48:	4285      	cmp	r5, r0
    2b4a:	d100      	bne.n	2b4e <__aeabi_dsub+0x302>
    2b4c:	e085      	b.n	2c5a <__aeabi_dsub+0x40e>
    2b4e:	001d      	movs	r5, r3
    2b50:	e6bc      	b.n	28cc <__aeabi_dsub+0x80>
    2b52:	0029      	movs	r1, r5
    2b54:	3e1f      	subs	r6, #31
    2b56:	40f1      	lsrs	r1, r6
    2b58:	2b20      	cmp	r3, #32
    2b5a:	d100      	bne.n	2b5e <__aeabi_dsub+0x312>
    2b5c:	e07f      	b.n	2c5e <__aeabi_dsub+0x412>
    2b5e:	2240      	movs	r2, #64	; 0x40
    2b60:	1ad3      	subs	r3, r2, r3
    2b62:	409d      	lsls	r5, r3
    2b64:	432f      	orrs	r7, r5
    2b66:	1e7d      	subs	r5, r7, #1
    2b68:	41af      	sbcs	r7, r5
    2b6a:	2400      	movs	r4, #0
    2b6c:	430f      	orrs	r7, r1
    2b6e:	2600      	movs	r6, #0
    2b70:	e78e      	b.n	2a90 <__aeabi_dsub+0x244>
    2b72:	002b      	movs	r3, r5
    2b74:	000f      	movs	r7, r1
    2b76:	3b20      	subs	r3, #32
    2b78:	40df      	lsrs	r7, r3
    2b7a:	2d20      	cmp	r5, #32
    2b7c:	d071      	beq.n	2c62 <__aeabi_dsub+0x416>
    2b7e:	2340      	movs	r3, #64	; 0x40
    2b80:	1b5d      	subs	r5, r3, r5
    2b82:	40a9      	lsls	r1, r5
    2b84:	430a      	orrs	r2, r1
    2b86:	1e51      	subs	r1, r2, #1
    2b88:	418a      	sbcs	r2, r1
    2b8a:	2100      	movs	r1, #0
    2b8c:	4317      	orrs	r7, r2
    2b8e:	e6af      	b.n	28f0 <__aeabi_dsub+0xa4>
    2b90:	000007ff 	.word	0x000007ff
    2b94:	ff7fffff 	.word	0xff7fffff
    2b98:	800fffff 	.word	0x800fffff
    2b9c:	2e00      	cmp	r6, #0
    2b9e:	d03e      	beq.n	2c1e <__aeabi_dsub+0x3d2>
    2ba0:	4eb3      	ldr	r6, [pc, #716]	; (2e70 <__aeabi_dsub+0x624>)
    2ba2:	45b4      	cmp	ip, r6
    2ba4:	d045      	beq.n	2c32 <__aeabi_dsub+0x3e6>
    2ba6:	2680      	movs	r6, #128	; 0x80
    2ba8:	0436      	lsls	r6, r6, #16
    2baa:	426d      	negs	r5, r5
    2bac:	4334      	orrs	r4, r6
    2bae:	2d38      	cmp	r5, #56	; 0x38
    2bb0:	dd00      	ble.n	2bb4 <__aeabi_dsub+0x368>
    2bb2:	e0a8      	b.n	2d06 <__aeabi_dsub+0x4ba>
    2bb4:	2d1f      	cmp	r5, #31
    2bb6:	dd00      	ble.n	2bba <__aeabi_dsub+0x36e>
    2bb8:	e11f      	b.n	2dfa <__aeabi_dsub+0x5ae>
    2bba:	2620      	movs	r6, #32
    2bbc:	0027      	movs	r7, r4
    2bbe:	4650      	mov	r0, sl
    2bc0:	1b76      	subs	r6, r6, r5
    2bc2:	40b7      	lsls	r7, r6
    2bc4:	40e8      	lsrs	r0, r5
    2bc6:	4307      	orrs	r7, r0
    2bc8:	4650      	mov	r0, sl
    2bca:	40b0      	lsls	r0, r6
    2bcc:	1e46      	subs	r6, r0, #1
    2bce:	41b0      	sbcs	r0, r6
    2bd0:	40ec      	lsrs	r4, r5
    2bd2:	4338      	orrs	r0, r7
    2bd4:	1a17      	subs	r7, r2, r0
    2bd6:	42ba      	cmp	r2, r7
    2bd8:	4192      	sbcs	r2, r2
    2bda:	1b0c      	subs	r4, r1, r4
    2bdc:	4252      	negs	r2, r2
    2bde:	1aa4      	subs	r4, r4, r2
    2be0:	4666      	mov	r6, ip
    2be2:	4698      	mov	r8, r3
    2be4:	e68b      	b.n	28fe <__aeabi_dsub+0xb2>
    2be6:	4664      	mov	r4, ip
    2be8:	4667      	mov	r7, ip
    2bea:	432c      	orrs	r4, r5
    2bec:	d000      	beq.n	2bf0 <__aeabi_dsub+0x3a4>
    2bee:	e68b      	b.n	2908 <__aeabi_dsub+0xbc>
    2bf0:	2500      	movs	r5, #0
    2bf2:	2600      	movs	r6, #0
    2bf4:	2700      	movs	r7, #0
    2bf6:	e6ea      	b.n	29ce <__aeabi_dsub+0x182>
    2bf8:	001e      	movs	r6, r3
    2bfa:	e6ad      	b.n	2958 <__aeabi_dsub+0x10c>
    2bfc:	2b1f      	cmp	r3, #31
    2bfe:	dc60      	bgt.n	2cc2 <__aeabi_dsub+0x476>
    2c00:	2720      	movs	r7, #32
    2c02:	1af8      	subs	r0, r7, r3
    2c04:	000f      	movs	r7, r1
    2c06:	4684      	mov	ip, r0
    2c08:	4087      	lsls	r7, r0
    2c0a:	0010      	movs	r0, r2
    2c0c:	40d8      	lsrs	r0, r3
    2c0e:	4307      	orrs	r7, r0
    2c10:	4660      	mov	r0, ip
    2c12:	4082      	lsls	r2, r0
    2c14:	1e50      	subs	r0, r2, #1
    2c16:	4182      	sbcs	r2, r0
    2c18:	40d9      	lsrs	r1, r3
    2c1a:	4317      	orrs	r7, r2
    2c1c:	e6f5      	b.n	2a0a <__aeabi_dsub+0x1be>
    2c1e:	0026      	movs	r6, r4
    2c20:	4650      	mov	r0, sl
    2c22:	4306      	orrs	r6, r0
    2c24:	d005      	beq.n	2c32 <__aeabi_dsub+0x3e6>
    2c26:	43ed      	mvns	r5, r5
    2c28:	2d00      	cmp	r5, #0
    2c2a:	d0d3      	beq.n	2bd4 <__aeabi_dsub+0x388>
    2c2c:	4e90      	ldr	r6, [pc, #576]	; (2e70 <__aeabi_dsub+0x624>)
    2c2e:	45b4      	cmp	ip, r6
    2c30:	d1bd      	bne.n	2bae <__aeabi_dsub+0x362>
    2c32:	000c      	movs	r4, r1
    2c34:	0017      	movs	r7, r2
    2c36:	4666      	mov	r6, ip
    2c38:	4698      	mov	r8, r3
    2c3a:	e68d      	b.n	2958 <__aeabi_dsub+0x10c>
    2c3c:	488c      	ldr	r0, [pc, #560]	; (2e70 <__aeabi_dsub+0x624>)
    2c3e:	4283      	cmp	r3, r0
    2c40:	d00b      	beq.n	2c5a <__aeabi_dsub+0x40e>
    2c42:	4663      	mov	r3, ip
    2c44:	e6d9      	b.n	29fa <__aeabi_dsub+0x1ae>
    2c46:	2d00      	cmp	r5, #0
    2c48:	d000      	beq.n	2c4c <__aeabi_dsub+0x400>
    2c4a:	e096      	b.n	2d7a <__aeabi_dsub+0x52e>
    2c4c:	0008      	movs	r0, r1
    2c4e:	4310      	orrs	r0, r2
    2c50:	d100      	bne.n	2c54 <__aeabi_dsub+0x408>
    2c52:	e0e2      	b.n	2e1a <__aeabi_dsub+0x5ce>
    2c54:	000c      	movs	r4, r1
    2c56:	0017      	movs	r7, r2
    2c58:	4698      	mov	r8, r3
    2c5a:	4e85      	ldr	r6, [pc, #532]	; (2e70 <__aeabi_dsub+0x624>)
    2c5c:	e67c      	b.n	2958 <__aeabi_dsub+0x10c>
    2c5e:	2500      	movs	r5, #0
    2c60:	e780      	b.n	2b64 <__aeabi_dsub+0x318>
    2c62:	2100      	movs	r1, #0
    2c64:	e78e      	b.n	2b84 <__aeabi_dsub+0x338>
    2c66:	0023      	movs	r3, r4
    2c68:	4650      	mov	r0, sl
    2c6a:	4303      	orrs	r3, r0
    2c6c:	2e00      	cmp	r6, #0
    2c6e:	d000      	beq.n	2c72 <__aeabi_dsub+0x426>
    2c70:	e0a8      	b.n	2dc4 <__aeabi_dsub+0x578>
    2c72:	2b00      	cmp	r3, #0
    2c74:	d100      	bne.n	2c78 <__aeabi_dsub+0x42c>
    2c76:	e0de      	b.n	2e36 <__aeabi_dsub+0x5ea>
    2c78:	000b      	movs	r3, r1
    2c7a:	4313      	orrs	r3, r2
    2c7c:	d100      	bne.n	2c80 <__aeabi_dsub+0x434>
    2c7e:	e66b      	b.n	2958 <__aeabi_dsub+0x10c>
    2c80:	4452      	add	r2, sl
    2c82:	4552      	cmp	r2, sl
    2c84:	4180      	sbcs	r0, r0
    2c86:	1864      	adds	r4, r4, r1
    2c88:	4240      	negs	r0, r0
    2c8a:	1824      	adds	r4, r4, r0
    2c8c:	0017      	movs	r7, r2
    2c8e:	0223      	lsls	r3, r4, #8
    2c90:	d400      	bmi.n	2c94 <__aeabi_dsub+0x448>
    2c92:	e6fd      	b.n	2a90 <__aeabi_dsub+0x244>
    2c94:	4b77      	ldr	r3, [pc, #476]	; (2e74 <__aeabi_dsub+0x628>)
    2c96:	4666      	mov	r6, ip
    2c98:	401c      	ands	r4, r3
    2c9a:	e65d      	b.n	2958 <__aeabi_dsub+0x10c>
    2c9c:	0025      	movs	r5, r4
    2c9e:	4650      	mov	r0, sl
    2ca0:	4305      	orrs	r5, r0
    2ca2:	2e00      	cmp	r6, #0
    2ca4:	d1cf      	bne.n	2c46 <__aeabi_dsub+0x3fa>
    2ca6:	2d00      	cmp	r5, #0
    2ca8:	d14f      	bne.n	2d4a <__aeabi_dsub+0x4fe>
    2caa:	000c      	movs	r4, r1
    2cac:	4314      	orrs	r4, r2
    2cae:	d100      	bne.n	2cb2 <__aeabi_dsub+0x466>
    2cb0:	e0a0      	b.n	2df4 <__aeabi_dsub+0x5a8>
    2cb2:	000c      	movs	r4, r1
    2cb4:	0017      	movs	r7, r2
    2cb6:	4698      	mov	r8, r3
    2cb8:	e64e      	b.n	2958 <__aeabi_dsub+0x10c>
    2cba:	4666      	mov	r6, ip
    2cbc:	2400      	movs	r4, #0
    2cbe:	2700      	movs	r7, #0
    2cc0:	e685      	b.n	29ce <__aeabi_dsub+0x182>
    2cc2:	001f      	movs	r7, r3
    2cc4:	0008      	movs	r0, r1
    2cc6:	3f20      	subs	r7, #32
    2cc8:	40f8      	lsrs	r0, r7
    2cca:	0007      	movs	r7, r0
    2ccc:	2b20      	cmp	r3, #32
    2cce:	d100      	bne.n	2cd2 <__aeabi_dsub+0x486>
    2cd0:	e08e      	b.n	2df0 <__aeabi_dsub+0x5a4>
    2cd2:	2040      	movs	r0, #64	; 0x40
    2cd4:	1ac3      	subs	r3, r0, r3
    2cd6:	4099      	lsls	r1, r3
    2cd8:	430a      	orrs	r2, r1
    2cda:	1e51      	subs	r1, r2, #1
    2cdc:	418a      	sbcs	r2, r1
    2cde:	2100      	movs	r1, #0
    2ce0:	4317      	orrs	r7, r2
    2ce2:	e692      	b.n	2a0a <__aeabi_dsub+0x1be>
    2ce4:	2e00      	cmp	r6, #0
    2ce6:	d114      	bne.n	2d12 <__aeabi_dsub+0x4c6>
    2ce8:	0026      	movs	r6, r4
    2cea:	4650      	mov	r0, sl
    2cec:	4306      	orrs	r6, r0
    2cee:	d062      	beq.n	2db6 <__aeabi_dsub+0x56a>
    2cf0:	43db      	mvns	r3, r3
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d15c      	bne.n	2db0 <__aeabi_dsub+0x564>
    2cf6:	1887      	adds	r7, r0, r2
    2cf8:	4297      	cmp	r7, r2
    2cfa:	4192      	sbcs	r2, r2
    2cfc:	1864      	adds	r4, r4, r1
    2cfe:	4252      	negs	r2, r2
    2d00:	18a4      	adds	r4, r4, r2
    2d02:	4666      	mov	r6, ip
    2d04:	e687      	b.n	2a16 <__aeabi_dsub+0x1ca>
    2d06:	4650      	mov	r0, sl
    2d08:	4320      	orrs	r0, r4
    2d0a:	1e44      	subs	r4, r0, #1
    2d0c:	41a0      	sbcs	r0, r4
    2d0e:	2400      	movs	r4, #0
    2d10:	e760      	b.n	2bd4 <__aeabi_dsub+0x388>
    2d12:	4e57      	ldr	r6, [pc, #348]	; (2e70 <__aeabi_dsub+0x624>)
    2d14:	45b4      	cmp	ip, r6
    2d16:	d04e      	beq.n	2db6 <__aeabi_dsub+0x56a>
    2d18:	2680      	movs	r6, #128	; 0x80
    2d1a:	0436      	lsls	r6, r6, #16
    2d1c:	425b      	negs	r3, r3
    2d1e:	4334      	orrs	r4, r6
    2d20:	2b38      	cmp	r3, #56	; 0x38
    2d22:	dd00      	ble.n	2d26 <__aeabi_dsub+0x4da>
    2d24:	e07f      	b.n	2e26 <__aeabi_dsub+0x5da>
    2d26:	2b1f      	cmp	r3, #31
    2d28:	dd00      	ble.n	2d2c <__aeabi_dsub+0x4e0>
    2d2a:	e08b      	b.n	2e44 <__aeabi_dsub+0x5f8>
    2d2c:	2620      	movs	r6, #32
    2d2e:	0027      	movs	r7, r4
    2d30:	4650      	mov	r0, sl
    2d32:	1af6      	subs	r6, r6, r3
    2d34:	40b7      	lsls	r7, r6
    2d36:	40d8      	lsrs	r0, r3
    2d38:	4307      	orrs	r7, r0
    2d3a:	4650      	mov	r0, sl
    2d3c:	40b0      	lsls	r0, r6
    2d3e:	1e46      	subs	r6, r0, #1
    2d40:	41b0      	sbcs	r0, r6
    2d42:	4307      	orrs	r7, r0
    2d44:	40dc      	lsrs	r4, r3
    2d46:	18bf      	adds	r7, r7, r2
    2d48:	e7d6      	b.n	2cf8 <__aeabi_dsub+0x4ac>
    2d4a:	000d      	movs	r5, r1
    2d4c:	4315      	orrs	r5, r2
    2d4e:	d100      	bne.n	2d52 <__aeabi_dsub+0x506>
    2d50:	e602      	b.n	2958 <__aeabi_dsub+0x10c>
    2d52:	4650      	mov	r0, sl
    2d54:	1a80      	subs	r0, r0, r2
    2d56:	4582      	cmp	sl, r0
    2d58:	41bf      	sbcs	r7, r7
    2d5a:	1a65      	subs	r5, r4, r1
    2d5c:	427f      	negs	r7, r7
    2d5e:	1bed      	subs	r5, r5, r7
    2d60:	4684      	mov	ip, r0
    2d62:	0228      	lsls	r0, r5, #8
    2d64:	d400      	bmi.n	2d68 <__aeabi_dsub+0x51c>
    2d66:	e68d      	b.n	2a84 <__aeabi_dsub+0x238>
    2d68:	4650      	mov	r0, sl
    2d6a:	1a17      	subs	r7, r2, r0
    2d6c:	42ba      	cmp	r2, r7
    2d6e:	4192      	sbcs	r2, r2
    2d70:	1b0c      	subs	r4, r1, r4
    2d72:	4252      	negs	r2, r2
    2d74:	1aa4      	subs	r4, r4, r2
    2d76:	4698      	mov	r8, r3
    2d78:	e5ee      	b.n	2958 <__aeabi_dsub+0x10c>
    2d7a:	000d      	movs	r5, r1
    2d7c:	4315      	orrs	r5, r2
    2d7e:	d100      	bne.n	2d82 <__aeabi_dsub+0x536>
    2d80:	e76b      	b.n	2c5a <__aeabi_dsub+0x40e>
    2d82:	4650      	mov	r0, sl
    2d84:	0767      	lsls	r7, r4, #29
    2d86:	08c0      	lsrs	r0, r0, #3
    2d88:	4307      	orrs	r7, r0
    2d8a:	2080      	movs	r0, #128	; 0x80
    2d8c:	08e4      	lsrs	r4, r4, #3
    2d8e:	0300      	lsls	r0, r0, #12
    2d90:	4204      	tst	r4, r0
    2d92:	d007      	beq.n	2da4 <__aeabi_dsub+0x558>
    2d94:	08cd      	lsrs	r5, r1, #3
    2d96:	4205      	tst	r5, r0
    2d98:	d104      	bne.n	2da4 <__aeabi_dsub+0x558>
    2d9a:	002c      	movs	r4, r5
    2d9c:	4698      	mov	r8, r3
    2d9e:	08d7      	lsrs	r7, r2, #3
    2da0:	0749      	lsls	r1, r1, #29
    2da2:	430f      	orrs	r7, r1
    2da4:	0f7b      	lsrs	r3, r7, #29
    2da6:	00e4      	lsls	r4, r4, #3
    2da8:	431c      	orrs	r4, r3
    2daa:	00ff      	lsls	r7, r7, #3
    2dac:	4e30      	ldr	r6, [pc, #192]	; (2e70 <__aeabi_dsub+0x624>)
    2dae:	e5d3      	b.n	2958 <__aeabi_dsub+0x10c>
    2db0:	4e2f      	ldr	r6, [pc, #188]	; (2e70 <__aeabi_dsub+0x624>)
    2db2:	45b4      	cmp	ip, r6
    2db4:	d1b4      	bne.n	2d20 <__aeabi_dsub+0x4d4>
    2db6:	000c      	movs	r4, r1
    2db8:	0017      	movs	r7, r2
    2dba:	4666      	mov	r6, ip
    2dbc:	e5cc      	b.n	2958 <__aeabi_dsub+0x10c>
    2dbe:	2700      	movs	r7, #0
    2dc0:	2400      	movs	r4, #0
    2dc2:	e5e8      	b.n	2996 <__aeabi_dsub+0x14a>
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	d039      	beq.n	2e3c <__aeabi_dsub+0x5f0>
    2dc8:	000b      	movs	r3, r1
    2dca:	4313      	orrs	r3, r2
    2dcc:	d100      	bne.n	2dd0 <__aeabi_dsub+0x584>
    2dce:	e744      	b.n	2c5a <__aeabi_dsub+0x40e>
    2dd0:	08c0      	lsrs	r0, r0, #3
    2dd2:	0767      	lsls	r7, r4, #29
    2dd4:	4307      	orrs	r7, r0
    2dd6:	2080      	movs	r0, #128	; 0x80
    2dd8:	08e4      	lsrs	r4, r4, #3
    2dda:	0300      	lsls	r0, r0, #12
    2ddc:	4204      	tst	r4, r0
    2dde:	d0e1      	beq.n	2da4 <__aeabi_dsub+0x558>
    2de0:	08cb      	lsrs	r3, r1, #3
    2de2:	4203      	tst	r3, r0
    2de4:	d1de      	bne.n	2da4 <__aeabi_dsub+0x558>
    2de6:	08d7      	lsrs	r7, r2, #3
    2de8:	0749      	lsls	r1, r1, #29
    2dea:	430f      	orrs	r7, r1
    2dec:	001c      	movs	r4, r3
    2dee:	e7d9      	b.n	2da4 <__aeabi_dsub+0x558>
    2df0:	2100      	movs	r1, #0
    2df2:	e771      	b.n	2cd8 <__aeabi_dsub+0x48c>
    2df4:	2500      	movs	r5, #0
    2df6:	2700      	movs	r7, #0
    2df8:	e5e9      	b.n	29ce <__aeabi_dsub+0x182>
    2dfa:	002e      	movs	r6, r5
    2dfc:	0027      	movs	r7, r4
    2dfe:	3e20      	subs	r6, #32
    2e00:	40f7      	lsrs	r7, r6
    2e02:	2d20      	cmp	r5, #32
    2e04:	d02f      	beq.n	2e66 <__aeabi_dsub+0x61a>
    2e06:	2640      	movs	r6, #64	; 0x40
    2e08:	1b75      	subs	r5, r6, r5
    2e0a:	40ac      	lsls	r4, r5
    2e0c:	4650      	mov	r0, sl
    2e0e:	4320      	orrs	r0, r4
    2e10:	1e44      	subs	r4, r0, #1
    2e12:	41a0      	sbcs	r0, r4
    2e14:	2400      	movs	r4, #0
    2e16:	4338      	orrs	r0, r7
    2e18:	e6dc      	b.n	2bd4 <__aeabi_dsub+0x388>
    2e1a:	2480      	movs	r4, #128	; 0x80
    2e1c:	2500      	movs	r5, #0
    2e1e:	0324      	lsls	r4, r4, #12
    2e20:	4e13      	ldr	r6, [pc, #76]	; (2e70 <__aeabi_dsub+0x624>)
    2e22:	2700      	movs	r7, #0
    2e24:	e5d3      	b.n	29ce <__aeabi_dsub+0x182>
    2e26:	4650      	mov	r0, sl
    2e28:	4320      	orrs	r0, r4
    2e2a:	0007      	movs	r7, r0
    2e2c:	1e78      	subs	r0, r7, #1
    2e2e:	4187      	sbcs	r7, r0
    2e30:	2400      	movs	r4, #0
    2e32:	18bf      	adds	r7, r7, r2
    2e34:	e760      	b.n	2cf8 <__aeabi_dsub+0x4ac>
    2e36:	000c      	movs	r4, r1
    2e38:	0017      	movs	r7, r2
    2e3a:	e58d      	b.n	2958 <__aeabi_dsub+0x10c>
    2e3c:	000c      	movs	r4, r1
    2e3e:	0017      	movs	r7, r2
    2e40:	4e0b      	ldr	r6, [pc, #44]	; (2e70 <__aeabi_dsub+0x624>)
    2e42:	e589      	b.n	2958 <__aeabi_dsub+0x10c>
    2e44:	001e      	movs	r6, r3
    2e46:	0027      	movs	r7, r4
    2e48:	3e20      	subs	r6, #32
    2e4a:	40f7      	lsrs	r7, r6
    2e4c:	2b20      	cmp	r3, #32
    2e4e:	d00c      	beq.n	2e6a <__aeabi_dsub+0x61e>
    2e50:	2640      	movs	r6, #64	; 0x40
    2e52:	1af3      	subs	r3, r6, r3
    2e54:	409c      	lsls	r4, r3
    2e56:	4650      	mov	r0, sl
    2e58:	4320      	orrs	r0, r4
    2e5a:	1e44      	subs	r4, r0, #1
    2e5c:	41a0      	sbcs	r0, r4
    2e5e:	4307      	orrs	r7, r0
    2e60:	2400      	movs	r4, #0
    2e62:	18bf      	adds	r7, r7, r2
    2e64:	e748      	b.n	2cf8 <__aeabi_dsub+0x4ac>
    2e66:	2400      	movs	r4, #0
    2e68:	e7d0      	b.n	2e0c <__aeabi_dsub+0x5c0>
    2e6a:	2400      	movs	r4, #0
    2e6c:	e7f3      	b.n	2e56 <__aeabi_dsub+0x60a>
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	000007ff 	.word	0x000007ff
    2e74:	ff7fffff 	.word	0xff7fffff

00002e78 <__aeabi_d2iz>:
    2e78:	b530      	push	{r4, r5, lr}
    2e7a:	4d13      	ldr	r5, [pc, #76]	; (2ec8 <__aeabi_d2iz+0x50>)
    2e7c:	030a      	lsls	r2, r1, #12
    2e7e:	004b      	lsls	r3, r1, #1
    2e80:	0b12      	lsrs	r2, r2, #12
    2e82:	0d5b      	lsrs	r3, r3, #21
    2e84:	0fc9      	lsrs	r1, r1, #31
    2e86:	2400      	movs	r4, #0
    2e88:	42ab      	cmp	r3, r5
    2e8a:	dd10      	ble.n	2eae <__aeabi_d2iz+0x36>
    2e8c:	4c0f      	ldr	r4, [pc, #60]	; (2ecc <__aeabi_d2iz+0x54>)
    2e8e:	42a3      	cmp	r3, r4
    2e90:	dc0f      	bgt.n	2eb2 <__aeabi_d2iz+0x3a>
    2e92:	2480      	movs	r4, #128	; 0x80
    2e94:	4d0e      	ldr	r5, [pc, #56]	; (2ed0 <__aeabi_d2iz+0x58>)
    2e96:	0364      	lsls	r4, r4, #13
    2e98:	4322      	orrs	r2, r4
    2e9a:	1aed      	subs	r5, r5, r3
    2e9c:	2d1f      	cmp	r5, #31
    2e9e:	dd0b      	ble.n	2eb8 <__aeabi_d2iz+0x40>
    2ea0:	480c      	ldr	r0, [pc, #48]	; (2ed4 <__aeabi_d2iz+0x5c>)
    2ea2:	1ac3      	subs	r3, r0, r3
    2ea4:	40da      	lsrs	r2, r3
    2ea6:	4254      	negs	r4, r2
    2ea8:	2900      	cmp	r1, #0
    2eaa:	d100      	bne.n	2eae <__aeabi_d2iz+0x36>
    2eac:	0014      	movs	r4, r2
    2eae:	0020      	movs	r0, r4
    2eb0:	bd30      	pop	{r4, r5, pc}
    2eb2:	4b09      	ldr	r3, [pc, #36]	; (2ed8 <__aeabi_d2iz+0x60>)
    2eb4:	18cc      	adds	r4, r1, r3
    2eb6:	e7fa      	b.n	2eae <__aeabi_d2iz+0x36>
    2eb8:	4c08      	ldr	r4, [pc, #32]	; (2edc <__aeabi_d2iz+0x64>)
    2eba:	40e8      	lsrs	r0, r5
    2ebc:	46a4      	mov	ip, r4
    2ebe:	4463      	add	r3, ip
    2ec0:	409a      	lsls	r2, r3
    2ec2:	4302      	orrs	r2, r0
    2ec4:	e7ef      	b.n	2ea6 <__aeabi_d2iz+0x2e>
    2ec6:	46c0      	nop			; (mov r8, r8)
    2ec8:	000003fe 	.word	0x000003fe
    2ecc:	0000041d 	.word	0x0000041d
    2ed0:	00000433 	.word	0x00000433
    2ed4:	00000413 	.word	0x00000413
    2ed8:	7fffffff 	.word	0x7fffffff
    2edc:	fffffbed 	.word	0xfffffbed

00002ee0 <__aeabi_ui2d>:
    2ee0:	b510      	push	{r4, lr}
    2ee2:	1e04      	subs	r4, r0, #0
    2ee4:	d028      	beq.n	2f38 <__aeabi_ui2d+0x58>
    2ee6:	f000 f833 	bl	2f50 <__clzsi2>
    2eea:	4b15      	ldr	r3, [pc, #84]	; (2f40 <__aeabi_ui2d+0x60>)
    2eec:	4a15      	ldr	r2, [pc, #84]	; (2f44 <__aeabi_ui2d+0x64>)
    2eee:	1a1b      	subs	r3, r3, r0
    2ef0:	1ad2      	subs	r2, r2, r3
    2ef2:	2a1f      	cmp	r2, #31
    2ef4:	dd15      	ble.n	2f22 <__aeabi_ui2d+0x42>
    2ef6:	4a14      	ldr	r2, [pc, #80]	; (2f48 <__aeabi_ui2d+0x68>)
    2ef8:	1ad2      	subs	r2, r2, r3
    2efa:	4094      	lsls	r4, r2
    2efc:	2200      	movs	r2, #0
    2efe:	0324      	lsls	r4, r4, #12
    2f00:	055b      	lsls	r3, r3, #21
    2f02:	0b24      	lsrs	r4, r4, #12
    2f04:	0d5b      	lsrs	r3, r3, #21
    2f06:	2100      	movs	r1, #0
    2f08:	0010      	movs	r0, r2
    2f0a:	0324      	lsls	r4, r4, #12
    2f0c:	0d0a      	lsrs	r2, r1, #20
    2f0e:	0b24      	lsrs	r4, r4, #12
    2f10:	0512      	lsls	r2, r2, #20
    2f12:	4322      	orrs	r2, r4
    2f14:	4c0d      	ldr	r4, [pc, #52]	; (2f4c <__aeabi_ui2d+0x6c>)
    2f16:	051b      	lsls	r3, r3, #20
    2f18:	4022      	ands	r2, r4
    2f1a:	4313      	orrs	r3, r2
    2f1c:	005b      	lsls	r3, r3, #1
    2f1e:	0859      	lsrs	r1, r3, #1
    2f20:	bd10      	pop	{r4, pc}
    2f22:	0021      	movs	r1, r4
    2f24:	4091      	lsls	r1, r2
    2f26:	000a      	movs	r2, r1
    2f28:	210b      	movs	r1, #11
    2f2a:	1a08      	subs	r0, r1, r0
    2f2c:	40c4      	lsrs	r4, r0
    2f2e:	055b      	lsls	r3, r3, #21
    2f30:	0324      	lsls	r4, r4, #12
    2f32:	0b24      	lsrs	r4, r4, #12
    2f34:	0d5b      	lsrs	r3, r3, #21
    2f36:	e7e6      	b.n	2f06 <__aeabi_ui2d+0x26>
    2f38:	2300      	movs	r3, #0
    2f3a:	2400      	movs	r4, #0
    2f3c:	2200      	movs	r2, #0
    2f3e:	e7e2      	b.n	2f06 <__aeabi_ui2d+0x26>
    2f40:	0000041e 	.word	0x0000041e
    2f44:	00000433 	.word	0x00000433
    2f48:	00000413 	.word	0x00000413
    2f4c:	800fffff 	.word	0x800fffff

00002f50 <__clzsi2>:
    2f50:	211c      	movs	r1, #28
    2f52:	2301      	movs	r3, #1
    2f54:	041b      	lsls	r3, r3, #16
    2f56:	4298      	cmp	r0, r3
    2f58:	d301      	bcc.n	2f5e <__clzsi2+0xe>
    2f5a:	0c00      	lsrs	r0, r0, #16
    2f5c:	3910      	subs	r1, #16
    2f5e:	0a1b      	lsrs	r3, r3, #8
    2f60:	4298      	cmp	r0, r3
    2f62:	d301      	bcc.n	2f68 <__clzsi2+0x18>
    2f64:	0a00      	lsrs	r0, r0, #8
    2f66:	3908      	subs	r1, #8
    2f68:	091b      	lsrs	r3, r3, #4
    2f6a:	4298      	cmp	r0, r3
    2f6c:	d301      	bcc.n	2f72 <__clzsi2+0x22>
    2f6e:	0900      	lsrs	r0, r0, #4
    2f70:	3904      	subs	r1, #4
    2f72:	a202      	add	r2, pc, #8	; (adr r2, 2f7c <__clzsi2+0x2c>)
    2f74:	5c10      	ldrb	r0, [r2, r0]
    2f76:	1840      	adds	r0, r0, r1
    2f78:	4770      	bx	lr
    2f7a:	46c0      	nop			; (mov r8, r8)
    2f7c:	02020304 	.word	0x02020304
    2f80:	01010101 	.word	0x01010101
	...

00002f8c <__libc_init_array>:
    2f8c:	b570      	push	{r4, r5, r6, lr}
    2f8e:	2600      	movs	r6, #0
    2f90:	4d0c      	ldr	r5, [pc, #48]	; (2fc4 <__libc_init_array+0x38>)
    2f92:	4c0d      	ldr	r4, [pc, #52]	; (2fc8 <__libc_init_array+0x3c>)
    2f94:	1b64      	subs	r4, r4, r5
    2f96:	10a4      	asrs	r4, r4, #2
    2f98:	42a6      	cmp	r6, r4
    2f9a:	d109      	bne.n	2fb0 <__libc_init_array+0x24>
    2f9c:	2600      	movs	r6, #0
    2f9e:	f000 f889 	bl	30b4 <_init>
    2fa2:	4d0a      	ldr	r5, [pc, #40]	; (2fcc <__libc_init_array+0x40>)
    2fa4:	4c0a      	ldr	r4, [pc, #40]	; (2fd0 <__libc_init_array+0x44>)
    2fa6:	1b64      	subs	r4, r4, r5
    2fa8:	10a4      	asrs	r4, r4, #2
    2faa:	42a6      	cmp	r6, r4
    2fac:	d105      	bne.n	2fba <__libc_init_array+0x2e>
    2fae:	bd70      	pop	{r4, r5, r6, pc}
    2fb0:	00b3      	lsls	r3, r6, #2
    2fb2:	58eb      	ldr	r3, [r5, r3]
    2fb4:	4798      	blx	r3
    2fb6:	3601      	adds	r6, #1
    2fb8:	e7ee      	b.n	2f98 <__libc_init_array+0xc>
    2fba:	00b3      	lsls	r3, r6, #2
    2fbc:	58eb      	ldr	r3, [r5, r3]
    2fbe:	4798      	blx	r3
    2fc0:	3601      	adds	r6, #1
    2fc2:	e7f2      	b.n	2faa <__libc_init_array+0x1e>
    2fc4:	000030c0 	.word	0x000030c0
    2fc8:	000030c0 	.word	0x000030c0
    2fcc:	000030c0 	.word	0x000030c0
    2fd0:	000030c4 	.word	0x000030c4
    2fd4:	42000800 	.word	0x42000800
    2fd8:	42000c00 	.word	0x42000c00
    2fdc:	42001000 	.word	0x42001000
    2fe0:	42001400 	.word	0x42001400
    2fe4:	42001800 	.word	0x42001800
    2fe8:	42001c00 	.word	0x42001c00
    2fec:	00000dce 	.word	0x00000dce
    2ff0:	00000dca 	.word	0x00000dca
    2ff4:	00000dca 	.word	0x00000dca
    2ff8:	00000e30 	.word	0x00000e30
    2ffc:	00000e30 	.word	0x00000e30
    3000:	00000de2 	.word	0x00000de2
    3004:	00000dd4 	.word	0x00000dd4
    3008:	00000de8 	.word	0x00000de8
    300c:	00000e1e 	.word	0x00000e1e
    3010:	00000eb8 	.word	0x00000eb8
    3014:	00000e98 	.word	0x00000e98
    3018:	00000e98 	.word	0x00000e98
    301c:	00000f24 	.word	0x00000f24
    3020:	00000eaa 	.word	0x00000eaa
    3024:	00000ec6 	.word	0x00000ec6
    3028:	00000e9c 	.word	0x00000e9c
    302c:	00000ed4 	.word	0x00000ed4
    3030:	00000f14 	.word	0x00000f14
    3034:	00001edc 	.word	0x00001edc
    3038:	00001ebe 	.word	0x00001ebe
    303c:	00001e78 	.word	0x00001e78
    3040:	00001d96 	.word	0x00001d96
    3044:	00001e78 	.word	0x00001e78
    3048:	00001eb0 	.word	0x00001eb0
    304c:	00001e78 	.word	0x00001e78
    3050:	00001d96 	.word	0x00001d96
    3054:	00001ebe 	.word	0x00001ebe
    3058:	00001ebe 	.word	0x00001ebe
    305c:	00001eb0 	.word	0x00001eb0
    3060:	00001d96 	.word	0x00001d96
    3064:	00001d8e 	.word	0x00001d8e
    3068:	00001d8e 	.word	0x00001d8e
    306c:	00001d8e 	.word	0x00001d8e
    3070:	000020f4 	.word	0x000020f4
    3074:	0000253c 	.word	0x0000253c
    3078:	000023fc 	.word	0x000023fc
    307c:	000023fc 	.word	0x000023fc
    3080:	000023f8 	.word	0x000023f8
    3084:	00002514 	.word	0x00002514
    3088:	00002514 	.word	0x00002514
    308c:	00002506 	.word	0x00002506
    3090:	000023f8 	.word	0x000023f8
    3094:	00002514 	.word	0x00002514
    3098:	00002506 	.word	0x00002506
    309c:	00002514 	.word	0x00002514
    30a0:	000023f8 	.word	0x000023f8
    30a4:	0000251c 	.word	0x0000251c
    30a8:	0000251c 	.word	0x0000251c
    30ac:	0000251c 	.word	0x0000251c
    30b0:	00002720 	.word	0x00002720

000030b4 <_init>:
    30b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30b6:	46c0      	nop			; (mov r8, r8)
    30b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    30ba:	bc08      	pop	{r3}
    30bc:	469e      	mov	lr, r3
    30be:	4770      	bx	lr

000030c0 <__init_array_start>:
    30c0:	000000dd 	.word	0x000000dd

000030c4 <_fini>:
    30c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    30ca:	bc08      	pop	{r3}
    30cc:	469e      	mov	lr, r3
    30ce:	4770      	bx	lr

000030d0 <__fini_array_start>:
    30d0:	000000b5 	.word	0x000000b5
