
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.051 ; gain = 108.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'sample_clock_divider' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/sample_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sample_clock_divider' (1#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/sample_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_clock_divider' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_clock_divider' (2#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncing_clock_divider' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/debouncing_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncing_clock_divider' (3#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/debouncing_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (5#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_output' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse_output.v:33]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (6#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse_output.v:33]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_output' (7#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (8#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'display' of module 'Oled_Display' requires 15 connections, but only 14 given [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:2909]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:4762]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7342]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7353]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7365]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7382]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7394]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7408]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7420]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7446]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7460]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7472]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7486]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7498]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7512]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7524]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7538]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7548]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7560]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7570]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7584]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7594]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7606]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7616]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7630]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7640]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7652]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7662]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7676]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7686]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7698]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7708]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7722]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7732]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7744]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7754]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7768]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7778]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7788]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7800]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7810]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7820]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7834]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7844]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7854]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7866]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7876]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7886]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7900]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7910]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7920]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7932]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7942]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7952]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7966]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7976]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7986]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7998]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8008]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8018]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8032]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8042]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8052]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8064]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8074]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:8084]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7378]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:7376]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (9#1) [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 647.070 ; gain = 390.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 647.070 ; gain = 390.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 647.070 ; gain = 390.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 990.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mario_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megaman_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finalGameStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megamanWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "dead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mario_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megaman_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finalGameStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megamanWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_mode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_scheme0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_border0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outer_laser_colour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mid_laser_colour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inner_laser_colour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|     60455|
|2     |Top_Student__GB1 |           1|     16120|
|3     |Top_Student__GB2 |           1|     20579|
|4     |Top_Student__GB3 |           1|     20001|
|5     |Top_Student__GB4 |           1|     34325|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5609  
	  83 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 53    
	  74 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 17    
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 71    
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 5609  
	  83 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 53    
	  74 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 17    
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  17 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 64    
	  12 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Audio_Capture__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module clock_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debouncing_clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module oled_clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sample_clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
INFO: [Synth 8-5546] ROM "dead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dead" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CLK10HZ/desired_CLK_reg was removed.  [C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/clock_divider.v:32]
INFO: [Synth 8-5546] ROM "megamanWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finalGameStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megaman_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mario_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CLK762HZ/desired_CLK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "megamanWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finalGameStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megaman_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mario_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CLK762HZ/desired_CLK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "desired_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_clock/desired_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "megaman_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finalGameStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mario_health_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CLK762HZ/desired_CLK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "megamanWin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[0]' (FDE) to 'inner_laser_colour_reg[2]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[1]' (FDE) to 'mid_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[1]' (FDE) to 'mid_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[2]' (FDE) to 'mid_laser_colour_reg[3]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[2]' (FDE) to 'outer_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[3]' (FDE) to 'mid_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[3]' (FDE) to 'outer_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[4]' (FDE) to 'mid_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[4]' (FDE) to 'mid_laser_colour_reg[5]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[5]' (FDE) to 'inner_laser_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[5]' (FDE) to 'mid_laser_colour_reg[7]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[6]' (FDE) to 'mid_laser_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[7]' (FDE) to 'mid_laser_colour_reg[7]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[7]' (FDE) to 'mid_laser_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[8]' (FDE) to 'outer_laser_colour_reg[9]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[9]' (FDE) to 'mid_laser_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[10]' (FDE) to 'mid_laser_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[10]' (FDE) to 'inner_laser_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[11]' (FDE) to 'inner_laser_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[11]' (FDE) to 'mid_laser_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[11]' (FDE) to 'outer_laser_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[12]' (FDE) to 'inner_laser_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[12]' (FDE) to 'outer_laser_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[13]' (FDE) to 'mid_laser_colour_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inner_laser_colour_reg[15] )
INFO: [Synth 8-3886] merging instance 'AN_reg[2]' (FD) to 'AN_reg[3]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[0]' (FDE) to 'outer_laser_colour_reg[0]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[0]' (FDE) to 'inner_laser_colour_reg[6]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[2]' (FDE) to 'mid_laser_colour_reg[3]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[3]' (FDE) to 'outer_laser_colour_reg[4]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[8]' (FDE) to 'mid_laser_colour_reg[8]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[8]' (FDE) to 'outer_laser_colour_reg[10]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[9]' (FDE) to 'outer_laser_colour_reg[9]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[12]' (FDE) to 'outer_laser_colour_reg[13]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[13]' (FDE) to 'mid_laser_colour_reg[14]'
INFO: [Synth 8-3886] merging instance 'inner_laser_colour_reg[14]' (FDE) to 'mid_laser_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'mid_laser_colour_reg[14]' (FDE) to 'outer_laser_colour_reg[15]'
INFO: [Synth 8-3886] merging instance 'outer_laser_colour_reg[14]' (FDE) to 'mid_laser_colour_reg[15]'
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:05 ; elapsed = 00:05:23 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|     18200|
|2     |Top_Student__GB1 |           1|      6005|
|3     |Top_Student__GB2 |           1|      5653|
|4     |Top_Student__GB3 |           1|      8891|
|5     |Top_Student__GB4 |           1|     13064|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:13 ; elapsed = 00:05:32 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:16 ; elapsed = 00:05:35 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|     18200|
|2     |Top_Student__GB1 |           1|      5678|
|3     |Top_Student__GB2 |           1|      5653|
|4     |Top_Student__GB3 |           1|      8635|
|5     |Top_Student__GB4 |           1|     13059|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:05:55 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Top_Student__GB0 |           1|      6164|
|2     |Top_Student__GB1 |           1|      1830|
|3     |Top_Student__GB2 |           1|      2089|
|4     |Top_Student__GB3 |           1|      3294|
|5     |Top_Student__GB4 |           1|      4731|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:27 ; elapsed = 00:05:58 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:27 ; elapsed = 00:05:58 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:27 ; elapsed = 00:05:59 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:28 ; elapsed = 00:05:59 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:29 ; elapsed = 00:06:00 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:29 ; elapsed = 00:06:00 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   159|
|3     |LUT1   |    21|
|4     |LUT2   |  2200|
|5     |LUT3   |  1675|
|6     |LUT4   |  1648|
|7     |LUT5   |  2232|
|8     |LUT6   |  9738|
|9     |MUXF7  |    33|
|10    |FDRE   |   489|
|11    |FDRE_1 |    31|
|12    |FDSE   |     6|
|13    |FDSE_1 |     1|
|14    |IBUF   |    14|
|15    |OBUF   |    39|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         | 18290|
|2     |  CENTRE         |single_pulse_output      |     5|
|3     |    ff1          |my_dff                   |     3|
|4     |    ff2          |my_dff_1                 |     2|
|5     |  CLK50KHZ       |debouncing_clock_divider |    27|
|6     |  CLK762HZ       |clock_divider            |    53|
|7     |  display        |Oled_Display             | 16842|
|8     |  nolabel_line87 |Audio_Capture            |    79|
|9     |  nolabel_line90 |Audio_Capture_0          |    79|
|10    |  oled_clock     |oled_clock_divider       |     8|
|11    |  sample_clock   |sample_clock_divider     |    22|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:29 ; elapsed = 00:06:00 . Memory (MB): peak = 991.266 ; gain = 734.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:05 ; elapsed = 00:05:48 . Memory (MB): peak = 991.266 ; gain = 390.191
Synthesis Optimization Complete : Time (s): cpu = 00:05:29 ; elapsed = 00:06:01 . Memory (MB): peak = 991.266 ; gain = 734.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_Student' is not ideal for floorplanning, since the cellview 'Oled_Display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
202 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:33 ; elapsed = 00:06:05 . Memory (MB): peak = 991.266 ; gain = 747.402
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adam/Downloads/workingfile8.xpr/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 991.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 00:42:03 2020...
