#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024ea7394310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024ea73cb2f0 .scope module, "game" "game" 3 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /INPUT 1 "btnc";
    .port_info 3 /INPUT 1 "btnu";
    .port_info 4 /INPUT 1 "receive_axiov";
    .port_info 5 /INPUT 11 "r_opp_x";
    .port_info 6 /INPUT 11 "r_opp_y";
    .port_info 7 /INPUT 9 "r_opp_dir";
    .port_info 8 /INPUT 3 "r_opp_game";
    .port_info 9 /OUTPUT 11 "player_x";
    .port_info 10 /OUTPUT 11 "player_y";
    .port_info 11 /OUTPUT 9 "player_direction";
    .port_info 12 /OUTPUT 11 "opponent_x";
    .port_info 13 /OUTPUT 11 "opponent_y";
    .port_info 14 /OUTPUT 3 "game_stat";
o0000024ea73d4268 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea742c710_0 .net "btnc", 0 0, o0000024ea73d4268;  0 drivers
o0000024ea73d4e08 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea742b450_0 .net "btnu", 0 0, o0000024ea73d4e08;  0 drivers
o0000024ea73d4148 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea742ca30_0 .net "clk", 0 0, o0000024ea73d4148;  0 drivers
v0000024ea742ce90_0 .var "game_stat", 2 0;
v0000024ea742cad0_0 .var "game_state", 0 0;
v0000024ea742cf30_0 .var "game_status", 2 0;
v0000024ea742bbd0_0 .var "i_opp_x", 10 0;
v0000024ea742b090_0 .var "i_opp_y", 10 0;
v0000024ea742b950_0 .var "i_player_x", 10 0;
v0000024ea742b8b0_0 .var "i_player_y", 10 0;
v0000024ea742b4f0_0 .var "laps", 2 0;
v0000024ea742b590_0 .net "o_c", 10 0, L_0000024ea73b5920;  1 drivers
v0000024ea742b630_0 .net "o_s", 10 0, L_0000024ea73b5d10;  1 drivers
v0000024ea742c210_0 .var "opp_dir", 8 0;
v0000024ea742b9f0_0 .var "opponent_x", 10 0;
v0000024ea742c2b0_0 .var "opponent_y", 10 0;
v0000024ea742c490_0 .net "p_c", 10 0, L_0000024ea73b5df0;  1 drivers
v0000024ea7434d30_0 .net "p_s", 10 0, L_0000024ea73b5610;  1 drivers
v0000024ea7434150_0 .var "player_dir", 8 0;
v0000024ea7434290_0 .var "player_direction", 8 0;
v0000024ea7433cf0_0 .var "player_x", 10 0;
v0000024ea7433a70_0 .var "player_y", 10 0;
o0000024ea73d4118 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000024ea7433bb0_0 .net "r_opp_dir", 8 0, o0000024ea73d4118;  0 drivers
o0000024ea73d50d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000024ea7433930_0 .net "r_opp_game", 2 0, o0000024ea73d50d8;  0 drivers
o0000024ea73d5108 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000024ea7434650_0 .net "r_opp_x", 10 0, o0000024ea73d5108;  0 drivers
o0000024ea73d5138 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000024ea7433c50_0 .net "r_opp_y", 10 0, o0000024ea73d5138;  0 drivers
o0000024ea73d5168 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea7434dd0_0 .net "receive_axiov", 0 0, o0000024ea73d5168;  0 drivers
v0000024ea7434b50_0 .var "reset_state", 0 0;
L_0000024ea74c0088 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000024ea7434bf0_0 .net "speed", 3 0, L_0000024ea74c0088;  1 drivers
o0000024ea73d51f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000024ea7433b10_0 .net "sw", 15 0, o0000024ea73d51f8;  0 drivers
v0000024ea74339d0_0 .var "wait_state", 0 0;
S_0000024ea73b2730 .scope module, "o_cos" "xilinx_single_port_ram_read_first" 3 87, 4 10 0, S_0000024ea73cb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000024ea73c5ef0 .param/str "INIT_FILE" 0 4 14, "data/cos.mem";
P_0000024ea73c5f28 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000000000000101101000>;
P_0000024ea73c5f60 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000024ea73c5f98 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001011>;
v0000024ea73ca330 .array "BRAM", 0 359, 10 0;
v0000024ea73ca790_0 .net "addra", 8 0, o0000024ea73d4118;  alias, 0 drivers
v0000024ea73ca8d0_0 .net "clka", 0 0, o0000024ea73d4148;  alias, 0 drivers
L_0000024ea74c0310 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea73cb050_0 .net "dina", 10 0, L_0000024ea74c0310;  1 drivers
v0000024ea73ca3d0_0 .net "douta", 10 0, L_0000024ea73b5920;  alias, 1 drivers
L_0000024ea74c03a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea73cafb0_0 .net "ena", 0 0, L_0000024ea74c03a0;  1 drivers
v0000024ea73ca470_0 .var "ram_data", 10 0;
L_0000024ea74c03e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea73ca510_0 .net "regcea", 0 0, L_0000024ea74c03e8;  1 drivers
v0000024ea73ca5b0_0 .net "rsta", 0 0, o0000024ea73d4268;  alias, 0 drivers
L_0000024ea74c0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ea73ca970_0 .net "wea", 0 0, L_0000024ea74c0358;  1 drivers
S_0000024ea73b28c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000024ea73b2730;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000024ea73b28c0
v0000024ea73cadd0_0 .var/i "depth", 31 0;
TD_game.o_cos.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000024ea73cadd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000024ea73cadd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024ea73cadd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000024ea73ae270 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000024ea73b2730;
 .timescale -9 -12;
L_0000024ea73b5920 .functor BUFZ 11, v0000024ea73cb230_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000024ea73cb230_0 .var "douta_reg", 10 0;
E_0000024ea73d14f0 .event posedge, v0000024ea73ca8d0_0;
S_0000024ea73ae400 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000024ea73b2730;
 .timescale -9 -12;
S_0000024ea7362760 .scope module, "o_sin" "xilinx_single_port_ram_read_first" 3 103, 4 10 0, S_0000024ea73cb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000024ea73ae590 .param/str "INIT_FILE" 0 4 14, "data/sin.mem";
P_0000024ea73ae5c8 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000000000000101101000>;
P_0000024ea73ae600 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000024ea73ae638 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001011>;
v0000024ea73cac90 .array "BRAM", 0 359, 10 0;
v0000024ea73cad30_0 .net "addra", 8 0, o0000024ea73d4118;  alias, 0 drivers
v0000024ea73cae70_0 .net "clka", 0 0, o0000024ea73d4148;  alias, 0 drivers
L_0000024ea74c0430 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea742c8f0_0 .net "dina", 10 0, L_0000024ea74c0430;  1 drivers
v0000024ea742c3f0_0 .net "douta", 10 0, L_0000024ea73b5d10;  alias, 1 drivers
L_0000024ea74c04c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742b1d0_0 .net "ena", 0 0, L_0000024ea74c04c0;  1 drivers
v0000024ea742bc70_0 .var "ram_data", 10 0;
L_0000024ea74c0508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742bdb0_0 .net "regcea", 0 0, L_0000024ea74c0508;  1 drivers
v0000024ea742c030_0 .net "rsta", 0 0, o0000024ea73d4268;  alias, 0 drivers
L_0000024ea74c0478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ea742b130_0 .net "wea", 0 0, L_0000024ea74c0478;  1 drivers
S_0000024ea742a080 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000024ea7362760;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000024ea742a080
v0000024ea73caab0_0 .var/i "depth", 31 0;
TD_game.o_sin.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000024ea73caab0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000024ea73caab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024ea73caab0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000024ea742a210 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000024ea7362760;
 .timescale -9 -12;
L_0000024ea73b5d10 .functor BUFZ 11, v0000024ea73cabf0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000024ea73cabf0_0 .var "douta_reg", 10 0;
S_0000024ea742ab70 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000024ea7362760;
 .timescale -9 -12;
S_0000024ea742a3a0 .scope module, "p_cos" "xilinx_single_port_ram_read_first" 3 55, 4 10 0, S_0000024ea73cb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000024ea73b2a50 .param/str "INIT_FILE" 0 4 14, "data/cos.mem";
P_0000024ea73b2a88 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000000000000101101000>;
P_0000024ea73b2ac0 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000024ea73b2af8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001011>;
v0000024ea742c7b0 .array "BRAM", 0 359, 10 0;
v0000024ea742bef0_0 .net "addra", 8 0, v0000024ea7434150_0;  1 drivers
v0000024ea742b3b0_0 .net "clka", 0 0, o0000024ea73d4148;  alias, 0 drivers
L_0000024ea74c00d0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea742bd10_0 .net "dina", 10 0, L_0000024ea74c00d0;  1 drivers
v0000024ea742b810_0 .net "douta", 10 0, L_0000024ea73b5df0;  alias, 1 drivers
L_0000024ea74c0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742cc10_0 .net "ena", 0 0, L_0000024ea74c0160;  1 drivers
v0000024ea742cb70_0 .var "ram_data", 10 0;
L_0000024ea74c01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742ccb0_0 .net "regcea", 0 0, L_0000024ea74c01a8;  1 drivers
v0000024ea742b270_0 .net "rsta", 0 0, o0000024ea73d4268;  alias, 0 drivers
L_0000024ea74c0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ea742ba90_0 .net "wea", 0 0, L_0000024ea74c0118;  1 drivers
S_0000024ea742ad00 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000024ea742a3a0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000024ea742ad00
v0000024ea742c530_0 .var/i "depth", 31 0;
TD_game.p_cos.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000024ea742c530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000024ea742c530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024ea742c530_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000024ea742ae90 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000024ea742a3a0;
 .timescale -9 -12;
L_0000024ea73b5df0 .functor BUFZ 11, v0000024ea742cd50_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000024ea742cd50_0 .var "douta_reg", 10 0;
S_0000024ea742a530 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000024ea742a3a0;
 .timescale -9 -12;
S_0000024ea742a6c0 .scope module, "p_sin" "xilinx_single_port_ram_read_first" 3 71, 4 10 0, S_0000024ea73cb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 11 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 11 "douta";
P_0000024ea73628f0 .param/str "INIT_FILE" 0 4 14, "data/sin.mem";
P_0000024ea7362928 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000000000000101101000>;
P_0000024ea7362960 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_0000024ea7362998 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001011>;
v0000024ea742c670 .array "BRAM", 0 359, 10 0;
v0000024ea742be50_0 .net "addra", 8 0, v0000024ea7434150_0;  alias, 1 drivers
v0000024ea742c850_0 .net "clka", 0 0, o0000024ea73d4148;  alias, 0 drivers
L_0000024ea74c01f0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea742c990_0 .net "dina", 10 0, L_0000024ea74c01f0;  1 drivers
v0000024ea742bf90_0 .net "douta", 10 0, L_0000024ea73b5610;  alias, 1 drivers
L_0000024ea74c0280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742cdf0_0 .net "ena", 0 0, L_0000024ea74c0280;  1 drivers
v0000024ea742b310_0 .var "ram_data", 10 0;
L_0000024ea74c02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea742b770_0 .net "regcea", 0 0, L_0000024ea74c02c8;  1 drivers
v0000024ea742bb30_0 .net "rsta", 0 0, o0000024ea73d4268;  alias, 0 drivers
L_0000024ea74c0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ea742c0d0_0 .net "wea", 0 0, L_0000024ea74c0238;  1 drivers
S_0000024ea742a850 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0000024ea742a6c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000024ea742a850
v0000024ea742c350_0 .var/i "depth", 31 0;
TD_game.p_sin.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000024ea742c350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000024ea742c350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024ea742c350_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000024ea742a9e0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_0000024ea742a6c0;
 .timescale -9 -12;
L_0000024ea73b5610 .functor BUFZ 11, v0000024ea742c5d0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000024ea742c5d0_0 .var "douta_reg", 10 0;
S_0000024ea7432910 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0000024ea742a6c0;
 .timescale -9 -12;
S_0000024ea73898d0 .scope module, "game_tb" "game_tb" 5 4;
 .timescale -9 -12;
v0000024ea74341f0_0 .var "btnc", 0 0;
v0000024ea7434330_0 .var "clk", 0 0;
    .scope S_0000024ea742a530;
T_4 ;
    %vpi_call/w 4 33 "$readmemh", P_0000024ea73b2a50, v0000024ea742c7b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024ea742ae90;
T_5 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea742cd50_0, 0, 11;
    %end;
    .thread T_5, $init;
    .scope S_0000024ea742ae90;
T_6 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742cd50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024ea742ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000024ea742cb70_0;
    %assign/vec4 v0000024ea742cd50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024ea742a3a0;
T_7 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea742cb70_0, 0, 11;
    %end;
    .thread T_7, $init;
    .scope S_0000024ea742a3a0;
T_8 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000024ea742ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000024ea742bd10_0;
    %load/vec4 v0000024ea742bef0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ea742c7b0, 0, 4;
T_8.2 ;
    %load/vec4 v0000024ea742bef0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024ea742c7b0, 4;
    %assign/vec4 v0000024ea742cb70_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024ea7432910;
T_9 ;
    %vpi_call/w 4 33 "$readmemh", P_0000024ea73628f0, v0000024ea742c670, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000024ea742a9e0;
T_10 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea742c5d0_0, 0, 11;
    %end;
    .thread T_10, $init;
    .scope S_0000024ea742a9e0;
T_11 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742c5d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024ea742b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024ea742b310_0;
    %assign/vec4 v0000024ea742c5d0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024ea742a6c0;
T_12 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea742b310_0, 0, 11;
    %end;
    .thread T_12, $init;
    .scope S_0000024ea742a6c0;
T_13 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000024ea742c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000024ea742c990_0;
    %load/vec4 v0000024ea742be50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ea742c670, 0, 4;
T_13.2 ;
    %load/vec4 v0000024ea742be50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024ea742c670, 4;
    %assign/vec4 v0000024ea742b310_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024ea73ae400;
T_14 ;
    %vpi_call/w 4 33 "$readmemh", P_0000024ea73c5ef0, v0000024ea73ca330, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000024ea73ae270;
T_15 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea73cb230_0, 0, 11;
    %end;
    .thread T_15, $init;
    .scope S_0000024ea73ae270;
T_16 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea73ca5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea73cb230_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000024ea73ca510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000024ea73ca470_0;
    %assign/vec4 v0000024ea73cb230_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024ea73b2730;
T_17 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea73ca470_0, 0, 11;
    %end;
    .thread T_17, $init;
    .scope S_0000024ea73b2730;
T_18 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea73cafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000024ea73ca970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000024ea73cb050_0;
    %load/vec4 v0000024ea73ca790_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ea73ca330, 0, 4;
T_18.2 ;
    %load/vec4 v0000024ea73ca790_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024ea73ca330, 4;
    %assign/vec4 v0000024ea73ca470_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024ea742ab70;
T_19 ;
    %vpi_call/w 4 33 "$readmemh", P_0000024ea73ae590, v0000024ea73cac90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000101100111 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000024ea742a210;
T_20 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea73cabf0_0, 0, 11;
    %end;
    .thread T_20, $init;
    .scope S_0000024ea742a210;
T_21 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea73cabf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024ea742bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000024ea742bc70_0;
    %assign/vec4 v0000024ea73cabf0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024ea7362760;
T_22 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea742bc70_0, 0, 11;
    %end;
    .thread T_22, $init;
    .scope S_0000024ea7362760;
T_23 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000024ea742b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000024ea742c8f0_0;
    %load/vec4 v0000024ea73cad30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ea73cac90, 0, 4;
T_23.2 ;
    %load/vec4 v0000024ea73cad30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024ea73cac90, 4;
    %assign/vec4 v0000024ea742bc70_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024ea73cb2f0;
T_24 ;
    %wait E_0000024ea73d14f0;
    %load/vec4 v0000024ea742c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ea74339d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ea7434b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ea742cad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024ea742cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024ea742b4f0_0, 0;
    %pushi/vec4 100, 0, 11;
    %assign/vec4 v0000024ea7433cf0_0, 0;
    %pushi/vec4 100, 0, 11;
    %assign/vec4 v0000024ea7433a70_0, 0;
    %pushi/vec4 300, 0, 11;
    %assign/vec4 v0000024ea742b9f0_0, 0;
    %pushi/vec4 100, 0, 11;
    %assign/vec4 v0000024ea742c2b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000024ea7434150_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000024ea742c210_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b950_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b8b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742bbd0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b090_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000024ea74339d0_0;
    %load/vec4 v0000024ea7434b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024ea742cad0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b950_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b8b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742bbd0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b090_0, 0;
    %load/vec4 v0000024ea742b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000024ea742cf30_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024ea742cf30_0, 0;
T_24.7 ;
    %load/vec4 v0000024ea742cf30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024ea7433930_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ea74339d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ea742cad0_0, 0;
T_24.8 ;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0000024ea7433930_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ea742cad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ea7434b50_0, 0;
T_24.10 ;
    %load/vec4 v0000024ea7433cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.15, 4;
    %load/vec4 v0000024ea7433a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.14, 9;
    %load/vec4 v0000024ea7434150_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.16, 5;
    %load/vec4 v0000024ea7434150_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.16;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0000024ea742b4f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ea742b4f0_0, 0;
T_24.12 ;
    %load/vec4 v0000024ea742b4f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.17, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024ea742cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ea742cad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ea7434b50_0, 0;
T_24.17 ;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.22, 4;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.22;
    %flag_set/vec4 8;
    %jmp/1 T_24.21, 8;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.23, 4;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.23;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.21;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v0000024ea7434150_0;
    %assign/vec4 v0000024ea7434150_0, 0;
    %jmp T_24.20;
T_24.19 ;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.24, 4;
    %load/vec4 v0000024ea7434150_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000024ea7434150_0, 0;
    %load/vec4 v0000024ea7434150_0;
    %pad/u 32;
    %cmpi/e 359, 0, 32;
    %jmp/0xz  T_24.26, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000024ea7434150_0, 0;
T_24.26 ;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v0000024ea7433b10_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.28, 4;
    %load/vec4 v0000024ea7434150_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000024ea7434150_0, 0;
    %load/vec4 v0000024ea7434150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.30, 4;
    %pushi/vec4 360, 0, 9;
    %assign/vec4 v0000024ea7434150_0, 0;
T_24.30 ;
T_24.28 ;
T_24.25 ;
T_24.20 ;
    %load/vec4 v0000024ea7434dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.32, 8;
    %load/vec4 v0000024ea7434bf0_0;
    %pad/u 11;
    %load/vec4 v0000024ea742c490_0;
    %mul;
    %assign/vec4 v0000024ea742b950_0, 0;
    %load/vec4 v0000024ea7434bf0_0;
    %pad/u 11;
    %load/vec4 v0000024ea7434d30_0;
    %mul;
    %assign/vec4 v0000024ea742b8b0_0, 0;
    %load/vec4 v0000024ea7434bf0_0;
    %pad/u 11;
    %load/vec4 v0000024ea742b590_0;
    %mul;
    %assign/vec4 v0000024ea742bbd0_0, 0;
    %load/vec4 v0000024ea7434bf0_0;
    %pad/u 11;
    %load/vec4 v0000024ea742b630_0;
    %mul;
    %assign/vec4 v0000024ea742b090_0, 0;
    %jmp T_24.33;
T_24.32 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b950_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b8b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742bbd0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024ea742b090_0, 0;
T_24.33 ;
    %load/vec4 v0000024ea7433cf0_0;
    %load/vec4 v0000024ea742b950_0;
    %add;
    %assign/vec4 v0000024ea7433cf0_0, 0;
    %load/vec4 v0000024ea7433a70_0;
    %load/vec4 v0000024ea742b8b0_0;
    %add;
    %assign/vec4 v0000024ea7433a70_0, 0;
    %load/vec4 v0000024ea7434150_0;
    %assign/vec4 v0000024ea7434290_0, 0;
    %load/vec4 v0000024ea742b9f0_0;
    %load/vec4 v0000024ea742bbd0_0;
    %add;
    %assign/vec4 v0000024ea742b9f0_0, 0;
    %load/vec4 v0000024ea742c2b0_0;
    %load/vec4 v0000024ea742b090_0;
    %add;
    %assign/vec4 v0000024ea742c2b0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000024ea73898d0;
T_25 ;
    %delay 10000, 0;
    %load/vec4 v0000024ea7434330_0;
    %nor/r;
    %store/vec4 v0000024ea7434330_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024ea73898d0;
T_26 ;
    %vpi_call/w 5 31 "$dumpfile", "game.vcd" {0 0 0};
    %vpi_call/w 5 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024ea73898d0 {0 0 0};
    %vpi_call/w 5 33 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ea7434330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024ea74341f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ea74341f0_0, 0, 1;
    %delay 20000, 0;
    %delay 10000000, 0;
    %vpi_call/w 5 41 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 5 42 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "src/game.sv";
    "src/xilinx_single_port_ram_read_first.v";
    "sim/game_tb.sv";
