// Seed: 4121605299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_2 = 1 - 1;
  wire id_9;
  integer id_10;
  wire id_11;
  wire id_12;
  assign id_10 = "" - -1;
  tri0 id_13 = 1 - id_3;
endmodule
module module_1 (
    output tri0  id_0,
    id_7,
    output wand  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  tri0  id_5
);
  assign id_3 = +id_5;
  assign id_0 = id_7;
  assign id_1 = ~-1;
  wire id_8;
  integer id_9 = -1;
  wire id_10;
  and primCall (id_1, id_10, id_4, id_5, id_9, id_8, id_2, id_7);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10
  );
  assign modCall_1.id_10 = 0;
endmodule
