[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC27714DR production of TEXAS INSTRUMENTS from the text:7 VDD\n1 HI\n2 LI\n3 VSS\n4 EN/NC 5COM13\n12\n11HB\nHO\nHS\nRLORHOUCC27714\n6LOLoad10 k:\n10 k:CBOOT\nQ1\nQ2RBOOT\nCVDD\nCHICLIRLIRHIController\nVSSPWM2PWM1\nENRBIASBias\nDBOOTUp to 600 V\n507090110130150170190210230250\n±40 ±20 0 20 40 60 80 100 120Propagation Delay (ns) \nTemperature ( \x83C) Competitor\nTI\nC037 \nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nUCC27714 High-Speed, 600-VHigh-Side Low-Side GateDriver\nwith4-APeakOutput\n11Features\n1•High-Side, Low-Side Configuration, with\nIndependent Inputs\n•Fully Operational upto600V(HSPin)\n•Floating Channel Designed forBootstrap\nOperation\n•Peak Output Current Capability of4-ASink 4-A\nSource atVDD =15V\n•Best-In-Class Propagation Delay (125-ns\nMaximum)\n•Best-In-Class Delay Matching (20-ns Maximum)\n•TTL andCMOS Compatible Input Logic\n•VDD Bias Supply Range of10Vto20V\n•Bias UVLO Protection forBoth Channels\n•Rail-to-Rail Drive\n•Robust Operation Under Negative Voltage\nTransients\n•High dv/dt Immunity (HSPin)\n•Separated Grounds forLogic (VSS) andDriver\n(COM) with Capability toSustain Voltage\nDifference\n•Optional Enable Function (Pin 4)\n•Outputs Held inLOW when Inputs Floating\n•Inputs andEnable PinVoltage Levels Not\nRestricted byVDD PinBias Supply Voltage\n•High andLow Voltage Pins Separated for\nMaximum Creepage andClearance\n•Negative Voltage Handling Capability onInput and\nEnable Pins(1) Forallavailable packages, seetheorderable addendum at\ntheendofthedatasheet.2Applications\n•Half-Bridge andFull-Bridge Converters inOffline\nACandDCPower Supplies\n•High-Density Switching Power Supplies for\nServer, Telecom, ITandIndustrial Infrastructure\n•Solar Inverters, Motor Drive andUPS\n3Description\nUCC27714 isa600-V high-side, low-side gate driver\nwith 4-A source and 4-A sink current capability,\ntargeted todrive power MOSFETs orIGBTs. The\ndevice comprises ofone ground-referenced channel\n(LO) andonefloating channel (HO) which isdesigned\nforoperating with bootstrap supplies. The device\nfeatures excellent robustness and noise immunity\nwith capability tomaintain operational logic at\nnegative voltages ofupto–8VDConHSpin(atVDD\n=12V).\nThe device accepts awide range bias supply input\nfrom 10Vto20Vand offers UVLO protection for\nboth theVCC andHBbias supply pins. UCC27714 is\navailable inSOIC-14 package and rated tooperate\nfrom –40°Cto125°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nUCC27714 SOIC (14) 3.91 mm×8.65 mm\nSimplified Schematic\nTypical Propagation Delay Comparison\n2UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings ............................................................ 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Requirements ................................................ 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 157.4 Device Functional Modes ........................................ 21\n8Application andImplementation ........................ 27\n8.1 Application Information ............................................ 27\n8.2 Typical Application ................................................. 27\n9Power Supply Recommendations ...................... 35\n10Layout ................................................................... 35\n10.1 Layout Guidelines ................................................. 35\n10.2 Layout Example .................................................... 35\n11Device andDocumentation Support ................. 36\n11.1 Device Support .................................................... 36\n11.2 Trademarks ........................................................... 36\n11.3 Electrostatic Discharge Caution ............................ 36\n11.4 Glossary ................................................................ 36\n11.5 Receiving Notification ofDocumentation Updates 36\n11.6 Community Resources .......................................... 36\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 37\n4Revision History\nChanges from Revision A(August 2015) toRevision B Page\n•Changed MAX Supply voltage from 18Vto17V.................................................................................................................. 5\n•Changed MAX Driver bootstrap voltage from 18Vto17V................................................................................................... 5\n•Changed MAX Bootstrap pinvoltage from 18Vto17V........................................................................................................ 5\n•Changed MAX Input voltage with respect toVSS from 18Vto17V................................................................................... 5\n•Added 40nsNOM totONTiming Requirements. .................................................................................................................... 7\n•Added 40nsNOM totOFFTiming Requirements. .................................................................................................................. 7\n•Deleted 18-V reference from allTypical Characteristics images............................................................................................ 8\n•Changed Negative Voltage Chart Time vsNegative Voltage image. .................................................................................. 26\n•Added Increase RHOandRLO,Reduce HSdV/dt image anddescription. ........................................................................... 31\n•Added LOandHOOvershoot andUndershoot section. ...................................................................................................... 32\nChanges from Original (August, 2015) toRevision A Page\n•Changed marketing status from Product preview toFinal. ................................................................................................... 1\n`\nHI\nLI\nVSS\nEN/NC\nCOM\nLO\nVDDNC\nHB\nHO\nHS\nNC\nNC\nNC1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8\n3UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDPackage\n14-Pin SOIC\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nCOM 5 – Return forlow-side driver output.\nEN/NC 4 IEnable input forhigh-side andlow-side driver. This pinbiased LOW, disables both HOand\nLOregardless ofHIandLIstate, This pinbiased high orfloating enables both HOandLO.\nHB 13 IHigh-side floating supply. Bypass thispintoHSwith asuitable capacitor tosustain boot-\nstrap circuit operation inthedesired application, typically 10×bigger than gate capacitance.\nHI 1 I Logic input forhigh-side driver. IfHIisunbiased orfloating, HOisheld low.\nHO 12 O High-side driver output.\nHS 11 – Return forhigh-side floating supply.\nLI 2 I Logic input forlow-side driver. IfLIisunbiased orfloating, LOisheld low.\nLO 6 O Low-side driver output.\nNC 8,9,10,14 – Noconnection.\nVDD 7 IBias supply input. Power supply fortheinput logic side ofthedevice andalso low-side driver\noutput. Bypass thispintoVSS with typical 1-µFSMD capacitor (typically CVDDneeds tobe\n10×CBOOT ).Ifshunt resistor used between COM andVSS, then also bypass thispinto\nCOM with 1-µFSMD capacitor.\nVSS 3 – Logic ground.\n4UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) See Packaging Section ofthedatasheet forthermal limitations andconsiderations ofpackages.\n(3) Themaximum voltage ontheInput pins isnotrestricted bythevoltage ontheVDD pin.\n(4) Values areverified bycharacterization onbench.6Specifications\n6.1 Absolute Maximum Ratings(1)(2)\nOver operating free-air temperature range (unless otherwise noted), allvoltages arewith respect toCOM (unless otherwise\nnoted), currents arepositive intoandnegative outofthespecified terminal.(1)\nMIN MAX UNIT\nVIN Input voltage rangeHI,LI,EN(3)with respect toVSS –5 20 V\nVDD supply voltage –0.3 20 V\nHB –0.3 640 V\nHB-HS –0.3 20 V\nVOUTOutput voltage range, HODC HS–0.3 HB+0.3 V\nTransient, less than 100ns(4)HS–2 HB+0.3 V\nOutput voltage range, LODC –0.3 VDD +0.3 V\nTransient, less than 100ns(4)–2 VDD +0.3 V\nLogic ground, With respect toCOM –7 6 V\nLogic ground, VDD-VSS –0.3 20 V\nIOUT Output current, HO, LO,IOUT_PULSED (100 ns) ±4 A\nIOUT Output current, HO, LO,IOUT_DC 0.25 A\ndVHS/dt Allowable offset supply voltage transient –50 50 V/ns\nLead temperature (soldering, 10second) 300 °C\nTJ Junction temperature range –40 150 °C\nTstg Storage temperature range -65 150 °C\n5UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) These devices aresensitive toelectrostatic discharge; follow proper device handing procedures6.2 ESD Ratings\nVALUE UNIT\nV(ESD)(1)Electrostatic dischargeHuman body model, HBM ±1400 V\nCharge device model, CDM ±500 V\n(1) Logic operational forHSof–8Vto600VatHB–HS=12V\n(2) AtVDD –COM =10V\n(3) AtVDD –COM =15V6.3 Recommended Operating Conditions\nAllvoltages arewith respect toCOM, –40°C<TJ<125°C,currents arepositive into, negative outofthespecified terminals\nMIN NOM MAX UNIT\nVDD Supply voltage 10 17 V\nHB-HS Driver bootstrap voltage 10 17 V\nHS Source terminal voltage(1)–8 600 V\nHB Bootstrap pinvoltage HS+10 HS+17 V\nHI,LI,EN Input voltage with respect toVSS –4 17 V\nVSS Logic ground –6(2)5(3)V\nTJ Junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)UCC27714\nUNIT D(SOIC)\nPINS\nRθJA Junction-to-ambient thermal resistance 72.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 31.8 °C/W\nRθJB Junction-to-board thermal resistance 26.5 °C/W\nψJT Junction-to-top characterization parameter 3.6 °C/W\nψJB Junction-to-board characterization parameter 26.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n6UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) ROHrepresents on-resistance ofonly theP-Channel MOSFET device inpull-up structure ofUCC27714 output stage. Refer toOutput\nStage\n(2) Ensured byDesign, Nottested inproduction6.5 Electrical Characteristics\nAtVDD =VHB =15V,VSS =VHS =0,allvoltages arewith respect toCOM, noload onLOandHO, –40°C<TJ<125°C,\ncurrent arepositive intoandnegative outofthespecified terminal, over operating free-air temperature range (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY BLOCK\nVVDD(on) turn-on threshold voltage ofVDD 8.4 9.1 9.8 V\nVVDD(off) turn-off threshold voltage ofVDD 7.9 8.6 9.3 V\nVVDD(hys) Hysteresis ofVDD 0.4 0.5 - V\nVVHB(on)turn-on threshold voltage ofVHB-\nVHS7.7 8.3 9.0 V\nVVHB(off)turn-off threshold voltage ofVHB-\nVHS6.7 7.25 8.05 V\nVVHB(hys) Hysteresis ofVHB-VHS 0.5 1.0 - V\nIQDDTotal quiescent VDD toVSS and\nCOM supply currentHI=LI=0Vor5V,DCon/off state 750 1050 µA\nIQCOM Quiescent VDD-COM supply current HI=LI=0Vor5V,DCon/off state 175 350 µA\nIQVSS Quiescent VDD-VSS supply current HI=LI=0Vor5V,DCon/off state 550 750 µA\nIQBS Quiescent HB-HS supply currentHI=0Vor5V,HOinDCon/off\nstate120 300 µA\nIBL Bootstrap Supply Leakage Current HB=HS=600V 20 µA\nINPUT AND ENABLE BLOCK\nVINH,VENHInput pin(HIorLI)andenable pin\n(EN) High threshold1.7 2.3 2.7 V\nVINL,VENLInput pin(HIorLI)andenable pin\n(EN) lowthreshold1.2 1.6 2.1 V\nVINHYS ,\nVENHYSInput pin(HIorLI)andenable pin\n(EN) threshold hysteresis0.7 V\nIINL HI,LIinput lowbias current HI,LI=0V -5 0 5 µA\nIINH HI,LIinput high bias current HI,LI=5V 3 65 µA\nIENL ENinput lowbias current VEN=0V -90 -50 µA\nIENH ENinput high bias current VEN=5V -65 -25 µA\nRHI Pull-down resistor onHIinput pin 400 kΩ\nRLI Pull-down resistor onLIinput pin 400 kΩ\nREN Pull-up resistor onenable pin 200 kΩ\nOUTPUT BLOCK\nVDD-VLOH LOoutput high voltage LI=5V,ILO=–20mA 70 120 mV\nVHB-VHOH HOoutput high voltage HI=5V,IHO=–20mA 70 120 mV\nVLOL LOoutput lowvoltage LI=0V,ILO=20mA 15 35 mV\nVHOL HOoutput lowvoltage HI=0V,IHO=20mA 20 40 mV\nRLOL,\nRHOL(1) LO,HOoutput pulldown resistance ILO=20mA, IHO=20mA 1.45 Ω\nRLOH,\nRHOHLO,HOoutput pullupresistance ILO=–20mA, IHO=–20mA 3.75 5.8 Ω\nIGPK-(2) HO. LOoutput lowshort circuit\npulsed currentHI=L=0V,HO=LO=15V,PW<\n10µs4 A\nIGPK+(2) HO. LOoutput high short circuit\npulsed currentHI=LI=5V,HO=LO=0V,PW<\n10µs4 A\nHI, LI\nHO, LOtPDLH tPDHLHI, LI\nLO\nHO\ntPDRM tPDFMtRISE tFALL50% 50%\n10%90% 90%\n10%\n7UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated6.6 Timing Requirements\nMIN NOM MAX UNIT\nDYNAMIC CHARACTERISTICS\ntPDLH Turn-on propagation delay, LItoLO,HItoHO, HS=COM =0Vor\nHS=600V90 125 ns\ntPDHL Turn-off propagation delay, LItoLO,HItoHO, HS=COM =0Vor\nHS=600V90 125 ns\ntPDRM Low-to-high delay matching, HS=COM =0V 20 ns\ntPDFM High-to-low delay matching, HS=COM =0V 20 ns\ntRISE Turn-on risetime, 10% to90%, HO/LO with 1000-pF load 15 30 ns\ntFALL Turn-off falltime, 90% to10%, HO/LO with 1000-pF load 15 30 ns\ntON Minimum HI/LI ONpulse thatchanges output state, 0-Vto5-Vinput\nsignal onHIandLIpins40 100 ns\ntOFF Minimum HI/LI OFF pulse thatchanges output state, 5-Vto0-Vinput\nsignal onHIandLIpins40 100 ns\nFigure 1.Typical Test Timing Diagram\nTemperature ( qC)Turn ON Delay Matching t PDRM (ns)\n-40-20020406080100120036912151821242730\nVDD = 10 V\nVDD = 15 V\nTemperature ( qC)Turn OFF Delay Matching t PDRM (ns)\n-40-20020406080100120036912151821242730\nVDD = 10 V\nVDD = 15 V\nTemperature ( qC)High Side t PDLH (ns)\n-40-2002040608010012060708090100\nVDD = 10 V\nVDD = 15 V\nTemperature ( qC)High Side t PDHL (ns)\n-40-2002040608010012060708090100\nVDD=10 V\nVDD= 15 V\nTemperature ( qC)Low Side t PDLH (ns)\n-40-2002040608010012060708090100110\nVDD = 10 V\nVDD = 15 V\n60708090100110\n±40 ±20 0 20 40 60 80 100 120Low side tPDHL (ns) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC00\n8UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 2.Low-Side, Turn-On Propagation Delay vs\nTemperatureFigure 3.Low-Side, Turn-Off Propagation Delay vs\nTemperature\nFigure 4.High-Side, Turn-On Propagation Delay vs\nTemperatureFigure 5.High-Side, Turn-Off Propagation Delay vs\nTemperature\nFigure 6.Turn-On Delay Matching vsTemperature Figure 7.Turn-Off Delay Matching vsTemperature\nTemperature ( qC)HO tRISE (ns)\n-40-20020406080100120345678910\nVDD=10 V\nVDD=15 V\nTemperature ( qC)HO tFALL (ns)\n-40-20020406080100120345678910\nVDD=10 V\nVDD=15 V\nTemperature ( qC)LO tRISE (ns)\n-40-2002040608010012045678910\nVDD=10 V\nVDD=15 V\nTemperature ( qC)LO tFALL (ns)\n-40-2002040608010012045678910\nVDD=10 V\nVDD=15 V\nTemperature ( qC)High Side t PDLH (ns)\n-40-200204060801001205060708090100110120\nD030HS = 0 V\nHS = 400 V\nHS = 600 V\nTemperature ( qC)High Side t PDHL (ns)\n-40-200204060801001205060708090100110120\nD031HS = 0 V\nHS = 400 V\nHS = 600 V\n9UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 8.High-Side, Turn-On Propagation Delay vs\nTemperatureFigure 9.High-Side, Turn-Off Propagation Delay vs\nTemperature\nFigure 10.LORise Time with 1000-pF Load vsTemperature Figure 11.LOFallTime with 1000-pF Load vsTemperature\nFigure 12.HORise Time with 1000-pF Load vsTemperature Figure 13.HOFallTime with 1000-pF Load vsTemperature\n0.00.30.60.91.21.5\n±40 ±20 0 20 40 60 80 100 120VVDD_HYS (V) \nTemperature ( \x83C) VDD_UVLO_HYS\nC013 \n0.00.30.60.91.21.5\n 40  20 0 20 40 60 80 100 120VVHB_HYS (V) \nTemperature ( \x83C) HB_UVLO_HYS\nC016 \n7.07.58.08.59.0\n 40  20 0 20 40 60 80 100 120VVHB_ON (V) \nTemperature ( \x83C) HB_UVLO_ON\nC014 \n7.07.58.08.59.0\n 40  20 0 20 40 60 80 100 120VVHB_OFF (V) \nTemperature ( \x83C) HB_UVLO_OFF\nC015 \n8.08.59.09.510.0\n 40  20 0 20 40 60 80 100 120VVDD_OFF (V) \nTemperature ( \x83C) UVLO OFF of VDD\nC012 \n8.08.59.09.510.0\n±40 ±20 0 20 40 60 80 100 120VVDD_ON (V) \nTemperature ( \x83C) UVLO ON of VDD\nC011 \n10UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 14.VDD UVLO OnThreshold vsTemperature Figure 15.VDD UVLO OffThreshold vsTemperature\nFigure 16.VHB-VHS UVLO OnThreshold vsTemperature Figure 17.VHB-VHS UVLO OffThreshold vsTemperature\nFigure 18.VDD UVLO Hysteresis vsTemperature Figure 19.VHB-VHS UVLO Hysteresis vsTemperature\nTemperature ( qC)VHOL (mV)\n-40-20020406080100120101520253035404550\nVDD=10 V\nVDD=15 V\n5060708090100110\n±40 ±20 0 20 40 60 80 100 120VDD-VLOH (mV) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC02\nTemperature ( qC)VLOL (mV)\n-40-20020406080100120101520253035404550\nVDD= 10 V\nVDD= 15 V\n0.40.60.81.0\n 40  20 0 20 40 60 80 100 120VINHYS, VENHYS (V) \nTemperature ( \x83C) HI\nLI\nEN\nC020 \n1.41.51.61.71.8\n±40 ±20 0 20 40 60 80 100 120VINL, VENL (V) \nTemperature ( \x83C) HI\nLI\nEN\nC019 \n2.02.12.22.32.42.5\n±40 ±20 0 20 40 60 80 100 120VINH, VENH (V) \nTemperature ( \x83C) HI\nLI\nEN\nC017 \n11UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 20.HI/LI/EN PinHigh Threshold vsTemperature Figure 21.HI/LI/EN PinLow Threshold vsTemperature\nFigure 22.HI/LI/EN PinHysteresis vsTemperature\nFigure 23.LOOutput Low Voltage with 20-mA Load vs\nTemperature\nFigure 24.LOOutput High Voltage with 20-mA Load vs\nTemperatureFigure 25.HOOutput Low Voltage with 20-mA Load vs\nTemperature\n2.02.53.03.54.04.55.0\n 40  20 0 20 40 60 80 100 120RHOH (\x9f) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC02\n5060708090100110\n±40 ±20 0 20 40 60 80 100 120EN_ON_Delay (ns) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC02\n0.00.20.40.60.81.01.2\n±40 ±20 0 20 40 60 80 100 120RHOL (\x9f) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC02\n2.02.53.03.54.04.55.05.56.0\n 40  20 0 20 40 60 80 100 120RLOH (\x9f) \nTemperature ( \x83C) VDD=10V\nVDD=15V\nC02\nTemperature ( qC)VHB - VHOH (mV)\n-40-20020406080100120405060708090100\nVDD= 10 V\nVDD= 15 V\nTemperature ( qC)RLOL (:)\n-40-2002040608010012000.20.40.60.811.2\nVDD=10 V\nVDD=15 V\n12UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 26.HOOutput High Voltage with 20-mA Load vs\nTemperatureFigure 27.LOOutput Pull-Down Resistance vsTemperature\nFigure 28.HOOutput Pull-Down Resistance vsTemperature Figure 29.LOOutput Pull-Up Resistance vsTemperature\nFigure 30.HOOutput Pull-Up Resistance vsTemperature Figure 31.ENONResponse Time vsTemperature\n100120140160180200220240260280300\n±40 ±20 0 20 40 60 80 100 120IQBS (µA) \nTemperature ( \x83C) Quiescent HB to HS current\nC036 \n0.02.04.06.08.010.012.014.016.018.020.0\n±40 ±20 0 20 40 60 80 100 120IBL (µA) \nTemperature ( \x83C) Bootstrap Supply Leakage Current\nC035 \n20406080100120140160180200\n±40 ±20 0 20 40 60 80 100 120IQCOM (µA) \nTemperature ( \x83C) Quiescent VDD to COM current\nC033 \n400420440460480500520540560580600\n±40 ±20 0 20 40 60 80 100 120IQVSS (µA) \nTemperature ( \x83C) Quiescent VDD to VSS current\nC034 \nTemperature ( qC)EN_OFF_Delay (ns)\n-40-200204060801001205060708090100110\nVDD=10 V\nVDD=15 V\n500530560590620650680710740770800\n±40 ±20 0 20 40 60 80 100 120IQDD (µA) \nTemperature ( \x83C) Quiescent VDD to VSS & COM\nC032 \n13UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 32.ENOFF Response Time vsTemperatureFigure 33.Total Quiescent VDD toVSS andCOM Supply\nCurrent vsTemperature\nFigure 34.Quiescent VDD toCOM Supply Current vs\nTemperatureFigure 35.Quiescent VDD toVSS Supply Current vs\nTemperature\nFigure 36.Bootstrap Supply Leakage Current vs\nTemperatureFigure 37.Total Quiescent HBtoHSSupply Current\n4\n1\n2\n3400 k\rVSS/COM Level \nShift40 ns \nDelay200 k\rVDD\n400 k\rVSS/HS Level \nShift40 ns \nDelay VSS/HS Level \nShiftVHB\nUVLO\nVDD-VSS\nUVLO\nVSSR\nR\nSR\nQEN/NC\nHI\nLI\nVSS13\n12\n11\n7\n6\n5HB \nHO\nHS\nVDD\nLO\nCOM\n14UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nHigh-current, gate-driver devices arerequired inswitching power applications foravariety ofreasons. Inorder to\nimplement fastswitching ofpower devices andreduce associated switching power losses, apowerful gate-driver\ndevice isemployed between thePWM output ofcontrol devices and thegates ofthepower semiconductor\ndevices. Further, gate-driver devices areindispensable when having thePWM controller device directly drive the\ngates oftheswitching devices issometimes notfeasible. Inthecase ofdigital power supply controllers, this\nsituation isoften encountered because thePWM signal from thedigital controller isoften a3.3-V logic signal\nwhich isnotcapable ofeffectively turning onapower switch.\nInbridge topologies, likehard-switch halfbridge, hard-switch fullbridge, half-bridge and full-bridge LLC, phase-\nshift fullbridge, 2-transistor forward, thesource andemitter pinofthetop-side power MOSFET andIGBT switch\nisreferenced toanode whose voltage changes dynamically; that is,notreferenced toafixed potential, so\nfloating-driver devices arenecessary inthese topologies.\nThe UCC27714 isahigh-side and low-side driver dedicated foroffline AC-to-DC power supplies and inverters.\nThe high side isafloating driver that canbebiased effectively using abootstrap circuit, and canhandle upto\n600-V. Thedriver includes anenable anddisable function, andcanbeused with 100% duty cycle aslong asHB-\nHScanbeabove UVLO ofthehigh side.\nThe device features industry best-in-class propagation delays anddelay matching between both channels aimed\natminimizing pulse distortion inhigh-frequency switching applications. Each channel iscontrolled byits\nrespective input pins (HIandLI),allowing fullandindependent flexibility tocontrol onandoffstate oftheoutput.\nThe UCC27714 includes protection features wherein theoutputs areheld lowwhen inputs arefloating orwhen\ntheminimum input pulse width specification isnotmet. The driver inputs areCMOS andTTL compatible foreasy\ninterface todigital power controllers and analog controllers alike. Anoptional enable and disable function is\nincluded inPin4oftheUCC27714. The pinisinternally pulled toVDD foractive-high logic andcanbeleftopen\n(NC) forstandard operation when outputs areenable bydefault. Ifthepinispulled toGND, then outputs are\ndisabled.\n7.2 Functional Block Diagram\nFigure 38.UCC27714 Block Diagram\n15UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 VDD andUnder Voltage Lockout\nThe UCC27714 has aninternal under voltage-lockout (UVLO) protection feature onthesupply circuit blocks\nbetween VDD and VSS pins, aswell asbetween HBand HSpins. When VDD bias voltage islower than the\nVVDD(on) threshold atdevice start-up orlower than VVDD(off) after start-up, theVDD UVLO feature holds both the\nLOand HOoutputs LOW, regardless ofthestatus oftheHIand LIinputs. Ontheother hand, ifHB-HS bias\nsupply voltage islower than theVVHB(on) threshold atstart-up orVVHB(off) after start-up, theHB-HS UVLO feature\nonly holds HOtoLOW, regardless ofthestatus oftheHI.The LOoutput status isnotaffected bytheHB-HS\nUVLO feature (see Table 1and Table 2).This allows theLOoutput toturn-on and re-charge theHB-HS\ncapacitor using theboot-strap circuit andthus allows HB-HS bias voltage tosurpass theVVHB(on) threshold.\nBoth theVDD and VHB UVLO protection functions areprovided with ahysteresis feature. This hysteresis\nprevents chatter when there isground noise from thepower supply. Also thisallows thedevice toaccept asmall\ndrop inthebias voltage which isbound tohappen when thedevice starts switching and quiescent current\nconsumption increases instantaneously, aswell aswhen theboot-strap circuit charges theHB-HS capacitor\nduring thefirstinstance ofLOturn-on causing adrop inVDD voltage.\nThe UVLO circuit ofVDD-VSS andHB-HS inUCC27714 generate internal signals toenable/disable theoutputs\nafter UVLO_ON/UVLO_OFF thresholds are crossed respectively (please refer toFigure 39).Design\nconsiderations indicate that theUVLO propagation delay before theoutputs areenabled and disabled canvary\nfrom 10μsto70μs.\nSpecial attention must bepaid tothesituation when theVDD-VSS voltage drops rapidly, during abnormal\ncondition tests such aspin-to-pin shorting. IfVDD-VSS voltage drops from VDD (OFF) toa4-Vlevel inatime that\nisless than thepropagation delay, then there isachance fortheHOand LOoutputs tobelatched inthe\nincumbent state prior totheUVLO incident. ForUVLO_OFF logic block tobeeffective inturning offtheoutputs,\ntheVDD-VSS bias voltage must beatleast 4V.Hence, itisrecommended thatVDD pinvoltage isnotallowed to\ndipfrom VDD (OFF) to4Vin70μsorless.\nTable 1.VDD UVLO Feature Logic Operation\nCONDITION (VHB-VHS >VVHB, ONFOR ALL CASES\nBELOW)HI LI HO LO\nVDD-VSS <VVDD(on) during device start up H L L L\nVDD-VSS <VVDD(on) during device start up L H L L\nVDD-VSS <VVDD(on) during device start up H H L L\nVDD-VSS <VVDD(on) during device start up L L L L\nVDD-VSS <VVDD(off) after device start up H L L L\nVDD-VSS <VVDD(off) after device start up L H L L\nVDD-VSS <VVDD(off) after device start up H H L L\nVDD-VSS <VVDD(off) after device start up L L L L\nTable 2.VHB UVLO Feature Logic Operation\nCONDITION (VDD-VSS >VVDD,ON FOR ALL CASES\nBELOW)HI LI HO LO\nVHB-VHS <VVHB(on) during device start up H L L L\nVHB-VHS <VVHB(on) during device start up L H L H\nVHB-VHS <VVHB(on) during device start up H H L H\nVHB-VHS <VVHB(on) during device start up L L L L\nVHB-VHS <VVHB(off) after device start up H L L L\nVHB-VHS <VVHB(off) after device start up L H L H\nVHB-VHS <VVHB(off) after device start up H H L H\nVHB-VHS <VVHB(off) after device start up L L L L\nVDD\nHILI\nHB-HS\nHOLOVVDD(on)\nVVHB(on)VVDD(off)\n4 V\ntDelay tDelay\ntDelay\n16UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) ×=floating conditionFigure 39.Power-Up Driver\n7.3.2 Input andOutput Logic Table\nUCC27714 features independent inputs, HIand LI,forcontrolling thestate oftheoutputs, HO and LO,\nrespectively. The device does notinclude internal cross-conduction prevention logic andallows both HOandLO\noutputs tobeturned onsimultaneously (refer toTable 3).This feature allows ittobeused topologies such as2-\ntransistor forward.\nTable 3.Input/Output Logic Table(1)\n(Assuming noUVLO fault condition exists forVDD andVHB)\nEN/NC HI LI HO LO\nH L L L L\nH L H L H\nH H L H L\nH H H H H\nL Any Any L L\nAny × × L L\n× L L L L\n× L H L H\n× H L H L\n× H H H H\n7 V\n3\nVSS7VDD\n1HI\n2\n4LI\nEN/NC20 V 20 V\n17UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.3 Input Stage\nTheinput pins ofUCC27714 arebased onaTTL andCMOS compatible input-threshold logic thatisindependent\noftheVDD supply voltage. With typical high threshold (VINH)of2.3Vand typical lowthreshold (VINL)of1.6V,\nalong with very little temperature variation assummarized inFigure 20and Figure 21,theinput pins are\nconveniently driven with logic level PWM control signals derived from 3.3-V and 5-V digital power-controller\ndevices. Wider hysteresis (typically 0.7V)offers enhanced noise immunity compared totraditional TTL logic\nimplementations, where thehysteresis istypically less than 0.5V.UCC27714 also features tight control ofthe\ninput pinthreshold voltage levels which eases system design considerations andensures stable operation across\ntemperature.\nThe UCC27714 includes animportant feature: wherein, whenever anyoftheinput pins isinafloating condition,\ntheoutput oftherespective channel isheld inthelowstate. This isachieved using GND pull-down resistors on\nalltheinput pins (HI,LI),theinput impedance oftheinput pins (HI,LI)is400-kΩtypically, asshown inthedevice\nblock diagrams.\nThe UCC27714 input pins arecapable ofsustaining voltages higher than thebias voltage applied ontheVDD\npinofthedevice, aslong astheabsolute magnitude isless than therecommended operating condition\'s\nmaximum ratings. This features offers theconvenience ofdriving thePWM controller atahigher VDD bias\nvoltage than theUCC27714 helping toreduce gate charge related switching losses. This capability isenvisaged\ninUCC27714 byway oftwoESD diodes tiedback-to-front asshown inFigure 40.\nAdditionally, theinput pins are also capable ofsustaining negative voltages below VSS, aslong asthe\nmagnitude ofthenegative voltage isless than therecommended operating condition minimum ratings. Asimilar\ndiode arrangement exists between theinput pins andVSS asillustrated inFigure 40.\nThe input stage ofeach driver must bedriven byasignal with ashort riseorfalltime. This condition issatisfied\nintypical power supply applications, when theinput signals areprovided byaPWM controller orlogic gates with\nfast transition times. With aslow changing input voltage, theoutput ofdriver may switch repeatedly atahigh\nfrequency. While thewide hysteresis offered inUCC27714 definitely alleviates thisconcern over most other TTL\ninput threshold devices, extra care isnecessary inthese implementations. Iflimiting theriseorfalltimes tothe\npower device istheprimary goal, then anexternal resistance ishighly recommended between theoutput ofthe\ndriver andthepower device. This external resistor hastheadditional benefit ofreducing part ofthegate-charge\nrelated power dissipation inthegate-driver device package andtransferring itintotheexternal resistor itself. Ifan\nRCfilter istobeadded ontheinput pins forreducing theimpact ofsystem noise and ground bounce, thetime\nconstant oftheRCfilter must be20nsorless, forexample, 50Ωwith 220pFisanacceptable choice.\nFigure 40.Diode Structure ofInput Stage\n7\n7\n5Anti Shoot-\nThrough \nCircuitryROH\nROLRNMOS\nPull UpLO\nCOMVDD\nInput\nVoltage\n18UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.4 Output Stage\nThe UCC27714 device output stage features aunique architecture onthepullupstructure which delivers the\nhighest peak-source current when itismost needed during theMiller plateau region ofthepower-switch turn on\ntransition (when thepower switch drain orcollector voltage experiences dV/dt). The output stage pull-up\nstructure features aP-Channel MOSFET and anadditional N-Channel MOSFET inparallel. The function ofthe\nN-Channel MOSFET istoprovide abrief boost inthepeak sourcing current enabling fast turn on.This is\naccomplished bybriefly turning-on theN-Channel MOSFET during anarrow instant when theoutput ischanging\nstate from lowtohigh.\nThe ROHparameter (see Electrical Characteristics )isaDCmeasurement and itisrepresentative oftheon-\nresistance oftheP-Channel device only. This isbecause theN-Channel device isheld intheoffstate inDC\ncondition andisturned ononly foranarrow instant when output changes state from lowtohigh.\nNOTE\nThe effective resistance ofUCC27714 pull-up stage during theturn-on instant ismuch\nlower than what isrepresented byROHparameter.\nThe pull-down structure inUCC27714 issimply composed ofaN-Channel MOSFET. The ROLparameter (see\nElectrical Characteristics ),which isalso aDCmeasurement, isrepresentative oftheimpedance ofthepull-down\nstage inthedevice.\nEach output stage inUCC27714 iscapable ofsupplying 4-Apeak source and4-Apeak sink current pulses. The\noutput voltage swings between (VDD and COM) /(HB and HS) providing rail-to-rail operation, thanks tothe\nMOS-out stage which delivers very low drop-out. The low drop-out voltage issummarized inFigure 23,\nFigure 24,Figure 25andFigure 26\nFigure 41.Output Stage Structure\n19UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.5 Level Shift\nThe level shift circuit (refer totheFunctional Block Diagram )istheinterface from thehigh-side input tothehigh-\nside driver stage which isreferenced totheswitch node (HS). Itisapulsed generated level shifter. With aninput\nsignal thepulse generator generates "on" pulses based ontherising edge ofthesignal and "off" pulses based\nonthefalling edge. Onpulses andoffpulses turnoneach branch ofthelevel shifter sothatcurrent flows ineach\nbranch togenerate different voltages, which istransferred tothesetandreset signal inthehigh side. The signal\nisrebuilt bytheRSlatch inthehigh side domain. Thelevel shift allows control oftheHOoutput referenced tothe\nHSpinand provides excellent delay matching with thelow-side driver. The delay matching ofUCC27714 is\nsummarized inFigure 6andFigure 7.\nThelevel shifter inUCC27714 offers best-in-class capability while operating under negative voltage conditions on\nHSpin. The level shifter isable totransfer signals from theHIinput toHOoutput with only 4-V headroom\nbetween HBandCOM. Refer toOperation Under Negative HSVoltage Condition fordetailed explanations.\n7.3.6 Low Propagation Delays andTightly Matched Outputs\nThe UCC27714 features abest inclass, 90-ns (typical) propagation delay (refer toFigure 2,Figure 3,Figure 4\nand Figure 5)between input and output inhigh voltage 600-V driver, which goes tooffer thelowest level of\npulse-transmission distortion available intheindustry forhigh frequency switching applications.\nFigure 42.Turn-On Propagation Delay Figure 43.Turn-Off Propagation Delay\n12\n1120 V 20 V\n20 V13HB\nHO\nHS\n20 V 20 V\n20 V7\n6VDD\nLO\n5\nCOM7 V7 V700 V 20 V\n7 V\n3\nVSS7VDD\n1HI\n2\n4LI\nEN/NC20 V\n20UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.7 Parasitic Diode Structure inUCC27714\nFigure 44illustrates themultiple parasitic diodes involved intheESD protection components ofUCC27714\ndevice. This provides apictorial representation oftheabsolute maximum rating forthedevice.\nFigure 44.ESD Structure\n21UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Enable Function\nTheenable function isanextremely beneficial feature inapplications where theDC-to-DC controller islocated on\nthesecondary side, which isvery common with digital controllers. Inthese applications, itiseasy toturn offthe\ndriver signal inavery short time when critical faults such asprimary-side overcurrent occurs. The Enable\nFunction response time istypically around 80ns,refer toFigure 31,Figure 32andFigure 45.\nThe enable pincontrols both thehigh-side andlow-side driver-channel operation. The enable pinisbased ona\nnon-inverting configuration (active-high operation). Thus, when ENpinisdriven high thedriver isenabled and\nwhen ENpinisdriven lowthedriver outputs arelow. The ENpinisinternally pulled uptoVDD using 200-kΩ,\npull-up resistor asaresult ofwhich theoutputs ofthedevice areenabled inthedefault state. The ENpinisleft\nfloating orNotConnected (N/C) forstandard operation, where theenable feature isnotneeded. Care must be\ntaken nottoconnect theENpintoground, which permanently disables thedevice. Like theinput pins, theenable\npinisalso based onaTTL andCMOS compatible input-threshold logic thatisindependent ofthesupply voltage\nandiseffectively controlled using logic signal from 3.3-V and5-Vmicrocontrollers. The UCC27714 also features\ntight control oftheenable-function-threshold voltage levels which eases system design considerations and\nensures stable operation across temperature (refer toFigure 20andFigure 21).\nFigure 45.ENFunction Response Time\nHI, LI HI, LI\nHO, LO HO, LO<100 ns \x95 100 ns\ntPDLH\nHigh State\nHI, LI HI, LI\nHO, LO HO, LO<100 ns \x95100 ns\ntPDLH\nLow State\n22UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.2 Minimum Input Pulse Operation\nThe UCC27714 device hasaminimum turn-on, turn-off pulse transfer function totheoutput pinfrom theinput\npin.This function ensures UCC27714 isinthecorrect state when theinput signal isvery narrow. The function is\nsummarized inFigure 46andFigure 47.The100nsshown inFigure 46andFigure 47isensured bydesign.\nThe tONandtOFFparameters intheelectrical table arecharacterized byapplying a100-ns wide input pulses and\nmonitoring foracorresponding change ofstate intheoutputs.\nFigure 46.Minimum Turn-On Pulse\nFigure 47.Minimum Turn-Off Pulse\n7\n1\n2\n3\n4EN/NCUCC27714\nVSSLIHIVDD 13\n12\n11\n6\n5HB\nHO\nHS\nLO\nCOMBias\nHV\nQ1\nQ2RBOOT\nCVDDRBIAS\nCBOOTDBOOT\nLoad\n23UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.3 Operation with HOandLOOutputs High Simultaneously\nThe UCC27714 does nothave cross-conduction prevention logic, which isafeature thatdoes notallow both the\nhigh-side andlow-side outputs tobeinhigh state simultaneously. Insome power supply topologies, such astwo-\ntransistor forward, itisrequired forboth the high-side and low-side power switches tobeturned on\nsimultaneously. TheUCC27714 canhandle both HOandLOhigh condition atsame time aslong asthere areno\nbias supply UVLO fault conditions present. Figure 48illustrates themode ofoperation where both HOand LO\noutputs areinhigh state.\nFigure 48.Simultaneously Supported HOandLOHigh State\nThe circuit inFigure 49shows atwo-transistor forward converter circuit driven bytheUCC27714. This circuit\nrequires both outputs tobehigh orlowsimultaneously. The bootstrap capacitor would becharged with LOhigh\nstate only (HO low). Asthiswould decrease overall system efficiency twoadditional diode and twoadditional\ntransistors arerequired tocharge thebootstrap capacitor during LOandHOlowperiod.\nFigure 49.Two-Transistor Forward Converter Circuit\n12\n611\n5UCC27714\nLoadCurrent Path 1\nCurrent \nPath 2HO\nHS\nLO\nCOMLK1\nLK3\nLK4LK2QT\nQBVBUS+\n24UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.4 Operation Under 100% Duty Cycle Condition\nThe UCC27714 allows constant onorconstant offoperation (0% and/or 100% duty cycle) aslong astheVDD\nandVHB bias supplies aremaintained above theUVLO thresholds. This isachallenge when boot-strap supplies\nareused forVHB. However, when adedicated bias supply isused, constant onorconstant offconditions canbe\nsupported, refer toFigure 48.\n7.4.5 Operation Under Negative HSVoltage Condition\nAtypical half-bridge configuration with UCC27714 isshown inFigure 50.There areparasitic inductances inthe\npower circuit from diebonding andpinning inQT/QB andPCB tracks ofpower circuit, theparasitic inductances\narelabeled LK1,2,3,4 .\nDuring switching ofHScaused byturning offHO, thecurrent path ofpower circuit ischanged tocurrent path 2\nfrom current path 1.This isknown ascurrent commutation. The current across LK3,LK4and body diode ofQB\npulls HSlower than COM, likeshown inthewaveform inFigure 50.The negative voltage ofHSwith respect to\nCOM causes alogic error ofHOifthedriver cannot handle negative voltage ofHS. However, theUCC27724\noffers robust operation under these conditions ofnegative voltage onHS.\nFigure 50.HSNegative Voltage InHalf-Bridge Configuration\nHB\nHS\nVSSHB-VSS\n25UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThelevel shifter circuit isrespect toCOM (refer toFunctional Block Diagram ),thevoltage from HBtoCOM isthe\nsupply voltage oflevel shifter. Under thecondition ofHSisnegative voltage with respect toCOM, thevoltage of\nHB-COM isdecreased, asshown inFigure 51.There isaminimum operational supply voltage oflevel shifter, if\nthesupply voltage oflevel shifter istoolow, thelevel shifter cannot pass through HIsignal toHO. The minimum\nsupply voltage oflevel shifter ofUCC27714 is4V,sotherecommended HSspecification isdependent onHB-\nHS.Thespecification ofrecommended HSis–8VatHB–HS=12V.\nIngeneral, HScanoperate until -8Vwhen HB–HS=12VastheESD structure inFigure 44allows amaximum\nvoltage difference of20Vbetween both pins. IfHB-HS voltage isdifferent, theminimum HSvoltage changes\naccordingly.\nFigure 51.Level Shifter Supply Voltage with Negative HS\nNOTE\nLogic operational forHSof–8Vto600VatHB–HS=12V\nTime (ns)Negative Voltage (V)\n0100200300400500600700800900 1000-100-90-80-70-60-50-40-30-20-100\nNTSOA\n7 VDD\n1 HI\n2 LI\n3 VSS\n4 EN/NC 5COM13\n12\n11HB\nHO\nHSUCC27714\n6LOCBOOTCVDDRBIAS\n15 VBias\nProbe\nSingle Phase \nNegative \nVoltage \nGenerator+\n±15 V\n26UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe capability ofatypical UCC27714 device tooperate under anegative voltage condition inHSpinisreported\ninFigure 53.Thetestmethod andtypical failure mode areshown inFigure 52,where theHOoutput canbeseen\ntoflipfrom lowtohigh, even while theHIinput isheld low.\nFigure 52.Negative Voltage Test Method andTypical Failure Mode\nFigure 53.Negative Voltage Chart\nTime vsNegative Voltage\n27UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthefollowing Applications section isnotpart oftheTIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers\nare responsible fordetermining suitability ofcomponents fortheir purposes.\nCustomers should validate and test their design implementation toconfirm system\nfunctionality.\n8.1 Application Information\nToeffect fastswitching ofpower devices andreduce associated switching power losses, apowerful gate driver is\nemployed between thePWM output ofcontrollers andthegates ofthepower semiconductor devices. Also, gate\ndrivers areindispensable when itisimpossible forthePWM controller todirectly drive thegates oftheswitching\ndevices. With theadvent ofdigital power, thissituation willbeoften encountered because thePWM signal from\nthedigital controller isoften a3.3-V logic signal which cannot effectively turn onapower switch. Level shifting\ncircuitry isneeded toboost the3.3-V signal tothegate-drive voltage (such as12V)inorder tofully turn onthe\npower device and minimize conduction losses. Traditional buffer drive circuits based onNPN/PNP bipolar\ntransistors intotem-pole arrangement, being emitter follower configurations, prove inadequate with digital power\nbecause they lack level-shifting capability.\nGate drivers effectively combine both thelevel-shifting and buffer-drive functions. Gate drivers also find other\nneeds such asminimizing theeffect ofhigh-frequency switching noise bylocating thehigh-current driver\nphysically close tothepower switch, driving gate-drive transformers andcontrolling floating power-device gates,\nreducing power dissipation and thermal stress incontrollers bymoving gate charge power losses from the\ncontroller intothedriver.\n8.2 Typical Application\nThe circuit inFigure 54shows twoUCC27714 inaphase shifted fullbridge setup converting 370V–410VDC\ninto12Vwhile driving upto50-A output current. The UCC27524A drives thesecondary side. Allgate drivers are\ncontrolled bytheUCC28950 .Theleading legisshown indetail.\nFormore information, please refer toUCC27714EVM-551 .\nUCC289507\n1\n2\n3\n4PWM1\nPWM2\nVSS\nEN/NCUCC27714\nVSSLIHIVDD 13\n12\n11\n6\n5HB\nHO\nHS\nLO\nCOMBias\nHVDBOOT\n10K  RHI\nRLIQ1\nQ2\nENRBOOT\n10K  \n10K  Q3\nQ4RHO\nRLOHVPWM3\nPWM4\nUCC27524\n(driven by controller)\n7\n5OUTA\nOUTB\n+\n-VOUTLeading leg\nLagging legCHICVDDRBIAS\n10K\n10K10K\n7\n1\n2\n3\n4 EN/NCUCC27714\nVSSLIHIVDD 13\n12\n11\n6\n5HB\nHO\nHS\nLO\nCOMRLOCLIRHO\nCBOOT\n28UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Application (continued)\nFigure 54.Typical Application Schematic\nBOOTC 100nF \nBOOT gC 10 C 76nFt u t\ng\ng\nQ1gQ87nCC 7.63nFV 11.4 V  |\nQ1g VDD DBOOTV V V 12 V 0.6 V 11.4 V| \x10  \x10  \nHI LIC C 220pF  \nHI LIR R 51  :\n29UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1 Design Requirements\nTable 4shows thedesign requirements fora600-W power supply used asanexample toillustrate thedesign\nprocess.\nTable 4.UCC27714 Design Requirements\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT CHARACTERISTICS\nDCinput voltage range 370 390 410 V\nIIN(max) Maximum input current VIN=370VDCto410VDC 2 A\nOUTPUT CHARACTERISTICS\nVOUT Output voltage VIN=370VDCto410VDC 11.4 12 12.6 V\nIOUT Output current VIN=370VDCto410VDC 50 A\nPOUT Continuous output power VIN=370VDCto410VDC 600 W\n8.2.2 Detailed Design Procedure\nThis procedure outlines thesteps todesign a600-V high-side, low-side gate driver with 4-Asource and4-Asink\ncurrent capability, targeted todrive power MOSFETs orIGBTs using theUCC27714. Refer toFigure 54for\ncomponent names and network locations. Foradditional design help seetheUCC27714EVM-551 User Guide,\nSLUUB02 .\n8.2.2.1 Selecting HIandLILow Pass Filter Components (RHI,RLI,CHI,CLI)\nARCfilter should beadded between PWM controller and input pinofUCC27714 tofilter thehigh frequency\nnoise, likeRHI/CHIand RLI/CLIwhich shown inFigure 54.The recommended values oftheRCfilter isrefer to\nEquation 1andEquation 2:\n(1)\n(2)\n8.2.2.2 Selecting Bootstrap Capacitor (CBOOT)\nThe bootstrap capacitor should besized tohave more than enough energy todrive thegate ofFET Q1high,\nwithout depleting theboot capacitor more than 10%. Agood ruleofthumb issize CBOOT tobeatleast 10times;\naslarge astheequivalent FET gate capacitance (Cg).\nCgwillhave tobecalculated based voltage driving thehigh side FET’sgate (VQ1g)andknowing theFET’sgate\ncharge (Qg).VQ1gisapproximately thebias voltage supplied toVDD less theforward voltage drop oftheboost\ndiode (VDBOOT ).Inthisdesign example, theestimated VQ1gwas approximately 11.4V\n(3)\nThe FET used inthisexample hadaspecified Qgof87nC. Based onQgandVQ1gthecalculated Cgwas 7.63\nnF.\n(4)\nOnce Cgisestimated CBOOT should besized tobeatleast 10times larger than Cg.\n(5)\nForthisdesign example a100-nF capacitor was chosen forthebootstrap capacitor.\n(6)\nDBOOT\nDBOOT(pk)\nBOOTVDD V 12 V 0.6 VI 5.2 AR 2.2\x10 \x10  |:\nBOOTR 2.2 : \nBOOT CVDD 10 C 1 Ft u  P\n30UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2.2.3 Selecting VDD Bypass/Holdup Capacitor (CVDD)andRbias\nThe VDD capacitor (CVDD)should bechosen tobeatleast 10times larger than CBOOT.Forthisdesign example\na1-µFcapacitor was selected.\n(7)\nA5-Ωresistor RBIASinseries with bias supply and VDD pinisrecommended tomake theVDD ramp uptime\nlarger than 50µstoprevent error logic error spikes ontheoutputs asshown inFigure 55\nFigure 55.VDD/HB-HS Fast Ramp Up\n8.2.2.4 Selecting Bootstrap Resistor (RBOOT)\nResistor RBOOT isselected tolimit thecurrent inDBOOT and limit theramp upslew rate ofvoltage ofHB-HS to\navoid thephenomenon shown inFigure 55.Itisrecommended when using theUCC27714 that RBOOT is\nbetween 2Ωand 10Ω.Forthisdesign weselected acurrent limiting resistor of2.2Ω.The bootstrap diode\ncurrent (IDBOOT(pk) )was limited toroughly 5.2A.\n(8)\n(9)\nThe power dissipation capability ofthebootstrap resistor isimportant. The bootstrap resistor must beable to\nwithstand theshort period ofhigh power dissipation during theinitial charging sequence oftheboot-strap\ncapacitor. This energy isequivalent to1/2×CBOOT ×V2.This energy isdissipated during thecharging time of\nthebootstrap capacitor (~3×RBOOT ×CBOOT).Special attention must bepaid touseabigger size RBOOT when a\nbigger value ofCBOOT ischosen.\nVIN     HV DC-LinkVDD\nSW+\n±\nRLORHO\nHI\nLI7\n1\n2\n4 513\n312\n611VDD\nVSS\nEN/NC COMLOHSHOHBUCC27714\nIncrease R HO and R LO to \nlimit HS dV/dt to <50 V/ns\nVDD\nLO(sk)\nLO LOLV 12 VI 2.7 AR R 3.01 1.45  |\x0e :\x0e :\nVDD\nLO(dr)\nLO LOHV 12 VI 1.8 AR R 3.01 3.75  |\x0e :\x0e :\nVDD DBOOT\nHO(sk)\nHO HOLV V 12 V 0.6 VI 2.6 AR R 3.01 1.45\x10    |\x0e :\x0e :\nVDD DBOOT\nHO(dr)\nHO HOHV V 12 V 0.6 VI 1.7 AR R 3.01 3.75\x10    |\x0e :\x0e :\nHO LOR R 3.01  :\n31UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2.2.5 Selecting Gate Resistor RHO/RLO\nResistor RHOandRLOaresized toreduce ringing caused byparasitic inductances andcapacitances andalso to\nlimit thecurrent coming outofthegate driver. Forthisdesign 3.01-Ωresistors were selected forthisdesign.\n(10)\nMaximum HODrive Current (IHO_DR ):\n(11)\nMaximum HOSink Current (IHO_SK ):\n(12)\nMaximum LODrive Current (ILO_DR ):\n(13)\nMaximum LOSink Current (ILO_SK ):\n(14)\nInapplications with high dV/dt switching and/or significant ringing ontheHSnode, theHOoutput may exhibit a\nshort duration pulse although theHIinput ishigh foralonger time. MOSFET ’swith slow body diode recovery\ntime canresult inhigh dV/dt transitions andexcessive ringing inhard switching conditions. Iftheuser observes\nthiscondition theproblem canbecorrected byincreasing RHOandRLOtolimit HSdV/dt andringing to<50V/ns\ndVHS/dtspecification oftheUCC27714. Refer toFigure 56below.\nFigure 56.Increase RHOandRLO,Reduce HSdV/dt\n8.2.2.6 Selecting Bootstrap Diode\nAfastrecovery diode should bechosen toavoid charge istaken away from thebootstrap capacitor. Thus, afast\nreverse recovery time tRR,lowforward voltage VFandlowjunction capacitance isrecommended.\nSuggested parts include MURA160T3G andBYG20J.\n\x0b \x0c UCC27714P 15V 750µA 120µA 400V 20µA 0.5 2 15V 87nC 100kHz 2 400V 0.5nC 10 0kHz 0.318W | u \x0e \x0e u u \x0e u u u \x0e u u u  \nUCC27714 VDD QDD QBS HB BL VDD Q SW HB P SWP V (I I ) V I D 2 V Q f V Q f| u \x0e \x0e u u \x0e u u u \x0e u u\nLevelShift HB P SWP V Q f  u u\nG1 G2Q ,Q VDD G SWP 2 V Q f u u u\nBLI HB BLP V I D u u\nQC VDD QDD QBSP V (I I ) u \x0e\n32UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2.2.7 Estimate theUCC27714 Power Losses (PUCC27714 )\nThepower losses ofUCC27714 (PUCC27714 )areestimated bycalculating losses from several components:\nThestatic power losses duetoquiescent current (IQDD,IQBS)arecalculated inEquation 15:\n(15)\nStatic losses duetoleakage current (IBL)arecalculated from theHBhigh-voltage node asshown inEquation 16:\n(16)\nDynamic losses incurred duetothegate charge while driving theFETs Q1andQ2arecalculated Equation 17.\nPlease note thatthiscomponent typically dominates over thedynamic losses related totheinternal VDD &VHB\nswitching logic circuitry inUCC27714.\n(17)\nEquation 18calculates dynamic losses during theoperation ofthelevel shifter atHOturn-off edge. QP,typically\n0.5nC,isthecharge absorbed bythelevel shifter during operation ateach edge. Please note thatifhigh-voltage\nswitching occurs during HOturn-on aswell (asinthecase ofZVS topologies), then thepower loss due tothis\ncomponent must beeffectively doubled.\n(18)\nThetotal power losses arecalculated inEquation 19:\n(19)\nFortheconditions, VDD=VBS=15V, VHB =VHS +VBS =400V, HOOn-state Duty cycle D=50%, QG=87nC,\nfSW=100kHz, thetotal power loss inUCC27714 driver foraZVS power supply topology canbeestimated as\nfollows, assuming noexternal gate drive resistors areused inthedesign:\n(20)\nWhen external resistors areused inthegate drive circuit, aportion ofthis power loss isincurred onthese\nexternal resistors and the power loss inUCC27714 will belower, allowing the device torun atlower\ntemperatures.\n8.2.2.8 Application Example Schematic Note\nIntheapplication example schematic there are10-kΩresistors across thegate andsource terminals ofFET Q1\nand Q2. These resistors areplaced across these nodes toensure FETs Q1and Q2arenotturned onifthe\nUCC27714 isnotinplace orproperly soldered tothecircuit board orifUCC27714 isinanunbiased state.\n8.2.2.9 LOandHOOvershoot andUndershoot\nThe LOandHOdriver outputs may exhibit output overshoot beyond theVDD orHBlevel oroutput undershoot\nbelow COM orHS.This overshoot and/or undershoot istypically duetothehigh di/dt during switch transition and\nparasitic inductance, including PCboard trace inductance anddevice package inductance inthedriver gate drive\ncurrent loop. Ifthedriver output overshoot orundershoot exceeds thedatasheet limits of–0.3VDC,–2Vfor100\nns,orVDD (VHB) +0.3 V,thedriver output canbeintheincorrect state. Iftheuser observes theincorrect output\nbehavior, theissue canberesolved byslowing down thedi/dt anddv/dt byincreasing thegate drive resistance,\nseeFigure 56,oradding Schottky diodes totheHOandLOoutputs toclamp thedriver LOoutput toVDD and\nCOM, and theHOoutput toHBand HS. Refer toFigure 57below fordiode placement. The diodes must be\nplaced close totheICpins andconnected with short traces.\nVIN     HV DC-LinkVDD\nSW+\n±\nRLORHO\nHI\nLI7\n1\n2\n4 513\n312\n611VDD\nVSS\nEN/NC COMLOHSHOHBUCC27714\nSchottky diode locationsSchottky diode locations\n33UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedFigure 57.Driver Overshoot andUndershoot Clamp Diodes\n34UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 58and Figure 59show themeasured LItoLOturn-on and turn-off delay ofone UCC27714 device.\nChannel 1depicts VDD, Channel 2LOandChannel 3LI.\nFigure 58.LItoLOTurn-On Propagation Delay Figure 59.LItoLOTurn-Off Propagation Delay\nFigure 60and Figure 61show themeasured HItoHOturn-on and turn-off delay ofone UCC27714 device.\nChannel 1depicts HI,Channel 2LO,Channel 3HOandChannel 4VDD.\nNOTE\nHOwas measured with a1:20 differential probe.\nFigure 60.HItoHOTurn-On Propagation Delay Figure 61.HItoHOTurn-Off Propagation Delay\n35UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nThe VDD power terminal forthedevice requires theplacement ofelectrolytic capacitor asenergy storage\ncapacitor, because ofUCC27714 is4-A, peak-current driver. And requires theplacement oflow-esr noise-\ndecoupling capacitance asdirectly aspossible from theVDD terminal totheVSS terminal, ceramic capacitors\nwith stable dielectric characteristics over temperature arerecommended, such asX7R orbetter.\nThe recommended e-capacitor isa22-µF,50-V capacitor. The recommended decoupling capacitors area1-\nµF0805-sized 50-V X7R capacitor, ideally with (but notessential) asecond smaller parallel 100-nF 0603-\nsized 50-V X7R capacitor.\nSimilarly, alow-esr X7R capacitance isrecommended fortheHB-HS power terminals which must beplaced\nasclose aspossible todevice pins.\nAsdescribed earlier inVDD andUnder Voltage Lockout ,theattention must beexercised toensure thattheVDD-\nVSS bias voltage does notdipfrom VDD (OFF) to4-Vlevel in70µsorless\n10Layout\n10.1 Layout Guidelines\n•Locate UCC27714 asclose aspossible totheMOSFETs inorder tominimize thelength ofhigh-current\ntraces between theHO/LO andtheGate ofMOSFETs.\n•A5-Ωresistor series with bias supply andVDD pinisrecommended.\n•Locate theVDD capacitor (C_VDD) andVHB capacitor (CBS) asclose aspossible tothepins ofUCC27714.\n•A2-Ωto5-Ωresistor series with bootstrap diode isrecommended tolimit bootstrap current.\n•ARCfilter with 5.1Ωto51Ωand220pFforHI/LI isrecommended.\n•Separate power traces andsignal traces, such asoutput andinput signals.\n10.2 Layout Example\nFigure 62.UCC27714 Layout Example\n36UCC27714\nSLUSBY6B –AUGUST 2015 –REVISED MARCH 2017 www.ti.com\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\nUser Guide, Using theUCC27714EVM-551 ,(SLUUB02 )\n11.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n11.5 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.6 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n37UCC27714\nwww.ti.com SLUSBY6B –AUGUST 2015 –REVISED MARCH 2017\nProduct Folder Links: UCC27714Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27714D ACTIVE SOIC D1450RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 UCC27714\nUCC27714DR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 UCC27714\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC27714DR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC27714DR SOIC D 142500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC27714D D SOIC 14 50 506.6 8 3940 4.32\nPack Materials-Page 3\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC27714DR

#### Key Specifications:
- **Voltage Ratings:**
  - VDD Supply Voltage: 10V to 20V
  - HB-HS Bootstrap Voltage: 10V to 17V
  - High-Side Voltage (HS): Up to 600V
  - Logic Ground Voltage (VSS): -6V to 5V

- **Current Ratings:**
  - Peak Output Current: ±4A (sink and source)
  - DC Output Current: 0.25A

- **Power Consumption:**
  - Quiescent Current (IQDD): 750 µA to 1050 µA
  - Quiescent Current (IQBS): 120 µA to 300 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  - Storage Temperature: -65°C to 150°C

- **Package Type:**
  - SOIC-14 (D package)

- **Special Features:**
  - High dv/dt immunity
  - TTL and CMOS compatible input logic
  - Enable function for both channels
  - Under-voltage lockout (UVLO) protection for both VDD and HB
  - Floating channel designed for bootstrap operation
  - Outputs held low when inputs are floating

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The UCC27714 is a high-speed, high-side and low-side gate driver designed for driving power MOSFETs and IGBTs in various applications. It operates with a maximum voltage of 600V and features a peak output current capability of ±4A. The device includes independent inputs for controlling the high-side and low-side outputs, allowing for flexible operation in half-bridge and full-bridge configurations. The UCC27714 is optimized for fast switching applications, providing low propagation delays and excellent delay matching between channels.

#### Typical Applications:
- **Power Management:**
  - Used in offline AC and DC power supplies, enabling efficient power conversion.
  
- **Switching Power Supplies:**
  - Ideal for high-density switching power supplies in server, telecom, IT, and industrial infrastructure applications.

- **Renewable Energy:**
  - Suitable for solar inverters and motor drive applications, where efficient power conversion is critical.

- **Uninterruptible Power Supplies (UPS):**
  - Provides reliable gate driving for power devices in UPS systems, ensuring stable operation during power fluctuations.

The UCC27714 is particularly beneficial in applications requiring robust performance under high voltage and fast switching conditions, making it a versatile choice for modern power electronics designs.