<!-- HTML header for doxygen 1.8.9-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>MKMxxZxxACxx5 Bare Metal Software Drivers: SPI Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MKMxxZxxACxx5 Bare Metal Software Drivers
   &#160;<span id="projectnumber">R4.1.6</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__spi__config.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI Configuration Structures<div class="ingroups"><a class="el" href="group__spi__drv.html">SPI Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes default configuration structures for SPI module. Create a new configuration structure if default ones don't initialize on-chip peripheral in required operating mode (see <a class="el" href="group__config__struct__macros.html">Creating Configuration Structure</a>). </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga174df54888e0180225108a518359c071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga174df54888e0180225108a518359c071">SPI_MODULE_DIV24_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga174df54888e0180225108a518359c071"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga174df54888e0180225108a518359c071">More...</a><br /></td></tr>
<tr class="separator:ga174df54888e0180225108a518359c071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2abecdb14d694b9f95fca3137d181b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga4a2abecdb14d694b9f95fca3137d181b">SPI_MODULE_DIV24_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga4a2abecdb14d694b9f95fca3137d181b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#ga4a2abecdb14d694b9f95fca3137d181b">More...</a><br /></td></tr>
<tr class="separator:ga4a2abecdb14d694b9f95fca3137d181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga7fd536a7478b6f4c57a3ae59334103d7">SPI_MODULE_DIV4_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga7fd536a7478b6f4c57a3ae59334103d7">More...</a><br /></td></tr>
<tr class="separator:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae994d1c9dfac1e70639c8ea991ddc272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gae994d1c9dfac1e70639c8ea991ddc272">SPI_MODULE_DIV4_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:gae994d1c9dfac1e70639c8ea991ddc272"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#gae994d1c9dfac1e70639c8ea991ddc272">More...</a><br /></td></tr>
<tr class="separator:gae994d1c9dfac1e70639c8ea991ddc272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gab07ea3c618074d8f8fe8b9705408ccaf">SPI_MODULE_DIV12_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#gab07ea3c618074d8f8fe8b9705408ccaf">More...</a><br /></td></tr>
<tr class="separator:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ab114b63db624c70d038bb4eee61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga054ab114b63db624c70d038bb4eee61f">SPI_MODULE_DIV12_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga054ab114b63db624c70d038bb4eee61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#ga054ab114b63db624c70d038bb4eee61f">More...</a><br /></td></tr>
<tr class="separator:ga054ab114b63db624c70d038bb4eee61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8eed174d8e46eeea6c57900af7f361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga1f8eed174d8e46eeea6c57900af7f361">SPI_MODULE_DIV2_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga1f8eed174d8e46eeea6c57900af7f361"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga1f8eed174d8e46eeea6c57900af7f361">More...</a><br /></td></tr>
<tr class="separator:ga1f8eed174d8e46eeea6c57900af7f361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gacd8420c452b458235b6bc72b4d8cf0c5">SPI_MODULE_DIV2_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#gacd8420c452b458235b6bc72b4d8cf0c5">More...</a><br /></td></tr>
<tr class="separator:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga440cc7a2a3f413d4bfc58d2d45a35416">SPI_MODULE_DIV2_16B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit IRQ mode.  <a href="#ga440cc7a2a3f413d4bfc58d2d45a35416">More...</a><br /></td></tr>
<tr class="separator:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga5c3dda043e96eb55c5f84b17552ebf62">SPI_MODULE_DIV2_16B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit POLLING mode.  <a href="#ga5c3dda043e96eb55c5f84b17552ebf62">More...</a><br /></td></tr>
<tr class="separator:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429e0ebf791cb44096600276db1fbe43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga429e0ebf791cb44096600276db1fbe43">SPI_MODULE_DIV2_16B_POLL_SLAVE_FIFO_CONFIG</a></td></tr>
<tr class="memdesc:ga429e0ebf791cb44096600276db1fbe43"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit POLLING SLAVE mode with the FIFO buffer enabled.  <a href="#ga429e0ebf791cb44096600276db1fbe43">More...</a><br /></td></tr>
<tr class="separator:ga429e0ebf791cb44096600276db1fbe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424bb6f2524f1400476b10b349623327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga424bb6f2524f1400476b10b349623327">SPI_MODULE_DIV6_16B_FIFO_SLAVE_CPHA_CONFIG</a></td></tr>
<tr class="memdesc:ga424bb6f2524f1400476b10b349623327"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit FIFO SLAVE mode.  <a href="#ga424bb6f2524f1400476b10b349623327">More...</a><br /></td></tr>
<tr class="separator:ga424bb6f2524f1400476b10b349623327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6273dee9c0b7faa16e5d1cb8f696f47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga6273dee9c0b7faa16e5d1cb8f696f47f">SPI_MODULE_DIV6_16B_FIFO_MASTER_CPHA_CONFIG</a></td></tr>
<tr class="memdesc:ga6273dee9c0b7faa16e5d1cb8f696f47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit FIFO SLAVE mode.  <a href="#ga6273dee9c0b7faa16e5d1cb8f696f47f">More...</a><br /></td></tr>
<tr class="separator:ga6273dee9c0b7faa16e5d1cb8f696f47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90885103bcf61ee551d9b02807da200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gab90885103bcf61ee551d9b02807da200">SPI_MODULE_DIV2_16B_POLL_FIFO_CONFIG</a></td></tr>
<tr class="memdesc:gab90885103bcf61ee551d9b02807da200"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit POLLING mode with the FIFO buffer enabled.  <a href="#gab90885103bcf61ee551d9b02807da200">More...</a><br /></td></tr>
<tr class="separator:gab90885103bcf61ee551d9b02807da200"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga174df54888e0180225108a518359c071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV24_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(2))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(2)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit IRQ mode. Baud rate is 1/24 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p><dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by <a class="el" href="group__spi__macro.html#gabf5bdb5342a7aba255ccc7893ae940d3">SPI_TxIsrEnable</a> command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4a2abecdb14d694b9f95fca3137d181b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV24_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(2))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(2)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit POLLING mode. Baud rate is 1/24 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga7fd536a7478b6f4c57a3ae59334103d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV4_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit IRQ mode. Baud rate is 1/4 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p><dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by <a class="el" href="group__spi__macro.html#gabf5bdb5342a7aba255ccc7893ae940d3">SPI_TxIsrEnable</a> command. </dd></dl>

</div>
</div>
<a class="anchor" id="gae994d1c9dfac1e70639c8ea991ddc272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV4_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit POLLING mode. Baud rate is 1/4 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="gab07ea3c618074d8f8fe8b9705408ccaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV12_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(2))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit IRQ mode. Baud rate is 1/12 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p><dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by <a class="el" href="group__spi__macro.html#gabf5bdb5342a7aba255ccc7893ae940d3">SPI_TxIsrEnable</a> command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga054ab114b63db624c70d038bb4eee61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV12_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(2))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit POLLING mode. Baud rate is 1/12 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga1f8eed174d8e46eeea6c57900af7f361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit IRQ mode. Baud rate is 1/2 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p><dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by <a class="el" href="group__spi__macro.html#gabf5bdb5342a7aba255ccc7893ae940d3">SPI_TxIsrEnable</a> command. </dd></dl>

</div>
</div>
<a class="anchor" id="gacd8420c452b458235b6bc72b4d8cf0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 8bit POLLING mode. Baud rate is 1/2 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga440cc7a2a3f413d4bfc58d2d45a35416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit IRQ mode. Baud rate is 1/2 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p><dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by <a class="el" href="group__spi__macro.html#gabf5bdb5342a7aba255ccc7893ae940d3">SPI_TxIsrEnable</a> command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5c3dda043e96eb55c5f84b17552ebf62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit POLLING mode. Baud rate is 1/2 of BUSCLK, 16-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga429e0ebf791cb44096600276db1fbe43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_POLL_SLAVE_FIFO_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEAREF_MARK_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLF_MARK_MASK)|        \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_INTCLR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEARIEN_MASK)|                  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLIEN_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_FIFOMODE_MASK),               \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit POLLING SLAVE mode with the FIFO buffer enabled. Baud rate is 1/2 of BUSCLK, 16-bit polling mode, module enabled after initialization, slave mode, SS is configured as GPIO (must be driven manually!), enabled FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga424bb6f2524f1400476b10b349623327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV6_16B_FIFO_SLAVE_CPHA_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEAREF_MARK_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_RNFULLF_MARK_MASK)|        \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_INTCLR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEARIEN_MASK)|                  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_RNFULLIEN_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_FIFOMODE_MASK),               \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(1))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit FIFO SLAVE mode. Baud rate is 1/6 of BUSCLK, CPHA is enabled, 16-bit IRQ mode, module enabled after initialization, slave mode, FIFO is enabled, no DMA, no MATCH functionality, Rx FIFO near full watermark 32bit mode, Rx FIFO nearly full interrupt is enabled, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="ga6273dee9c0b7faa16e5d1cb8f696f47f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV6_16B_FIFO_MASTER_CPHA_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEAREF_MARK_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLF_MARK_MASK)|        \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_INTCLR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEARIEN_MASK)|                  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLIEN_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_FIFOMODE_MASK),               \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(1))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit FIFO SLAVE mode. Baud rate is 1/6 of BUSCLK, CPHA is enabled, 16-bit polling mode, module enabled after initialization, master mode, FIFO is enabled, no DMA, no MATCH functionality, full-duplex mode. </p>

</div>
</div>
<a class="anchor" id="gab90885103bcf61ee551d9b02807da200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_POLL_FIFO_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_SPE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C1_MSTR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPOL_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_SSOE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPMIE_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_TXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_RXDMAE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEAREF_MARK_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLF_MARK_MASK)|        \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_INTCLR_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_TNEARIEN_MASK)|                  \</div>
<div class="line"><span class="comment">/* ..   */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(SPI_C3_RNFULLIEN_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_C3_FIFOMODE_MASK),               \</div>
<div class="line"><span class="comment">/* BR   */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPPR(0))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment --><p>SPI setting in 16bit POLLING mode with the FIFO buffer enabled. Baud rate is 1/2 of BUSCLK, 16-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), enabled FIFO no DMA no MATCH functionality, full-duplex mode. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.9-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Tue Nov 22 2016 &copy; 2016 NXP Semiconductors, Inc. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
