Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1960                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.085     0.092     0.090        0.001       ignored                  -         0.007              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.088     0.096     0.093        0.001       explicit             0.100         0.007    100% {0.088, 0.096}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.085     0.092     0.090        0.001       ignored                  -         0.007              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.088     0.096     0.093        0.001       ignored                  -         0.007              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.085       1       0.092       2
-    min genblk2.pcpi_div_divisor_reg[18]/CK
-    max mem_addr_reg[5]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.088       3       0.096       4
-    min genblk2.pcpi_div_divisor_reg[18]/CK
-    max pcpi_insn_reg[29]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.085       5       0.092       6
-    min genblk2.pcpi_div_divisor_reg[18]/CK
-    max mem_addr_reg[5]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.088       7       0.096       8
-    min genblk2.pcpi_div_divisor_reg[18]/CK
-    max pcpi_insn_reg[29]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[18]/CK
Delay     : 0.085

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.038   0.035  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.004   0.041   0.035  -      (161.805,118.445)  135.155   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.044   0.085   0.042  0.057  (161.380,118.785)    0.765     91    
genblk2.pcpi_div_divisor_reg[18]/CK
-     DFFHQX1    rise   0.000   0.085   0.042  -      (159.875,117.010)    3.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[2]/CK
Delay     : 0.092

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.038   0.035  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00022/A
-     CLKBUFX12  rise   0.004   0.042   0.035  -      (126.405,174.915)  156.225   -       
CTS_ccl_a_buf_00022/Y
-     CLKBUFX12  rise   0.048   0.089   0.044  0.063  (125.980,174.575)    0.765     95    
mem_addr_reg[2]/CK
-     SDFFQX1    rise   0.003   0.092   0.044  -      (126.705,195.560)   21.710   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[18]/CK
Delay     : 0.088

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.036  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.004   0.044   0.037  -      (161.805,118.445)  135.155   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.045   0.088   0.043  0.057  (161.380,118.785)    0.765     91    
genblk2.pcpi_div_divisor_reg[18]/CK
-     DFFHQX1    rise   0.000   0.088   0.043  -      (159.875,117.010)    3.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[2]/CK
Delay     : 0.096

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.036  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00022/A
-     CLKBUFX12  rise   0.004   0.044   0.037  -      (126.405,174.915)  156.225   -       
CTS_ccl_a_buf_00022/Y
-     CLKBUFX12  rise   0.049   0.093   0.045  0.063  (125.980,174.575)    0.765     95    
mem_addr_reg[2]/CK
-     SDFFQX1    rise   0.003   0.096   0.045  -      (126.705,195.560)   21.710   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[18]/CK
Delay     : 0.085

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.038   0.035  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.004   0.041   0.035  -      (161.805,118.445)  135.155   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.044   0.085   0.042  0.057  (161.380,118.785)    0.765     91    
genblk2.pcpi_div_divisor_reg[18]/CK
-     DFFHQX1    rise   0.000   0.085   0.042  -      (159.875,117.010)    3.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[2]/CK
Delay     : 0.092

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.038   0.035  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00022/A
-     CLKBUFX12  rise   0.004   0.042   0.035  -      (126.405,174.915)  156.225   -       
CTS_ccl_a_buf_00022/Y
-     CLKBUFX12  rise   0.048   0.089   0.044  0.063  (125.980,174.575)    0.765     95    
mem_addr_reg[2]/CK
-     SDFFQX1    rise   0.003   0.092   0.044  -      (126.705,195.560)   21.710   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[18]/CK
Delay     : 0.088

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.036  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.004   0.044   0.037  -      (161.805,118.445)  135.155   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.045   0.088   0.043  0.057  (161.380,118.785)    0.765     91    
genblk2.pcpi_div_divisor_reg[18]/CK
-     DFFHQX1    rise   0.000   0.088   0.043  -      (159.875,117.010)    3.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[2]/CK
Delay     : 0.096

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,114.665)    -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (30.300,115.045)    30.680   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.040   0.040   0.036  0.061  (29.825,115.270)     0.700     20    
CTS_ccl_a_buf_00022/A
-     CLKBUFX12  rise   0.004   0.044   0.037  -      (126.405,174.915)  156.225   -       
CTS_ccl_a_buf_00022/Y
-     CLKBUFX12  rise   0.049   0.093   0.045  0.063  (125.980,174.575)    0.765     95    
mem_addr_reg[2]/CK
-     SDFFQX1    rise   0.003   0.096   0.045  -      (126.705,195.560)   21.710   -       
-------------------------------------------------------------------------------------------------


