Classic Timing Analyzer report for Proj_Hardware
Sat May 18 05:45:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.770 ns                         ; reset                   ; UnidadeControle:CtrlUnit|ALUSrcB[1] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.360 ns                        ; mux_srcB:ALUSrcB|out[0] ; Zero                                ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.972 ns                        ; reset                   ; UnidadeControle:CtrlUnit|state[6]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 38.49 MHz ( period = 25.978 ns ) ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[8]             ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:PC|Saida[3] ; mega_mux:MemToRegMux|out[3]         ; clock      ; clock    ; 775          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                                     ;            ;          ; 775          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.49 MHz ( period = 25.978 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.073 ns                ;
; N/A                                     ; 38.50 MHz ( period = 25.976 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 38.67 MHz ( period = 25.858 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.016 ns                ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 38.89 MHz ( period = 25.712 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 39.12 MHz ( period = 25.564 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 39.17 MHz ( period = 25.528 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.833 ns                ;
; N/A                                     ; 39.17 MHz ( period = 25.528 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.833 ns                ;
; N/A                                     ; 39.19 MHz ( period = 25.518 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 39.23 MHz ( period = 25.488 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 39.23 MHz ( period = 25.488 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.817 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 39.28 MHz ( period = 25.460 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.814 ns                ;
; N/A                                     ; 39.28 MHz ( period = 25.456 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 39.28 MHz ( period = 25.456 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 39.31 MHz ( period = 25.440 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 39.31 MHz ( period = 25.438 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.788 ns                ;
; N/A                                     ; 39.32 MHz ( period = 25.430 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 39.32 MHz ( period = 25.430 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.426 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.784 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.414 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.410 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.211 ns                ;
; N/A                                     ; 39.38 MHz ( period = 25.394 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.754 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.358 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.188 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.742 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.742 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.760 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.340 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.735 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.340 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.735 ns                ;
; N/A                                     ; 39.47 MHz ( period = 25.334 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.314 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 39.53 MHz ( period = 25.300 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 39.54 MHz ( period = 25.294 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 39.54 MHz ( period = 25.292 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.157 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.280 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 39.58 MHz ( period = 25.264 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 39.58 MHz ( period = 25.264 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 39.59 MHz ( period = 25.256 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 39.60 MHz ( period = 25.254 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.704 ns                ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.186 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.186 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 39.72 MHz ( period = 25.176 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.659 ns                ;
; N/A                                     ; 39.72 MHz ( period = 25.174 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.166 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.652 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.166 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.652 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.162 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.651 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.132 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.132 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.052 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.631 ns                ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.631 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.100 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.621 ns                ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 39.88 MHz ( period = 25.076 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 39.88 MHz ( period = 25.076 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 39.90 MHz ( period = 25.062 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 39.92 MHz ( period = 25.048 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 39.96 MHz ( period = 25.028 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.583 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.611 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 40.00 MHz ( period = 25.002 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.581 ns                ;
; N/A                                     ; 40.00 MHz ( period = 25.000 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 40.00 MHz ( period = 24.998 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.560 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.978 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.964 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.570 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.964 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.570 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.974 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.974 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 40.07 MHz ( period = 24.958 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 40.07 MHz ( period = 24.954 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.574 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.952 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.946 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.946 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 40.09 MHz ( period = 24.944 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.542 ns                ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.542 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.924 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.924 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.536 ns                ;
; N/A                                     ; 40.13 MHz ( period = 24.922 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.529 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.529 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.524 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.524 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.537 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.537 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.535 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.535 ns                ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 40.20 MHz ( period = 24.878 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 40.20 MHz ( period = 24.876 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.529 ns                ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.525 ns                ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.872 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.929 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 40.21 MHz ( period = 24.870 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.522 ns                ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.522 ns                ;
; N/A                                     ; 40.22 MHz ( period = 24.864 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.926 ns                ;
; N/A                                     ; 40.22 MHz ( period = 24.864 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.926 ns                ;
; N/A                                     ; 40.22 MHz ( period = 24.862 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.925 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.922 ns                ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.498 ns                ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.915 ns                ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.915 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.836 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 40.26 MHz ( period = 24.836 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 40.27 MHz ( period = 24.830 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.503 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.824 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.824 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.822 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.822 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.806 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.899 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.491 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.798 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.788 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.788 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.776 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.776 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.468 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.768 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 40.41 MHz ( period = 24.744 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.869 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.437 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.734 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.734 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 40.45 MHz ( period = 24.720 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 40.45 MHz ( period = 24.720 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 40.46 MHz ( period = 24.714 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.846 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.690 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.834 ns                ;
; N/A                                     ; 40.57 MHz ( period = 24.648 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.391 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 0.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[4]                      ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 0.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[31]                     ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 0.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[11]                     ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[25]                     ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mux_IorD:IorDMux|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[6]                      ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[4]                      ; mux_IorD:IorDMux|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 0.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[0]                           ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[23]                     ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mux_IorD:IorDMux|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[6]                            ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_IorD:IorDMux|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[5]                      ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[14]                     ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[16]                     ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[4]                            ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[20]                     ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[25]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 0.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[10]                     ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mux_IorD:IorDMux|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[15]                     ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 0.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mega_mux:MemToRegMux|out[2]  ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[24]                     ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[9]                      ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr25_21[0]                          ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[24]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[30]                     ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[17]                     ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_IorD:IorDMux|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[1]                    ; mux_IorD:IorDMux|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[2]                    ; mux_IorD:IorDMux|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[19]                     ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[3]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[28]                     ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_IorD:IorDMux|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[16]                           ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[13]                     ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[7]                      ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[26]                     ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[1]                    ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[1]                    ; mux_IorD:IorDMux|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[1]                    ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[11]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 2.197 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 5.770 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A   ; None         ; 5.651 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A   ; None         ; 5.621 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A   ; None         ; 5.606 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A   ; None         ; 5.527 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 5.527 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 5.466 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A   ; None         ; 5.440 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A   ; None         ; 5.391 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A   ; None         ; 5.124 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 5.091 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A   ; None         ; 5.035 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A   ; None         ; 5.032 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A   ; None         ; 4.977 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A   ; None         ; 4.931 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A   ; None         ; 4.893 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A   ; None         ; 4.699 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A   ; None         ; 4.581 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A   ; None         ; 4.581 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A   ; None         ; 4.494 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A   ; None         ; 4.494 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A   ; None         ; 4.456 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.447 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A   ; None         ; 4.412 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.242 ns   ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A   ; None         ; 4.204 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A   ; None         ; 4.203 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A   ; None         ; 4.066 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.066 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 3.904 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 3.876 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A   ; None         ; 3.833 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A   ; None         ; 3.772 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A   ; None         ; 3.680 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A   ; None         ; 3.591 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A   ; None         ; 3.583 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A   ; None         ; 3.513 ns   ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A   ; None         ; 3.424 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A   ; None         ; 3.402 ns   ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A   ; None         ; 3.396 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A   ; None         ; 3.396 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A   ; None         ; 3.396 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A   ; None         ; 3.369 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A   ; None         ; 3.369 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A   ; None         ; 3.350 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A   ; None         ; 3.211 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                     ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; N/A                                     ; None                                                ; 17.360 ns  ; mux_srcB:ALUSrcB|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.228 ns  ; mux_srcB:ALUSrcB|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.102 ns  ; mux_srcB:ALUSrcB|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.078 ns  ; mux_srcB:ALUSrcB|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.077 ns  ; mux_srcA:ALUSrcA|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.050 ns  ; mux_srcA:ALUSrcA|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.038 ns  ; mux_srcB:ALUSrcB|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.906 ns  ; mux_srcB:ALUSrcB|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.890 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.780 ns  ; mux_srcB:ALUSrcB|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.758 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.756 ns  ; mux_srcB:ALUSrcB|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.755 ns  ; mux_srcA:ALUSrcA|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.728 ns  ; mux_srcA:ALUSrcA|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.691 ns  ; mux_srcB:ALUSrcB|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.632 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.608 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.607 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.587 ns  ; mux_srcB:ALUSrcB|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.580 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.553 ns  ; mux_srcB:ALUSrcB|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.514 ns  ; mux_srcB:ALUSrcB|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.501 ns  ; mux_srcA:ALUSrcA|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.439 ns  ; mux_srcB:ALUSrcB|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.439 ns  ; mux_srcB:ALUSrcB|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.436 ns  ; mux_srcB:ALUSrcB|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.420 ns  ; mux_srcA:ALUSrcA|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.406 ns  ; mux_srcA:ALUSrcA|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.369 ns  ; mux_srcB:ALUSrcB|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.342 ns  ; mux_srcB:ALUSrcB|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.318 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.297 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.265 ns  ; mux_srcB:ALUSrcB|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.239 ns  ; mux_srcA:ALUSrcA|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.231 ns  ; mux_srcB:ALUSrcB|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.221 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.210 ns  ; mux_srcB:ALUSrcB|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.192 ns  ; mux_srcB:ALUSrcB|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.190 ns  ; mux_srcB:ALUSrcB|out[14] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.186 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.184 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.179 ns  ; mux_srcA:ALUSrcA|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.165 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.158 ns  ; mux_srcB:ALUSrcB|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.152 ns  ; mux_srcA:ALUSrcA|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; mux_srcB:ALUSrcB|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; mux_srcB:ALUSrcB|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; mux_srcB:ALUSrcB|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.112 ns  ; mux_srcA:ALUSrcA|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.098 ns  ; mux_srcA:ALUSrcA|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; mux_srcA:ALUSrcA|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; mux_srcB:ALUSrcB|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.083 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.060 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.060 ns  ; mux_srcB:ALUSrcB|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.059 ns  ; mux_srcA:ALUSrcA|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.052 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.049 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.044 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.039 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.036 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.035 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.032 ns  ; mux_srcA:ALUSrcA|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.031 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.016 ns  ; mux_srcA:ALUSrcA|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.015 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.014 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.008 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.987 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.977 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.969 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.969 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.966 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.950 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.936 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.926 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.917 ns  ; mux_srcA:ALUSrcA|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.917 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.908 ns  ; mux_srcB:ALUSrcB|out[14] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.902 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.901 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.882 ns  ; mux_srcA:ALUSrcA|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.877 ns  ; mux_srcB:ALUSrcB|out[11] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.874 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.855 ns  ; mux_srcA:ALUSrcA|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.847 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.845 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.830 ns  ; mux_srcA:ALUSrcA|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; mux_srcB:ALUSrcB|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.807 ns  ; mux_srcB:ALUSrcB|out[13] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.791 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.790 ns  ; mux_srcA:ALUSrcA|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.769 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.767 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.766 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; mux_srcB:ALUSrcB|out[14] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.757 ns  ; mux_srcB:ALUSrcB|out[17] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.719 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.715 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.695 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.694 ns  ; mux_srcA:ALUSrcA|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.694 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.682 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.673 ns  ; mux_srcB:ALUSrcB|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.667 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.659 ns  ; mux_srcB:ALUSrcB|out[13] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.649 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.645 ns  ; mux_srcB:ALUSrcB|out[15] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.642 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.628 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.589 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.569 ns  ; mux_srcB:ALUSrcB|out[6]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.568 ns  ; mux_srcA:ALUSrcA|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.565 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.564 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; mux_srcA:ALUSrcA|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.555 ns  ; mux_srcB:ALUSrcB|out[11] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; mux_srcA:ALUSrcA|out[10] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.545 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.537 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.535 ns  ; mux_srcB:ALUSrcB|out[9]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.533 ns  ; mux_srcA:ALUSrcA|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.531 ns  ; mux_srcB:ALUSrcB|out[12] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.524 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.515 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.511 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.496 ns  ; mux_srcB:ALUSrcB|out[8]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.490 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.483 ns  ; mux_srcA:ALUSrcA|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.475 ns  ; mux_srcB:ALUSrcB|out[17] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.472 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.459 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.451 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.438 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.421 ns  ; mux_srcB:ALUSrcB|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.421 ns  ; mux_srcB:ALUSrcB|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.418 ns  ; mux_srcB:ALUSrcB|out[10] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; mux_srcA:ALUSrcA|out[8]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.411 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.407 ns  ; mux_srcB:ALUSrcB|out[11] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; mux_srcA:ALUSrcA|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.397 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.397 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.394 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.388 ns  ; mux_srcA:ALUSrcA|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; mux_srcA:ALUSrcA|out[9]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; mux_srcB:ALUSrcB|out[12] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.378 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.377 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.373 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; mux_srcB:ALUSrcB|out[15] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; mux_srcA:ALUSrcA|out[11] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.357 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.343 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.338 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.327 ns  ; mux_srcB:ALUSrcB|out[17] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.308 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.263 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.263 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.260 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; mux_srcB:ALUSrcB|out[22] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.251 ns  ; mux_srcA:ALUSrcA|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.245 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.244 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.230 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.226 ns  ; mux_srcA:ALUSrcA|out[14] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; mux_srcA:ALUSrcA|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.215 ns  ; mux_srcB:ALUSrcB|out[15] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; mux_srcB:ALUSrcB|out[14] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.206 ns  ; mux_srcA:ALUSrcA|out[13] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.204 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.203 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.197 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.190 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.188 ns  ; mux_srcB:ALUSrcB|out[14] ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.178 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.176 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.170 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; mux_srcB:ALUSrcB|out[14] ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.165 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.134 ns  ; mux_srcA:ALUSrcA|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.125 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.118 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.113 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.113 ns  ; mux_srcA:ALUSrcA|out[15] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.111 ns  ; mux_srcB:ALUSrcB|out[13] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.110 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                          ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -2.972 ns ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A           ; None        ; -3.111 ns ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A           ; None        ; -3.130 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A           ; None        ; -3.130 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A           ; None        ; -3.157 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A           ; None        ; -3.157 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A           ; None        ; -3.157 ns ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A           ; None        ; -3.163 ns ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A           ; None        ; -3.185 ns ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A           ; None        ; -3.274 ns ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A           ; None        ; -3.344 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A           ; None        ; -3.352 ns ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A           ; None        ; -3.441 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A           ; None        ; -3.533 ns ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A           ; None        ; -3.594 ns ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A           ; None        ; -3.637 ns ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A           ; None        ; -3.665 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -3.827 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -3.827 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -3.964 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A           ; None        ; -3.965 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A           ; None        ; -4.003 ns ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A           ; None        ; -4.173 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A           ; None        ; -4.208 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A           ; None        ; -4.217 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -4.255 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A           ; None        ; -4.255 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A           ; None        ; -4.342 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A           ; None        ; -4.342 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A           ; None        ; -4.460 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A           ; None        ; -4.654 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A           ; None        ; -4.692 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A           ; None        ; -4.738 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A           ; None        ; -4.793 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A           ; None        ; -4.796 ns ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A           ; None        ; -4.852 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A           ; None        ; -4.885 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -5.152 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A           ; None        ; -5.201 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A           ; None        ; -5.227 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A           ; None        ; -5.288 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -5.288 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -5.367 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A           ; None        ; -5.382 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A           ; None        ; -5.412 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A           ; None        ; -5.531 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 05:45:45 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[0]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[1]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[2]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[3]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[4]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[5]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[6]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected gated clock "mux_IorD:IorDMux|Mux8~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
Info: Clock "clock" has Internal fmax of 38.49 MHz between source register "mux_srcB:ALUSrcB|out[0]" and destination register "Registrador:PC|Saida[8]" (period= 25.978 ns)
    Info: + Longest register to register delay is 9.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 7; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.433 ns) + CELL(0.272 ns) = 0.705 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[1]~0'
        Info: 3: + IC(0.298 ns) + CELL(0.053 ns) = 1.056 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~19'
        Info: 4: + IC(0.202 ns) + CELL(0.053 ns) = 1.311 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[3]~1'
        Info: 5: + IC(0.380 ns) + CELL(0.053 ns) = 1.744 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[5]~2'
        Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~3'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.278 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~4'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.549 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~5'
        Info: 9: + IC(0.867 ns) + CELL(0.053 ns) = 3.469 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 3; COMB Node = 'Ula32:ALU|Mux19~1'
        Info: 10: + IC(0.568 ns) + CELL(0.272 ns) = 4.309 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~3'
        Info: 11: + IC(0.216 ns) + CELL(0.225 ns) = 4.750 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~4'
        Info: 12: + IC(0.205 ns) + CELL(0.053 ns) = 5.008 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~5'
        Info: 13: + IC(0.245 ns) + CELL(0.346 ns) = 5.599 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 14: + IC(0.820 ns) + CELL(0.053 ns) = 6.472 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 15: + IC(0.220 ns) + CELL(0.053 ns) = 6.745 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8DUPLICATE'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 7.017 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~9'
        Info: 17: + IC(0.260 ns) + CELL(0.154 ns) = 7.431 ns; Loc. = LCCOMB_X18_Y14_N18; Fanout = 17; COMB Node = 'PCWCtrl~0DUPLICATE'
        Info: 18: + IC(0.896 ns) + CELL(0.746 ns) = 9.073 ns; Loc. = LCFF_X22_Y11_N19; Fanout = 3; REG Node = 'Registrador:PC|Saida[8]'
        Info: Total cell delay = 2.598 ns ( 28.63 % )
        Info: Total interconnect delay = 6.475 ns ( 71.37 % )
    Info: - Smallest clock skew is -3.826 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N19; Fanout = 3; REG Node = 'Registrador:PC|Saida[8]'
            Info: Total cell delay = 1.472 ns ( 59.31 % )
            Info: Total interconnect delay = 1.010 ns ( 40.69 % )
        Info: - Longest clock path from clock "clock" to source register is 6.308 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.156 ns) + CELL(0.712 ns) = 2.722 ns; Loc. = LCFF_X9_Y11_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.761 ns) + CELL(0.225 ns) = 3.708 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.633 ns) + CELL(0.000 ns) = 5.341 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.914 ns) + CELL(0.053 ns) = 6.308 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 7; REG Node = 'mux_srcB:ALUSrcB|out[0]'
            Info: Total cell delay = 1.844 ns ( 29.23 % )
            Info: Total interconnect delay = 4.464 ns ( 70.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:PC|Saida[3]" and destination pin or register "mega_mux:MemToRegMux|out[3]" for clock "clock" (Hold time is 3.251 ns)
    Info: + Largest clock skew is 4.045 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.156 ns) + CELL(0.712 ns) = 2.722 ns; Loc. = LCFF_X9_Y11_N23; Fanout = 35; REG Node = 'UnidadeControle:CtrlUnit|MemToReg[0]'
            Info: 3: + IC(0.574 ns) + CELL(0.346 ns) = 3.642 ns; Loc. = LCCOMB_X10_Y11_N24; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux32~0'
            Info: 4: + IC(1.943 ns) + CELL(0.000 ns) = 5.585 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'mega_mux:MemToRegMux|Mux32~0clkctrl'
            Info: 5: + IC(0.870 ns) + CELL(0.053 ns) = 6.508 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[3]'
            Info: Total cell delay = 1.965 ns ( 30.19 % )
            Info: Total interconnect delay = 4.543 ns ( 69.81 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N21; Fanout = 4; REG Node = 'Registrador:PC|Saida[3]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N21; Fanout = 4; REG Node = 'Registrador:PC|Saida[3]'
        Info: 2: + IC(0.215 ns) + CELL(0.053 ns) = 0.268 ns; Loc. = LCCOMB_X17_Y15_N22; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux3~1'
        Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 0.700 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[3]'
        Info: Total cell delay = 0.278 ns ( 39.71 % )
        Info: Total interconnect delay = 0.422 ns ( 60.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "UnidadeControle:CtrlUnit|ALUSrcB[1]" (data pin = "reset", clock pin = "clock") is 5.770 ns
    Info: + Longest pin to register delay is 8.308 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 26; PIN Node = 'reset'
        Info: 2: + IC(4.419 ns) + CELL(0.272 ns) = 5.565 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit|ALUOp[1]~2'
        Info: 3: + IC(0.250 ns) + CELL(0.228 ns) = 6.043 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit|ALUSrcB[0]~1'
        Info: 4: + IC(1.519 ns) + CELL(0.746 ns) = 8.308 ns; Loc. = LCFF_X9_Y11_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: Total cell delay = 2.120 ns ( 25.52 % )
        Info: Total interconnect delay = 6.188 ns ( 74.48 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.156 ns) + CELL(0.618 ns) = 2.628 ns; Loc. = LCFF_X9_Y11_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: Total cell delay = 1.472 ns ( 56.01 % )
        Info: Total interconnect delay = 1.156 ns ( 43.99 % )
Info: tco from clock "clock" to destination pin "Zero" through register "mux_srcB:ALUSrcB|out[0]" is 17.360 ns
    Info: + Longest clock path from clock "clock" to source register is 6.308 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.156 ns) + CELL(0.712 ns) = 2.722 ns; Loc. = LCFF_X9_Y11_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(0.761 ns) + CELL(0.225 ns) = 3.708 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.633 ns) + CELL(0.000 ns) = 5.341 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.914 ns) + CELL(0.053 ns) = 6.308 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 7; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: Total cell delay = 1.844 ns ( 29.23 % )
        Info: Total interconnect delay = 4.464 ns ( 70.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.052 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 7; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.433 ns) + CELL(0.272 ns) = 0.705 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[1]~0'
        Info: 3: + IC(0.298 ns) + CELL(0.053 ns) = 1.056 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~19'
        Info: 4: + IC(0.202 ns) + CELL(0.053 ns) = 1.311 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[3]~1'
        Info: 5: + IC(0.380 ns) + CELL(0.053 ns) = 1.744 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[5]~2'
        Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.013 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~3'
        Info: 7: + IC(0.212 ns) + CELL(0.053 ns) = 2.278 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~4'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.549 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~5'
        Info: 9: + IC(0.867 ns) + CELL(0.053 ns) = 3.469 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 3; COMB Node = 'Ula32:ALU|Mux19~1'
        Info: 10: + IC(0.568 ns) + CELL(0.272 ns) = 4.309 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~3'
        Info: 11: + IC(0.216 ns) + CELL(0.225 ns) = 4.750 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~4'
        Info: 12: + IC(0.205 ns) + CELL(0.053 ns) = 5.008 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~5'
        Info: 13: + IC(0.245 ns) + CELL(0.346 ns) = 5.599 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 14: + IC(0.820 ns) + CELL(0.053 ns) = 6.472 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 15: + IC(0.220 ns) + CELL(0.053 ns) = 6.745 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8DUPLICATE'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 7.017 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~9'
        Info: 17: + IC(1.881 ns) + CELL(2.154 ns) = 11.052 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Zero'
        Info: Total cell delay = 3.852 ns ( 34.85 % )
        Info: Total interconnect delay = 7.200 ns ( 65.15 % )
Info: th for register "UnidadeControle:CtrlUnit|state[6]" (data pin = "reset", clock pin = "clock") is -2.972 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1416; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y14_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 26; PIN Node = 'reset'
        Info: 2: + IC(4.317 ns) + CELL(0.397 ns) = 5.588 ns; Loc. = LCFF_X19_Y14_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.271 ns ( 22.75 % )
        Info: Total interconnect delay = 4.317 ns ( 77.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sat May 18 05:45:46 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


