/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_clk_gr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 10:11a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:57:36 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_clk_gr.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 10:11a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_CLK_GR_H__
#define BCHP_CLK_GR_H__

/***************************************************************************
 *CLK_GR - Registers for the clock_gen block's GR bridge
 ***************************************************************************/
#define BCHP_CLK_GR_REVISION                     0x00042000 /* GR Bridge Revision */
#define BCHP_CLK_GR_CTRL                         0x00042004 /* GR Bridge Control Register */
#define BCHP_CLK_GR_SW_RESET_0                   0x00042008 /* GR Bridge Software Reset 0 Register */
#define BCHP_CLK_GR_SW_RESET_1                   0x0004200c /* GR Bridge Software Reset 1 Register */

/***************************************************************************
 *REVISION - GR Bridge Revision
 ***************************************************************************/
/* CLK_GR :: REVISION :: reserved0 [31:16] */
#define BCHP_CLK_GR_REVISION_reserved0_MASK                        0xffff0000
#define BCHP_CLK_GR_REVISION_reserved0_SHIFT                       16

/* CLK_GR :: REVISION :: MAJOR [15:08] */
#define BCHP_CLK_GR_REVISION_MAJOR_MASK                            0x0000ff00
#define BCHP_CLK_GR_REVISION_MAJOR_SHIFT                           8

/* CLK_GR :: REVISION :: MINOR [07:00] */
#define BCHP_CLK_GR_REVISION_MINOR_MASK                            0x000000ff
#define BCHP_CLK_GR_REVISION_MINOR_SHIFT                           0

/***************************************************************************
 *CTRL - GR Bridge Control Register
 ***************************************************************************/
/* CLK_GR :: CTRL :: reserved0 [31:00] */
#define BCHP_CLK_GR_CTRL_reserved0_MASK                            0xffffffff
#define BCHP_CLK_GR_CTRL_reserved0_SHIFT                           0

/***************************************************************************
 *SW_RESET_0 - GR Bridge Software Reset 0 Register
 ***************************************************************************/
/* CLK_GR :: SW_RESET_0 :: reserved0 [31:00] */
#define BCHP_CLK_GR_SW_RESET_0_reserved0_MASK                      0xffffffff
#define BCHP_CLK_GR_SW_RESET_0_reserved0_SHIFT                     0

/***************************************************************************
 *SW_RESET_1 - GR Bridge Software Reset 1 Register
 ***************************************************************************/
/* CLK_GR :: SW_RESET_1 :: reserved0 [31:00] */
#define BCHP_CLK_GR_SW_RESET_1_reserved0_MASK                      0xffffffff
#define BCHP_CLK_GR_SW_RESET_1_reserved0_SHIFT                     0

#endif /* #ifndef BCHP_CLK_GR_H__ */

/* End of File */
