#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 18 15:47:33 2017
# Process ID: 4516
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6027.203 ; gain = 111.941 ; free physical = 6014 ; free virtual = 17198
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782234
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
current_project project_BN
close_project
update_compile_order -fileset sources_1
close_project
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
config_webtalk -user on
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 15:55:47 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'JA1' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'JA1' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6619.266 ; gain = 339.926 ; free physical = 5320 ; free virtual = 16600
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: ring_loop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6947.031 ; gain = 0.000 ; free physical = 5000 ; free virtual = 16300
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
INFO: [Synth 8-3491] module 'clock_generator_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:34' bound to instance 'g1' of component 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:59]
INFO: [Synth 8-638] synthesizing module 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-4471] merging register 'tmp_reg' into 'clk_div2_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clock_generator_behavorial' (1#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm1' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:61]
INFO: [Synth 8-638] synthesizing module 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_Behavorial' (2#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm2' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:62]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm3' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:63]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm4' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:64]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm5' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:65]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i1' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:66]
INFO: [Synth 8-638] synthesizing module 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'INV_behavorial' (3#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i2' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:67]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i3' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:68]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i4' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:69]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i5' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:70]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r1' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:72]
INFO: [Synth 8-638] synthesizing module 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register_behavorial' (4#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ring_loop' (5#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6948.031 ; gain = 1.000 ; free physical = 5011 ; free virtual = 16312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6948.031 ; gain = 1.000 ; free physical = 5011 ; free virtual = 16312
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'JA1' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4]

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7061.855 ; gain = 114.824 ; free physical = 4884 ; free virtual = 16188
26 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7061.855 ; gain = 114.824 ; free physical = 4884 ; free virtual = 16188
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 15:58:21 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 18 15:58:53 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 18 15:59:47 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7101.516 ; gain = 0.000 ; free physical = 3949 ; free virtual = 15382
Restored from archive | CPU: 0.010000 secs | Memory: 0.018555 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7101.516 ; gain = 0.000 ; free physical = 3949 ; free virtual = 15382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
current_design impl_1
set_property ALLOW_COMBINATORIAL_LOOPS TRUE <r1/inv5>
ERROR: [Common 17-161] Invalid option value '<r1/inv5>' specified for 'objects'.
set_property ALLOW_COMBINATORIAL_LOOPS TRUE r1/inv5
ERROR: [Common 17-161] Invalid option value 'r1/inv5' specified for 'objects'.
set_property ALLOW_COMBINATORIAL_LOOPS TRUE inv5/r1
ERROR: [Common 17-161] Invalid option value 'inv5/r1' specified for 'objects'.
set_property ALLOW_COMBINATORIAL_LOOPS TRUE r1
ERROR: [Common 17-161] Invalid option value 'r1' specified for 'objects'.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells r1]]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property SEVERITY {Warning}  [get_drc_checks LUTLP-1]
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
file mkdir /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new
close [ open /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc w ]
add_files -fileset constrs_1 /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc
set_property target_constrs_file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 16:40:05 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 18 16:40:45 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-4516-ocaepc07/dcp13/ring_loop.xdc]
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-4516-ocaepc07/dcp13/ring_loop.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7229.230 ; gain = 0.000 ; free physical = 3780 ; free virtual = 15224
Restored from archive | CPU: 0.020000 secs | Memory: 0.018539 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7229.230 ; gain = 0.000 ; free physical = 3780 ; free virtual = 15224
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 18 16:41:43 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells <Q_i_1>]]
WARNING: [Vivado 12-180] No cells matched '<Q_i_1>'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <Q_i_1>]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells r1/Q_i_1]]
set_property SEVERITY {Warning}  [get_drc_checks LUTLP-1]
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 16:43:53 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 18 16:44:30 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-4516-ocaepc07/dcp19/ring_loop.xdc]
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/.Xil/Vivado-4516-ocaepc07/dcp19/ring_loop.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7266.688 ; gain = 0.000 ; free physical = 3758 ; free virtual = 15203
Restored from archive | CPU: 0.010000 secs | Memory: 0.018517 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7266.688 ; gain = 0.000 ; free physical = 3758 ; free virtual = 15203
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 18 16:45:41 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782234
set_property PROGRAM.FILE {/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/ring_loop.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/ring_loop.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
program_hw_devices -key {bbr} -clear [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3092] BBR Key cleared
CRITICAL WARNING: [Labtoolstcl 44-657] Encrypted bitstreams must be programmed through a non-JTAG secure boot flow.
Resolution: For more information, see app note XAPP1175.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close [ open /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd w ]
add_files /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 17:28:24 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 18 17:29:08 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 18 17:30:25 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells I1/r1/Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'I1/r1/Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells I1/r1/Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells l1/r1/Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'l1/r1/Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/r1/Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells i1/r1/Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'i1/r1/Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells i1/r1/Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells L1/r1/Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'L1/r1/Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells L1/r1/Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells I1/r1/Q_i_1]]
WARNING: [Vivado 12-180] No cells matched 'I1/r1/Q_i_1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells I1/r1/Q_i_1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells r1/Q_i_1]]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells I1/r1]]
WARNING: [Vivado 12-180] No cells matched 'I1/r1'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells I1/r1]'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
set_property SEVERITY {Warning}  [get_drc_checks LUTLP-1]
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 17:36:47 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1

launch_runs synth_1
[Mon Dec 18 17:38:20 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 18 17:38:59 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 18 17:39:46 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/impl_1/runme.log
current_design rtl_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new/bench_test_ring_loop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:]
ERROR: [filemgmt 56-285] srcscanner execution failed with return code 255.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new/bench_test_ring_loop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: ring_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7396.754 ; gain = 0.000 ; free physical = 3758 ; free virtual = 15231
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ring_top' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:41]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'l1' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
INFO: [Synth 8-3491] module 'clock_generator_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:34' bound to instance 'g1' of component 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:59]
INFO: [Synth 8-638] synthesizing module 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-4471] merging register 'tmp_reg' into 'clk_div2_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clock_generator_behavorial' (1#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm1' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:61]
INFO: [Synth 8-638] synthesizing module 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_Behavorial' (2#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm2' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:62]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm3' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:63]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm4' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:64]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm5' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:65]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i1' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:66]
INFO: [Synth 8-638] synthesizing module 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'INV_behavorial' (3#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i2' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:67]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i3' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:68]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i4' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:69]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i5' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:70]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r1' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:72]
INFO: [Synth 8-638] synthesizing module 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register_behavorial' (4#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ring_loop' (5#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'l2' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:89]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'l3' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ring_top' (6#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/new/ring_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7403.004 ; gain = 6.250 ; free physical = 3774 ; free virtual = 15247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7403.004 ; gain = 6.250 ; free physical = 3776 ; free virtual = 15248
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Vivado 12-180] No cells matched 'r1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:1]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells r1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'r1/Q_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:4]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells r1/Q_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'r1/Q_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:7]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells r1/Q_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7484.070 ; gain = 87.316 ; free physical = 3779 ; free virtual = 15252
31 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7484.070 ; gain = 87.316 ; free physical = 3779 ; free virtual = 15252
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 17:46:43 2017...
